// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Mon Mar 28 10:49:18 2022
// Host        : Jarvis running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file {D:/Graduation
//               Project/Narrowband-IoT-Receiver/src/fft/fft.sim/sim_1/synth/timing/xsim/fft_top_tb_time_synth.v}
// Design      : fft_top
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7s100fgga676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD1
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD10
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD11
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD12
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD13
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD14
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD15
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD16
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD17
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD18
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD19
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD2
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD20
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD21
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD22
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD23
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD24
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD25
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD26
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD27
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD28
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD29
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD3
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD30
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD31
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD32
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD33
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD34
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD35
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD36
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD37
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD38
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD39
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD4
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD40
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD41
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD42
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD43
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD44
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD45
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD46
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD47
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD48
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD49
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD5
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD50
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD51
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD52
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD53
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD54
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD55
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD56
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD57
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD58
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD59
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD6
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD60
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD61
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD62
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD63
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD64
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD65
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD66
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD67
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD68
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD69
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD7
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD70
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD71
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD72
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD73
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD74
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD75
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD76
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD77
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD78
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD79
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD8
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD80
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD81
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD82
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD83
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD84
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD85
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD86
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD87
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD88
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD89
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD9
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD90
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD91
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD92
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD93
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD94
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD95
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module butterfly_1
   (O,
    Q_out0,
    _carry__0_i_4__2_0,
    _carry__1_i_4__2_0,
    _carry__2_i_4__2_0,
    __91_carry_i_4__1_0,
    I_out0,
    __91_carry__0_i_4__1_0,
    __91_carry__1_i_4__1_0,
    __91_carry__2_i_4__1_0,
    \Q_out_reg[15]_0 ,
    Q,
    \I_out_reg[15]_0 ,
    \I_out_reg[15]_1 ,
    \Q_out_reg[3]_0 ,
    \Q_out_reg[7]_0 ,
    \Q_out_reg[11]_0 ,
    \Q_out_reg[3]_1 ,
    \Q_out_reg[7]_1 ,
    \Q_out_reg[11]_1 ,
    \Q_out_reg[15]_1 ,
    \Q_out_reg[15]_2 ,
    \I_out_reg[14]_0 ,
    \I_out_reg[11]_0 ,
    \I_out_reg[7]_0 ,
    \I_out_reg[3]_0 ,
    S,
    \Q_out_reg[7]_2 ,
    \Q_out_reg[11]_2 ,
    \Q_out_reg[15]_3 ,
    \I_out_reg[3]_1 ,
    \I_out_reg[7]_1 ,
    \I_out_reg[11]_1 ,
    \I_out_reg[15]_2 ,
    Q_out0__45_carry__2,
    yr1__0,
    yr1__0_0,
    Q_in_IBUF,
    I_in_IBUF,
    clk_IBUF_BUFG,
    p_0_in,
    I5,
    __137_carry__2_i_1);
  output [3:0]O;
  output [15:0]Q_out0;
  output [3:0]_carry__0_i_4__2_0;
  output [3:0]_carry__1_i_4__2_0;
  output [3:0]_carry__2_i_4__2_0;
  output [3:0]__91_carry_i_4__1_0;
  output [15:0]I_out0;
  output [3:0]__91_carry__0_i_4__1_0;
  output [3:0]__91_carry__1_i_4__1_0;
  output [3:0]__91_carry__2_i_4__1_0;
  output [3:0]\Q_out_reg[15]_0 ;
  output [15:0]Q;
  output [0:0]\I_out_reg[15]_0 ;
  output [15:0]\I_out_reg[15]_1 ;
  output [3:0]\Q_out_reg[3]_0 ;
  output [3:0]\Q_out_reg[7]_0 ;
  output [3:0]\Q_out_reg[11]_0 ;
  output [3:0]\Q_out_reg[3]_1 ;
  output [3:0]\Q_out_reg[7]_1 ;
  output [3:0]\Q_out_reg[11]_1 ;
  output [3:0]\Q_out_reg[15]_1 ;
  output [0:0]\Q_out_reg[15]_2 ;
  output [2:0]\I_out_reg[14]_0 ;
  output [3:0]\I_out_reg[11]_0 ;
  output [3:0]\I_out_reg[7]_0 ;
  output [3:0]\I_out_reg[3]_0 ;
  input [3:0]S;
  input [3:0]\Q_out_reg[7]_2 ;
  input [3:0]\Q_out_reg[11]_2 ;
  input [3:0]\Q_out_reg[15]_3 ;
  input [3:0]\I_out_reg[3]_1 ;
  input [3:0]\I_out_reg[7]_1 ;
  input [3:0]\I_out_reg[11]_1 ;
  input [3:0]\I_out_reg[15]_2 ;
  input [15:0]Q_out0__45_carry__2;
  input [1:0]yr1__0;
  input [15:0]yr1__0_0;
  input [15:0]Q_in_IBUF;
  input [15:0]I_in_IBUF;
  input clk_IBUF_BUFG;
  input [15:0]p_0_in;
  input [2:0]I5;
  input [15:0]__137_carry__2_i_1;

  wire [2:0]I5;
  wire [15:0]I_in_IBUF;
  wire [15:0]I_out0;
  wire [3:0]\I_out_reg[11]_0 ;
  wire [3:0]\I_out_reg[11]_1 ;
  wire [2:0]\I_out_reg[14]_0 ;
  wire [0:0]\I_out_reg[15]_0 ;
  wire [15:0]\I_out_reg[15]_1 ;
  wire [3:0]\I_out_reg[15]_2 ;
  wire [3:0]\I_out_reg[3]_0 ;
  wire [3:0]\I_out_reg[3]_1 ;
  wire [3:0]\I_out_reg[7]_0 ;
  wire [3:0]\I_out_reg[7]_1 ;
  wire [3:0]O;
  wire [15:0]Q;
  wire [15:0]Q_in_IBUF;
  wire [15:0]Q_out0;
  wire [15:0]Q_out0__45_carry__2;
  wire [3:0]\Q_out_reg[11]_0 ;
  wire [3:0]\Q_out_reg[11]_1 ;
  wire [3:0]\Q_out_reg[11]_2 ;
  wire [3:0]\Q_out_reg[15]_0 ;
  wire [3:0]\Q_out_reg[15]_1 ;
  wire [0:0]\Q_out_reg[15]_2 ;
  wire [3:0]\Q_out_reg[15]_3 ;
  wire [3:0]\Q_out_reg[3]_0 ;
  wire [3:0]\Q_out_reg[3]_1 ;
  wire [3:0]\Q_out_reg[7]_0 ;
  wire [3:0]\Q_out_reg[7]_1 ;
  wire [3:0]\Q_out_reg[7]_2 ;
  wire [3:0]S;
  wire __137_carry__0_n_0;
  wire __137_carry__0_n_1;
  wire __137_carry__0_n_2;
  wire __137_carry__0_n_3;
  wire __137_carry__0_n_4;
  wire __137_carry__0_n_5;
  wire __137_carry__0_n_6;
  wire __137_carry__0_n_7;
  wire __137_carry__1_n_0;
  wire __137_carry__1_n_1;
  wire __137_carry__1_n_2;
  wire __137_carry__1_n_3;
  wire __137_carry__1_n_4;
  wire __137_carry__1_n_5;
  wire __137_carry__1_n_6;
  wire __137_carry__1_n_7;
  wire [15:0]__137_carry__2_i_1;
  wire __137_carry__2_n_1;
  wire __137_carry__2_n_2;
  wire __137_carry__2_n_3;
  wire __137_carry__2_n_4;
  wire __137_carry__2_n_5;
  wire __137_carry__2_n_6;
  wire __137_carry__2_n_7;
  wire __137_carry_n_0;
  wire __137_carry_n_1;
  wire __137_carry_n_2;
  wire __137_carry_n_3;
  wire __137_carry_n_4;
  wire __137_carry_n_5;
  wire __137_carry_n_6;
  wire __137_carry_n_7;
  wire __45_carry__0_n_0;
  wire __45_carry__0_n_1;
  wire __45_carry__0_n_2;
  wire __45_carry__0_n_3;
  wire __45_carry__0_n_4;
  wire __45_carry__0_n_5;
  wire __45_carry__0_n_6;
  wire __45_carry__0_n_7;
  wire __45_carry__1_n_0;
  wire __45_carry__1_n_1;
  wire __45_carry__1_n_2;
  wire __45_carry__1_n_3;
  wire __45_carry__1_n_4;
  wire __45_carry__1_n_5;
  wire __45_carry__1_n_6;
  wire __45_carry__1_n_7;
  wire __45_carry__2_n_1;
  wire __45_carry__2_n_2;
  wire __45_carry__2_n_3;
  wire __45_carry__2_n_4;
  wire __45_carry__2_n_5;
  wire __45_carry__2_n_6;
  wire __45_carry__2_n_7;
  wire __45_carry_n_0;
  wire __45_carry_n_1;
  wire __45_carry_n_2;
  wire __45_carry_n_3;
  wire __45_carry_n_4;
  wire __45_carry_n_5;
  wire __45_carry_n_6;
  wire __45_carry_n_7;
  wire __91_carry__0_i_1__1_n_0;
  wire __91_carry__0_i_2__1_n_0;
  wire __91_carry__0_i_3__1_n_0;
  wire [3:0]__91_carry__0_i_4__1_0;
  wire __91_carry__0_i_4__1_n_0;
  wire __91_carry__0_n_0;
  wire __91_carry__0_n_1;
  wire __91_carry__0_n_2;
  wire __91_carry__0_n_3;
  wire __91_carry__1_i_1__1_n_0;
  wire __91_carry__1_i_2__1_n_0;
  wire __91_carry__1_i_3__1_n_0;
  wire [3:0]__91_carry__1_i_4__1_0;
  wire __91_carry__1_i_4__1_n_0;
  wire __91_carry__1_n_0;
  wire __91_carry__1_n_1;
  wire __91_carry__1_n_2;
  wire __91_carry__1_n_3;
  wire __91_carry__2_i_1__0_n_0;
  wire __91_carry__2_i_2__1_n_0;
  wire __91_carry__2_i_3__1_n_0;
  wire [3:0]__91_carry__2_i_4__1_0;
  wire __91_carry__2_i_4__1_n_0;
  wire __91_carry__2_n_1;
  wire __91_carry__2_n_2;
  wire __91_carry__2_n_3;
  wire __91_carry_i_1__1_n_0;
  wire __91_carry_i_2__1_n_0;
  wire __91_carry_i_3__1_n_0;
  wire [3:0]__91_carry_i_4__1_0;
  wire __91_carry_i_4__1_n_0;
  wire __91_carry_n_0;
  wire __91_carry_n_1;
  wire __91_carry_n_2;
  wire __91_carry_n_3;
  wire _carry__0_i_1__2_n_0;
  wire _carry__0_i_2__2_n_0;
  wire _carry__0_i_3__2_n_0;
  wire [3:0]_carry__0_i_4__2_0;
  wire _carry__0_i_4__2_n_0;
  wire _carry__0_n_0;
  wire _carry__0_n_1;
  wire _carry__0_n_2;
  wire _carry__0_n_3;
  wire _carry__1_i_1__2_n_0;
  wire _carry__1_i_2__2_n_0;
  wire _carry__1_i_3__2_n_0;
  wire [3:0]_carry__1_i_4__2_0;
  wire _carry__1_i_4__2_n_0;
  wire _carry__1_n_0;
  wire _carry__1_n_1;
  wire _carry__1_n_2;
  wire _carry__1_n_3;
  wire _carry__2_i_1__0_n_0;
  wire _carry__2_i_2__2_n_0;
  wire _carry__2_i_3__2_n_0;
  wire [3:0]_carry__2_i_4__2_0;
  wire _carry__2_i_4__2_n_0;
  wire _carry__2_n_1;
  wire _carry__2_n_2;
  wire _carry__2_n_3;
  wire _carry_i_1__2_n_0;
  wire _carry_i_2__2_n_0;
  wire _carry_i_3__2_n_0;
  wire _carry_i_4__2_n_0;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire clk_IBUF_BUFG;
  wire [15:0]p_0_in;
  wire [1:0]yr1__0;
  wire [15:0]yr1__0_0;
  wire [3:3]NLW___137_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___45_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___91_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW__carry__2_CO_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_7),
        .Q(\I_out_reg[15]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_5),
        .Q(\I_out_reg[15]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_4),
        .Q(\I_out_reg[15]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_7),
        .Q(\I_out_reg[15]_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_6),
        .Q(\I_out_reg[15]_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_5),
        .Q(\I_out_reg[15]_1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_4),
        .Q(\I_out_reg[15]_1 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_6),
        .Q(\I_out_reg[15]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_5),
        .Q(\I_out_reg[15]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_4),
        .Q(\I_out_reg[15]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_7),
        .Q(\I_out_reg[15]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_6),
        .Q(\I_out_reg[15]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_5),
        .Q(\I_out_reg[15]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_4),
        .Q(\I_out_reg[15]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_7),
        .Q(\I_out_reg[15]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_6),
        .Q(\I_out_reg[15]_1 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__2_i_1
       (.I0(\I_out_reg[15]_1 [15]),
        .I1(Q_out0__45_carry__2[15]),
        .O(\I_out_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q_out0__45_carry__2[7]),
        .O(\Q_out_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q_out0__45_carry__2[6]),
        .O(\Q_out_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q_out0__45_carry__2[5]),
        .O(\Q_out_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q_out0__45_carry__2[4]),
        .O(\Q_out_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q_out0__45_carry__2[11]),
        .O(\Q_out_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q_out0__45_carry__2[10]),
        .O(\Q_out_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q_out0__45_carry__2[9]),
        .O(\Q_out_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q_out0__45_carry__2[8]),
        .O(\Q_out_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_1
       (.I0(Q[15]),
        .I1(Q_out0__45_carry__2[15]),
        .O(\Q_out_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_2
       (.I0(Q[14]),
        .I1(Q_out0__45_carry__2[14]),
        .O(\Q_out_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_3
       (.I0(Q[13]),
        .I1(Q_out0__45_carry__2[13]),
        .O(\Q_out_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry__2_i_4
       (.I0(Q[12]),
        .I1(Q_out0__45_carry__2[12]),
        .O(\Q_out_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_1
       (.I0(Q[3]),
        .I1(Q_out0__45_carry__2[3]),
        .O(\Q_out_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_2
       (.I0(Q[2]),
        .I1(Q_out0__45_carry__2[2]),
        .O(\Q_out_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_3
       (.I0(Q[1]),
        .I1(Q_out0__45_carry__2[1]),
        .O(\Q_out_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0_carry_i_4
       (.I0(Q[0]),
        .I1(Q_out0__45_carry__2[0]),
        .O(\Q_out_reg[3]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__1_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__2_n_7),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__2_n_6),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__2_n_5),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__2_n_4),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  CARRY4 __137_carry
       (.CI(1'b0),
        .CO({__137_carry_n_0,__137_carry_n_1,__137_carry_n_2,__137_carry_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[3:0]),
        .O({__137_carry_n_4,__137_carry_n_5,__137_carry_n_6,__137_carry_n_7}),
        .S(\I_out_reg[3]_1 ));
  CARRY4 __137_carry__0
       (.CI(__137_carry_n_0),
        .CO({__137_carry__0_n_0,__137_carry__0_n_1,__137_carry__0_n_2,__137_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O({__137_carry__0_n_4,__137_carry__0_n_5,__137_carry__0_n_6,__137_carry__0_n_7}),
        .S(\I_out_reg[7]_1 ));
  CARRY4 __137_carry__1
       (.CI(__137_carry__0_n_0),
        .CO({__137_carry__1_n_0,__137_carry__1_n_1,__137_carry__1_n_2,__137_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O({__137_carry__1_n_4,__137_carry__1_n_5,__137_carry__1_n_6,__137_carry__1_n_7}),
        .S(\I_out_reg[11]_1 ));
  CARRY4 __137_carry__2
       (.CI(__137_carry__1_n_0),
        .CO({NLW___137_carry__2_CO_UNCONNECTED[3],__137_carry__2_n_1,__137_carry__2_n_2,__137_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O({__137_carry__2_n_4,__137_carry__2_n_5,__137_carry__2_n_6,__137_carry__2_n_7}),
        .S(\I_out_reg[15]_2 ));
  CARRY4 __45_carry
       (.CI(1'b0),
        .CO({__45_carry_n_0,__45_carry_n_1,__45_carry_n_2,__45_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[3:0]),
        .O({__45_carry_n_4,__45_carry_n_5,__45_carry_n_6,__45_carry_n_7}),
        .S(S));
  CARRY4 __45_carry__0
       (.CI(__45_carry_n_0),
        .CO({__45_carry__0_n_0,__45_carry__0_n_1,__45_carry__0_n_2,__45_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O({__45_carry__0_n_4,__45_carry__0_n_5,__45_carry__0_n_6,__45_carry__0_n_7}),
        .S(\Q_out_reg[7]_2 ));
  CARRY4 __45_carry__1
       (.CI(__45_carry__0_n_0),
        .CO({__45_carry__1_n_0,__45_carry__1_n_1,__45_carry__1_n_2,__45_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O({__45_carry__1_n_4,__45_carry__1_n_5,__45_carry__1_n_6,__45_carry__1_n_7}),
        .S(\Q_out_reg[11]_2 ));
  CARRY4 __45_carry__2
       (.CI(__45_carry__1_n_0),
        .CO({NLW___45_carry__2_CO_UNCONNECTED[3],__45_carry__2_n_1,__45_carry__2_n_2,__45_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O({__45_carry__2_n_4,__45_carry__2_n_5,__45_carry__2_n_6,__45_carry__2_n_7}),
        .S(\Q_out_reg[15]_3 ));
  CARRY4 __91_carry
       (.CI(1'b0),
        .CO({__91_carry_n_0,__91_carry_n_1,__91_carry_n_2,__91_carry_n_3}),
        .CYINIT(1'b1),
        .DI(I_out0[3:0]),
        .O(__91_carry_i_4__1_0),
        .S({__91_carry_i_1__1_n_0,__91_carry_i_2__1_n_0,__91_carry_i_3__1_n_0,__91_carry_i_4__1_n_0}));
  CARRY4 __91_carry__0
       (.CI(__91_carry_n_0),
        .CO({__91_carry__0_n_0,__91_carry__0_n_1,__91_carry__0_n_2,__91_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O(__91_carry__0_i_4__1_0),
        .S({__91_carry__0_i_1__1_n_0,__91_carry__0_i_2__1_n_0,__91_carry__0_i_3__1_n_0,__91_carry__0_i_4__1_n_0}));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__0_i_1
       (.I0(Q[7]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [7]),
        .I4(yr1__0_0[7]),
        .O(\Q_out_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_1__1
       (.I0(I_out0[7]),
        .I1(I_in_IBUF[7]),
        .O(__91_carry__0_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__0_i_2
       (.I0(Q[6]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [6]),
        .I4(yr1__0_0[6]),
        .O(\Q_out_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_2__1
       (.I0(I_out0[6]),
        .I1(I_in_IBUF[6]),
        .O(__91_carry__0_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__0_i_3
       (.I0(Q[5]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [5]),
        .I4(yr1__0_0[5]),
        .O(\Q_out_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_3__1
       (.I0(I_out0[5]),
        .I1(I_in_IBUF[5]),
        .O(__91_carry__0_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__0_i_4
       (.I0(Q[4]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [4]),
        .I4(yr1__0_0[4]),
        .O(\Q_out_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_4__1
       (.I0(I_out0[4]),
        .I1(I_in_IBUF[4]),
        .O(__91_carry__0_i_4__1_n_0));
  CARRY4 __91_carry__1
       (.CI(__91_carry__0_n_0),
        .CO({__91_carry__1_n_0,__91_carry__1_n_1,__91_carry__1_n_2,__91_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O(__91_carry__1_i_4__1_0),
        .S({__91_carry__1_i_1__1_n_0,__91_carry__1_i_2__1_n_0,__91_carry__1_i_3__1_n_0,__91_carry__1_i_4__1_n_0}));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__1_i_1
       (.I0(Q[11]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [11]),
        .I4(yr1__0_0[11]),
        .O(\Q_out_reg[11]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_1__1
       (.I0(I_out0[11]),
        .I1(I_in_IBUF[11]),
        .O(__91_carry__1_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__1_i_2
       (.I0(Q[10]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [10]),
        .I4(yr1__0_0[10]),
        .O(\Q_out_reg[11]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_2__1
       (.I0(I_out0[10]),
        .I1(I_in_IBUF[10]),
        .O(__91_carry__1_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__1_i_3
       (.I0(Q[9]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [9]),
        .I4(yr1__0_0[9]),
        .O(\Q_out_reg[11]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_3__1
       (.I0(I_out0[9]),
        .I1(I_in_IBUF[9]),
        .O(__91_carry__1_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__1_i_4
       (.I0(Q[8]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [8]),
        .I4(yr1__0_0[8]),
        .O(\Q_out_reg[11]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_4__1
       (.I0(I_out0[8]),
        .I1(I_in_IBUF[8]),
        .O(__91_carry__1_i_4__1_n_0));
  CARRY4 __91_carry__2
       (.CI(__91_carry__1_n_0),
        .CO({NLW___91_carry__2_CO_UNCONNECTED[3],__91_carry__2_n_1,__91_carry__2_n_2,__91_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O(__91_carry__2_i_4__1_0),
        .S({__91_carry__2_i_1__0_n_0,__91_carry__2_i_2__1_n_0,__91_carry__2_i_3__1_n_0,__91_carry__2_i_4__1_n_0}));
  LUT5 #(
    .INIT(32'h65AA6AAA)) 
    __91_carry__2_i_1
       (.I0(yr1__0_0[15]),
        .I1(Q[15]),
        .I2(yr1__0[0]),
        .I3(yr1__0[1]),
        .I4(\I_out_reg[15]_1 [15]),
        .O(\Q_out_reg[15]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_1__0
       (.I0(I_out0[15]),
        .I1(I_in_IBUF[15]),
        .O(__91_carry__2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__2_i_2
       (.I0(Q[14]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [14]),
        .I4(yr1__0_0[14]),
        .O(\Q_out_reg[15]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_2__1
       (.I0(I_out0[14]),
        .I1(I_in_IBUF[14]),
        .O(__91_carry__2_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__2_i_3
       (.I0(Q[13]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [13]),
        .I4(yr1__0_0[13]),
        .O(\Q_out_reg[15]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_3__1
       (.I0(I_out0[13]),
        .I1(I_in_IBUF[13]),
        .O(__91_carry__2_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry__2_i_4
       (.I0(Q[12]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [12]),
        .I4(yr1__0_0[12]),
        .O(\Q_out_reg[15]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_4__1
       (.I0(I_out0[12]),
        .I1(I_in_IBUF[12]),
        .O(__91_carry__2_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry_i_1
       (.I0(Q[3]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [3]),
        .I4(yr1__0_0[3]),
        .O(\Q_out_reg[3]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_1__1
       (.I0(I_out0[3]),
        .I1(I_in_IBUF[3]),
        .O(__91_carry_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry_i_2
       (.I0(Q[2]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [2]),
        .I4(yr1__0_0[2]),
        .O(\Q_out_reg[3]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_2__1
       (.I0(I_out0[2]),
        .I1(I_in_IBUF[2]),
        .O(__91_carry_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry_i_3
       (.I0(Q[1]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [1]),
        .I4(yr1__0_0[1]),
        .O(\Q_out_reg[3]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_3__1
       (.I0(I_out0[1]),
        .I1(I_in_IBUF[1]),
        .O(__91_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h4F7FB080)) 
    __91_carry_i_4
       (.I0(Q[0]),
        .I1(yr1__0[0]),
        .I2(yr1__0[1]),
        .I3(\I_out_reg[15]_1 [0]),
        .I4(yr1__0_0[0]),
        .O(\Q_out_reg[3]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_4__1
       (.I0(I_out0[0]),
        .I1(I_in_IBUF[0]),
        .O(__91_carry_i_4__1_n_0));
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q_out0[3:0]),
        .O(O),
        .S({_carry_i_1__2_n_0,_carry_i_2__2_n_0,_carry_i_3__2_n_0,_carry_i_4__2_n_0}));
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({_carry__0_n_0,_carry__0_n_1,_carry__0_n_2,_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O(_carry__0_i_4__2_0),
        .S({_carry__0_i_1__2_n_0,_carry__0_i_2__2_n_0,_carry__0_i_3__2_n_0,_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_1__2
       (.I0(Q_out0[7]),
        .I1(Q_in_IBUF[7]),
        .O(_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_2__2
       (.I0(Q_out0[6]),
        .I1(Q_in_IBUF[6]),
        .O(_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_3__2
       (.I0(Q_out0[5]),
        .I1(Q_in_IBUF[5]),
        .O(_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_4__2
       (.I0(Q_out0[4]),
        .I1(Q_in_IBUF[4]),
        .O(_carry__0_i_4__2_n_0));
  CARRY4 _carry__1
       (.CI(_carry__0_n_0),
        .CO({_carry__1_n_0,_carry__1_n_1,_carry__1_n_2,_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O(_carry__1_i_4__2_0),
        .S({_carry__1_i_1__2_n_0,_carry__1_i_2__2_n_0,_carry__1_i_3__2_n_0,_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_1__2
       (.I0(Q_out0[11]),
        .I1(Q_in_IBUF[11]),
        .O(_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_2__2
       (.I0(Q_out0[10]),
        .I1(Q_in_IBUF[10]),
        .O(_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_3__2
       (.I0(Q_out0[9]),
        .I1(Q_in_IBUF[9]),
        .O(_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_4__2
       (.I0(Q_out0[8]),
        .I1(Q_in_IBUF[8]),
        .O(_carry__1_i_4__2_n_0));
  CARRY4 _carry__2
       (.CI(_carry__1_n_0),
        .CO({NLW__carry__2_CO_UNCONNECTED[3],_carry__2_n_1,_carry__2_n_2,_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O(_carry__2_i_4__2_0),
        .S({_carry__2_i_1__0_n_0,_carry__2_i_2__2_n_0,_carry__2_i_3__2_n_0,_carry__2_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_1__0
       (.I0(Q_out0[15]),
        .I1(Q_in_IBUF[15]),
        .O(_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_1__1
       (.I0(Q[15]),
        .I1(yr1__0_0[15]),
        .O(\Q_out_reg[15]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_2__2
       (.I0(Q_out0[14]),
        .I1(Q_in_IBUF[14]),
        .O(_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_3__2
       (.I0(Q_out0[13]),
        .I1(Q_in_IBUF[13]),
        .O(_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_4__2
       (.I0(Q_out0[12]),
        .I1(Q_in_IBUF[12]),
        .O(_carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_1__2
       (.I0(Q_out0[3]),
        .I1(Q_in_IBUF[3]),
        .O(_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_2__2
       (.I0(Q_out0[2]),
        .I1(Q_in_IBUF[2]),
        .O(_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_3__2
       (.I0(Q_out0[1]),
        .I1(Q_in_IBUF[1]),
        .O(_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_4__2
       (.I0(Q_out0[0]),
        .I1(Q_in_IBUF[0]),
        .O(_carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__0_i_1
       (.I0(\I_out_reg[15]_1 [7]),
        .I1(Q_out0__45_carry__2[7]),
        .O(\I_out_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__0_i_2
       (.I0(\I_out_reg[15]_1 [6]),
        .I1(Q_out0__45_carry__2[6]),
        .O(\I_out_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__0_i_3
       (.I0(\I_out_reg[15]_1 [5]),
        .I1(Q_out0__45_carry__2[5]),
        .O(\I_out_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__0_i_4
       (.I0(\I_out_reg[15]_1 [4]),
        .I1(Q_out0__45_carry__2[4]),
        .O(\I_out_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__1_i_1
       (.I0(\I_out_reg[15]_1 [11]),
        .I1(Q_out0__45_carry__2[11]),
        .O(\I_out_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__1_i_2
       (.I0(\I_out_reg[15]_1 [10]),
        .I1(Q_out0__45_carry__2[10]),
        .O(\I_out_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__1_i_3
       (.I0(\I_out_reg[15]_1 [9]),
        .I1(Q_out0__45_carry__2[9]),
        .O(\I_out_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__1_i_4
       (.I0(\I_out_reg[15]_1 [8]),
        .I1(Q_out0__45_carry__2[8]),
        .O(\I_out_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__2_i_2
       (.I0(\I_out_reg[15]_1 [14]),
        .I1(Q_out0__45_carry__2[14]),
        .O(\I_out_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__2_i_3
       (.I0(\I_out_reg[15]_1 [13]),
        .I1(Q_out0__45_carry__2[13]),
        .O(\I_out_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__2_i_4
       (.I0(\I_out_reg[15]_1 [12]),
        .I1(Q_out0__45_carry__2[12]),
        .O(\I_out_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry_i_1
       (.I0(\I_out_reg[15]_1 [3]),
        .I1(Q_out0__45_carry__2[3]),
        .O(\I_out_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry_i_2
       (.I0(\I_out_reg[15]_1 [2]),
        .I1(Q_out0__45_carry__2[2]),
        .O(\I_out_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry_i_3
       (.I0(\I_out_reg[15]_1 [1]),
        .I1(Q_out0__45_carry__2[1]),
        .O(\I_out_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry_i_4
       (.I0(\I_out_reg[15]_1 [0]),
        .I1(Q_out0__45_carry__2[0]),
        .O(\I_out_reg[3]_0 [0]));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_UNIQ_BASE_ r_sdf_ram_I_reg_0_7_0_0
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[0]),
        .O(I_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD1 r_sdf_ram_I_reg_0_7_10_10
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[10]),
        .O(I_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD2 r_sdf_ram_I_reg_0_7_11_11
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[11]),
        .O(I_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD3 r_sdf_ram_I_reg_0_7_12_12
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[12]),
        .O(I_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD4 r_sdf_ram_I_reg_0_7_13_13
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[13]),
        .O(I_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD5 r_sdf_ram_I_reg_0_7_14_14
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[14]),
        .O(I_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD6 r_sdf_ram_I_reg_0_7_15_15
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[15]),
        .O(I_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD7 r_sdf_ram_I_reg_0_7_1_1
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[1]),
        .O(I_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD8 r_sdf_ram_I_reg_0_7_2_2
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[2]),
        .O(I_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD9 r_sdf_ram_I_reg_0_7_3_3
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[3]),
        .O(I_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD10 r_sdf_ram_I_reg_0_7_4_4
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[4]),
        .O(I_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD11 r_sdf_ram_I_reg_0_7_5_5
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[5]),
        .O(I_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD12 r_sdf_ram_I_reg_0_7_6_6
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[6]),
        .O(I_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD13 r_sdf_ram_I_reg_0_7_7_7
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[7]),
        .O(I_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD14 r_sdf_ram_I_reg_0_7_8_8
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[8]),
        .O(I_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD15 r_sdf_ram_I_reg_0_7_9_9
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1[9]),
        .O(I_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD16 r_sdf_ram_Q_reg_0_7_0_0
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[0]),
        .O(Q_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD17 r_sdf_ram_Q_reg_0_7_10_10
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[10]),
        .O(Q_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD18 r_sdf_ram_Q_reg_0_7_11_11
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[11]),
        .O(Q_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD19 r_sdf_ram_Q_reg_0_7_12_12
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[12]),
        .O(Q_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD20 r_sdf_ram_Q_reg_0_7_13_13
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[13]),
        .O(Q_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD21 r_sdf_ram_Q_reg_0_7_14_14
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[14]),
        .O(Q_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD22 r_sdf_ram_Q_reg_0_7_15_15
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[15]),
        .O(Q_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD23 r_sdf_ram_Q_reg_0_7_1_1
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[1]),
        .O(Q_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD24 r_sdf_ram_Q_reg_0_7_2_2
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[2]),
        .O(Q_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD25 r_sdf_ram_Q_reg_0_7_3_3
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[3]),
        .O(Q_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD26 r_sdf_ram_Q_reg_0_7_4_4
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[4]),
        .O(Q_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD27 r_sdf_ram_Q_reg_0_7_5_5
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[5]),
        .O(Q_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD28 r_sdf_ram_Q_reg_0_7_6_6
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[6]),
        .O(Q_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD29 r_sdf_ram_Q_reg_0_7_7_7
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[7]),
        .O(Q_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD30 r_sdf_ram_Q_reg_0_7_8_8
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[8]),
        .O(Q_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD31 r_sdf_ram_Q_reg_0_7_9_9
       (.A0(I5[0]),
        .A1(I5[1]),
        .A2(I5[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[9]),
        .O(Q_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
endmodule

(* ORIG_REF_NAME = "butterfly_1" *) 
module butterfly_1__parameterized0
   (O,
    I_out0,
    _carry__0_i_4__0_0,
    _carry__1_i_4__0_0,
    _carry__2_i_4__0_0,
    __91_carry_i_4__0_0,
    Q_out0,
    __91_carry__0_i_4__0_0,
    __91_carry__1_i_4__0_0,
    __91_carry__2_i_4__0_0,
    \Q_out_reg[15]_0 ,
    Q,
    \Q_out_reg[3]_0 ,
    \Q_out_reg[7]_0 ,
    \Q_out_reg[11]_0 ,
    \Q_out_reg[14]_0 ,
    \Q_out_reg[3]_1 ,
    \I_out_reg[15]_0 ,
    \Q_out_reg[7]_1 ,
    \Q_out_reg[11]_1 ,
    \r_sdf_ram_I_reg[15] ,
    \I_out_reg[15]_1 ,
    \I_out_reg[15]_2 ,
    \Q_out_reg[15]_1 ,
    \I_out_reg[14]_0 ,
    \I_out_reg[11]_0 ,
    \I_out_reg[7]_0 ,
    \I_out_reg[3]_0 ,
    S,
    \I_out_reg[7]_1 ,
    \I_out_reg[11]_1 ,
    \I_out_reg[15]_3 ,
    \Q_out_reg[3]_2 ,
    \Q_out_reg[7]_2 ,
    \Q_out_reg[11]_2 ,
    \Q_out_reg[15]_2 ,
    r_sdf_ram_Q,
    \I_out_reg[3]_1 ,
    r_sdf_ram_I,
    I_in__0,
    __91_carry__2_0,
    __91_carry__1_0,
    __91_carry__0_0,
    __91_carry_0,
    clk_IBUF_BUFG,
    p_0_in,
    sdf_addr,
    __137_carry__2_i_1__0);
  output [3:0]O;
  output [15:0]I_out0;
  output [3:0]_carry__0_i_4__0_0;
  output [3:0]_carry__1_i_4__0_0;
  output [3:0]_carry__2_i_4__0_0;
  output [3:0]__91_carry_i_4__0_0;
  output [15:0]Q_out0;
  output [3:0]__91_carry__0_i_4__0_0;
  output [3:0]__91_carry__1_i_4__0_0;
  output [3:0]__91_carry__2_i_4__0_0;
  output [0:0]\Q_out_reg[15]_0 ;
  output [15:0]Q;
  output [3:0]\Q_out_reg[3]_0 ;
  output [3:0]\Q_out_reg[7]_0 ;
  output [3:0]\Q_out_reg[11]_0 ;
  output [2:0]\Q_out_reg[14]_0 ;
  output [3:0]\Q_out_reg[3]_1 ;
  output [15:0]\I_out_reg[15]_0 ;
  output [3:0]\Q_out_reg[7]_1 ;
  output [3:0]\Q_out_reg[11]_1 ;
  output [3:0]\r_sdf_ram_I_reg[15] ;
  output [0:0]\I_out_reg[15]_1 ;
  output [0:0]\I_out_reg[15]_2 ;
  output [0:0]\Q_out_reg[15]_1 ;
  output [2:0]\I_out_reg[14]_0 ;
  output [3:0]\I_out_reg[11]_0 ;
  output [3:0]\I_out_reg[7]_0 ;
  output [3:0]\I_out_reg[3]_0 ;
  input [3:0]S;
  input [3:0]\I_out_reg[7]_1 ;
  input [3:0]\I_out_reg[11]_1 ;
  input [3:0]\I_out_reg[15]_3 ;
  input [3:0]\Q_out_reg[3]_2 ;
  input [3:0]\Q_out_reg[7]_2 ;
  input [3:0]\Q_out_reg[11]_2 ;
  input [3:0]\Q_out_reg[15]_2 ;
  input [15:0]r_sdf_ram_Q;
  input [1:0]\I_out_reg[3]_1 ;
  input [15:0]r_sdf_ram_I;
  input [15:0]I_in__0;
  input [3:0]__91_carry__2_0;
  input [3:0]__91_carry__1_0;
  input [3:0]__91_carry__0_0;
  input [3:0]__91_carry_0;
  input clk_IBUF_BUFG;
  input [15:0]p_0_in;
  input [0:0]sdf_addr;
  input [15:0]__137_carry__2_i_1__0;

  wire [15:0]I_in__0;
  wire [15:0]I_out0;
  wire [3:0]\I_out_reg[11]_0 ;
  wire [3:0]\I_out_reg[11]_1 ;
  wire [2:0]\I_out_reg[14]_0 ;
  wire [15:0]\I_out_reg[15]_0 ;
  wire [0:0]\I_out_reg[15]_1 ;
  wire [0:0]\I_out_reg[15]_2 ;
  wire [3:0]\I_out_reg[15]_3 ;
  wire [3:0]\I_out_reg[3]_0 ;
  wire [1:0]\I_out_reg[3]_1 ;
  wire [3:0]\I_out_reg[7]_0 ;
  wire [3:0]\I_out_reg[7]_1 ;
  wire [3:0]O;
  wire [15:0]Q;
  wire [15:0]Q_out0;
  wire [3:0]\Q_out_reg[11]_0 ;
  wire [3:0]\Q_out_reg[11]_1 ;
  wire [3:0]\Q_out_reg[11]_2 ;
  wire [2:0]\Q_out_reg[14]_0 ;
  wire [0:0]\Q_out_reg[15]_0 ;
  wire [0:0]\Q_out_reg[15]_1 ;
  wire [3:0]\Q_out_reg[15]_2 ;
  wire [3:0]\Q_out_reg[3]_0 ;
  wire [3:0]\Q_out_reg[3]_1 ;
  wire [3:0]\Q_out_reg[3]_2 ;
  wire [3:0]\Q_out_reg[7]_0 ;
  wire [3:0]\Q_out_reg[7]_1 ;
  wire [3:0]\Q_out_reg[7]_2 ;
  wire [3:0]S;
  wire __137_carry__0_n_0;
  wire __137_carry__0_n_1;
  wire __137_carry__0_n_2;
  wire __137_carry__0_n_3;
  wire __137_carry__0_n_4;
  wire __137_carry__0_n_5;
  wire __137_carry__0_n_6;
  wire __137_carry__0_n_7;
  wire __137_carry__1_n_0;
  wire __137_carry__1_n_1;
  wire __137_carry__1_n_2;
  wire __137_carry__1_n_3;
  wire __137_carry__1_n_4;
  wire __137_carry__1_n_5;
  wire __137_carry__1_n_6;
  wire __137_carry__1_n_7;
  wire [15:0]__137_carry__2_i_1__0;
  wire __137_carry__2_n_1;
  wire __137_carry__2_n_2;
  wire __137_carry__2_n_3;
  wire __137_carry__2_n_4;
  wire __137_carry__2_n_5;
  wire __137_carry__2_n_6;
  wire __137_carry__2_n_7;
  wire __137_carry_n_0;
  wire __137_carry_n_1;
  wire __137_carry_n_2;
  wire __137_carry_n_3;
  wire __137_carry_n_4;
  wire __137_carry_n_5;
  wire __137_carry_n_6;
  wire __137_carry_n_7;
  wire __45_carry__0_n_0;
  wire __45_carry__0_n_1;
  wire __45_carry__0_n_2;
  wire __45_carry__0_n_3;
  wire __45_carry__0_n_4;
  wire __45_carry__0_n_5;
  wire __45_carry__0_n_6;
  wire __45_carry__0_n_7;
  wire __45_carry__1_n_0;
  wire __45_carry__1_n_1;
  wire __45_carry__1_n_2;
  wire __45_carry__1_n_3;
  wire __45_carry__1_n_4;
  wire __45_carry__1_n_5;
  wire __45_carry__1_n_6;
  wire __45_carry__1_n_7;
  wire __45_carry__2_n_1;
  wire __45_carry__2_n_2;
  wire __45_carry__2_n_3;
  wire __45_carry__2_n_4;
  wire __45_carry__2_n_5;
  wire __45_carry__2_n_6;
  wire __45_carry__2_n_7;
  wire __45_carry_n_0;
  wire __45_carry_n_1;
  wire __45_carry_n_2;
  wire __45_carry_n_3;
  wire __45_carry_n_4;
  wire __45_carry_n_5;
  wire __45_carry_n_6;
  wire __45_carry_n_7;
  wire [3:0]__91_carry_0;
  wire [3:0]__91_carry__0_0;
  wire __91_carry__0_i_1__0_n_0;
  wire __91_carry__0_i_2__0_n_0;
  wire __91_carry__0_i_3__0_n_0;
  wire [3:0]__91_carry__0_i_4__0_0;
  wire __91_carry__0_i_4__0_n_0;
  wire __91_carry__0_n_0;
  wire __91_carry__0_n_1;
  wire __91_carry__0_n_2;
  wire __91_carry__0_n_3;
  wire [3:0]__91_carry__1_0;
  wire __91_carry__1_i_1__0_n_0;
  wire __91_carry__1_i_2__0_n_0;
  wire __91_carry__1_i_3__0_n_0;
  wire [3:0]__91_carry__1_i_4__0_0;
  wire __91_carry__1_i_4__0_n_0;
  wire __91_carry__1_n_0;
  wire __91_carry__1_n_1;
  wire __91_carry__1_n_2;
  wire __91_carry__1_n_3;
  wire [3:0]__91_carry__2_0;
  wire __91_carry__2_i_1__2_n_0;
  wire __91_carry__2_i_2__0_n_0;
  wire __91_carry__2_i_3__0_n_0;
  wire [3:0]__91_carry__2_i_4__0_0;
  wire __91_carry__2_i_4__0_n_0;
  wire __91_carry__2_n_1;
  wire __91_carry__2_n_2;
  wire __91_carry__2_n_3;
  wire __91_carry_i_1__0_n_0;
  wire __91_carry_i_2__0_n_0;
  wire __91_carry_i_3__0_n_0;
  wire [3:0]__91_carry_i_4__0_0;
  wire __91_carry_i_4__0_n_0;
  wire __91_carry_n_0;
  wire __91_carry_n_1;
  wire __91_carry_n_2;
  wire __91_carry_n_3;
  wire _carry__0_i_1__0_n_0;
  wire _carry__0_i_2__0_n_0;
  wire _carry__0_i_3__0_n_0;
  wire [3:0]_carry__0_i_4__0_0;
  wire _carry__0_i_4__0_n_0;
  wire _carry__0_n_0;
  wire _carry__0_n_1;
  wire _carry__0_n_2;
  wire _carry__0_n_3;
  wire _carry__1_i_1__0_n_0;
  wire _carry__1_i_2__0_n_0;
  wire _carry__1_i_3__0_n_0;
  wire [3:0]_carry__1_i_4__0_0;
  wire _carry__1_i_4__0_n_0;
  wire _carry__1_n_0;
  wire _carry__1_n_1;
  wire _carry__1_n_2;
  wire _carry__1_n_3;
  wire _carry__2_i_1__2_n_0;
  wire _carry__2_i_2__0_n_0;
  wire _carry__2_i_3__0_n_0;
  wire [3:0]_carry__2_i_4__0_0;
  wire _carry__2_i_4__0_n_0;
  wire _carry__2_n_1;
  wire _carry__2_n_2;
  wire _carry__2_n_3;
  wire _carry_i_1__0_n_0;
  wire _carry_i_2__0_n_0;
  wire _carry_i_3__0_n_0;
  wire _carry_i_4__0_n_0;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire clk_IBUF_BUFG;
  wire [15:0]p_0_in;
  wire [15:0]r_sdf_ram_I;
  wire [3:0]\r_sdf_ram_I_reg[15] ;
  wire [15:0]r_sdf_ram_Q;
  wire [0:0]sdf_addr;
  wire [3:3]NLW___137_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___45_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___91_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW__carry__2_CO_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry_n_7),
        .Q(\I_out_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__1_n_5),
        .Q(\I_out_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__1_n_4),
        .Q(\I_out_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__2_n_7),
        .Q(\I_out_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__2_n_6),
        .Q(\I_out_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__2_n_5),
        .Q(\I_out_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__2_n_4),
        .Q(\I_out_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry_n_6),
        .Q(\I_out_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry_n_5),
        .Q(\I_out_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry_n_4),
        .Q(\I_out_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__0_n_7),
        .Q(\I_out_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__0_n_6),
        .Q(\I_out_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__0_n_5),
        .Q(\I_out_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__0_n_4),
        .Q(\I_out_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__1_n_7),
        .Q(\I_out_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__45_carry__1_n_6),
        .Q(\I_out_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__0_i_1
       (.I0(Q[7]),
        .I1(r_sdf_ram_Q[7]),
        .O(\Q_out_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__0_i_2
       (.I0(Q[6]),
        .I1(r_sdf_ram_Q[6]),
        .O(\Q_out_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__0_i_3
       (.I0(Q[5]),
        .I1(r_sdf_ram_Q[5]),
        .O(\Q_out_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__0_i_4
       (.I0(Q[4]),
        .I1(r_sdf_ram_Q[4]),
        .O(\Q_out_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__1_i_1
       (.I0(Q[11]),
        .I1(r_sdf_ram_Q[11]),
        .O(\Q_out_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__1_i_2
       (.I0(Q[10]),
        .I1(r_sdf_ram_Q[10]),
        .O(\Q_out_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__1_i_3
       (.I0(Q[9]),
        .I1(r_sdf_ram_Q[9]),
        .O(\Q_out_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__1_i_4
       (.I0(Q[8]),
        .I1(r_sdf_ram_Q[8]),
        .O(\Q_out_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__2_i_2
       (.I0(Q[14]),
        .I1(r_sdf_ram_Q[14]),
        .O(\Q_out_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__2_i_3
       (.I0(Q[13]),
        .I1(r_sdf_ram_Q[13]),
        .O(\Q_out_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__2_i_4
       (.I0(Q[12]),
        .I1(r_sdf_ram_Q[12]),
        .O(\Q_out_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry_i_1
       (.I0(Q[3]),
        .I1(r_sdf_ram_Q[3]),
        .O(\Q_out_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry_i_2
       (.I0(Q[2]),
        .I1(r_sdf_ram_Q[2]),
        .O(\Q_out_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry_i_3
       (.I0(Q[1]),
        .I1(r_sdf_ram_Q[1]),
        .O(\Q_out_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry_i_4
       (.I0(Q[0]),
        .I1(r_sdf_ram_Q[0]),
        .O(\Q_out_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__2_i_1__0
       (.I0(\I_out_reg[15]_0 [15]),
        .I1(r_sdf_ram_Q[15]),
        .O(\I_out_reg[15]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_7),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_6),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_5),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_4),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  CARRY4 __137_carry
       (.CI(1'b0),
        .CO({__137_carry_n_0,__137_carry_n_1,__137_carry_n_2,__137_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[3:0]),
        .O({__137_carry_n_4,__137_carry_n_5,__137_carry_n_6,__137_carry_n_7}),
        .S(\Q_out_reg[3]_2 ));
  CARRY4 __137_carry__0
       (.CI(__137_carry_n_0),
        .CO({__137_carry__0_n_0,__137_carry__0_n_1,__137_carry__0_n_2,__137_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O({__137_carry__0_n_4,__137_carry__0_n_5,__137_carry__0_n_6,__137_carry__0_n_7}),
        .S(\Q_out_reg[7]_2 ));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [7]),
        .I4(r_sdf_ram_I[7]),
        .O(\Q_out_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [6]),
        .I4(r_sdf_ram_I[6]),
        .O(\Q_out_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [5]),
        .I4(r_sdf_ram_I[5]),
        .O(\Q_out_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [4]),
        .I4(r_sdf_ram_I[4]),
        .O(\Q_out_reg[7]_1 [0]));
  CARRY4 __137_carry__1
       (.CI(__137_carry__0_n_0),
        .CO({__137_carry__1_n_0,__137_carry__1_n_1,__137_carry__1_n_2,__137_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O({__137_carry__1_n_4,__137_carry__1_n_5,__137_carry__1_n_6,__137_carry__1_n_7}),
        .S(\Q_out_reg[11]_2 ));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__1_i_1__1
       (.I0(Q[11]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [11]),
        .I4(r_sdf_ram_I[11]),
        .O(\Q_out_reg[11]_1 [3]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__1_i_2__1
       (.I0(Q[10]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [10]),
        .I4(r_sdf_ram_I[10]),
        .O(\Q_out_reg[11]_1 [2]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__1_i_3__1
       (.I0(Q[9]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [9]),
        .I4(r_sdf_ram_I[9]),
        .O(\Q_out_reg[11]_1 [1]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__1_i_4__1
       (.I0(Q[8]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [8]),
        .I4(r_sdf_ram_I[8]),
        .O(\Q_out_reg[11]_1 [0]));
  CARRY4 __137_carry__2
       (.CI(__137_carry__1_n_0),
        .CO({NLW___137_carry__2_CO_UNCONNECTED[3],__137_carry__2_n_1,__137_carry__2_n_2,__137_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O({__137_carry__2_n_4,__137_carry__2_n_5,__137_carry__2_n_6,__137_carry__2_n_7}),
        .S(\Q_out_reg[15]_2 ));
  LUT5 #(
    .INIT(32'h5A6AAA6A)) 
    __137_carry__2_i_1__1
       (.I0(r_sdf_ram_I[15]),
        .I1(Q[15]),
        .I2(\I_out_reg[3]_1 [1]),
        .I3(\I_out_reg[3]_1 [0]),
        .I4(\I_out_reg[15]_0 [15]),
        .O(\r_sdf_ram_I_reg[15] [3]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__2_i_2__1
       (.I0(Q[14]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [14]),
        .I4(r_sdf_ram_I[14]),
        .O(\r_sdf_ram_I_reg[15] [2]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__2_i_3__1
       (.I0(Q[13]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [13]),
        .I4(r_sdf_ram_I[13]),
        .O(\r_sdf_ram_I_reg[15] [1]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry__2_i_4__1
       (.I0(Q[12]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [12]),
        .I4(r_sdf_ram_I[12]),
        .O(\r_sdf_ram_I_reg[15] [0]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry_i_1__1
       (.I0(Q[3]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [3]),
        .I4(r_sdf_ram_I[3]),
        .O(\Q_out_reg[3]_1 [3]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry_i_2__1
       (.I0(Q[2]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [2]),
        .I4(r_sdf_ram_I[2]),
        .O(\Q_out_reg[3]_1 [2]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry_i_3__1
       (.I0(Q[1]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [1]),
        .I4(r_sdf_ram_I[1]),
        .O(\Q_out_reg[3]_1 [1]));
  LUT5 #(
    .INIT(32'h37F7C808)) 
    __137_carry_i_4__1
       (.I0(Q[0]),
        .I1(\I_out_reg[3]_1 [1]),
        .I2(\I_out_reg[3]_1 [0]),
        .I3(\I_out_reg[15]_0 [0]),
        .I4(r_sdf_ram_I[0]),
        .O(\Q_out_reg[3]_1 [0]));
  CARRY4 __45_carry
       (.CI(1'b0),
        .CO({__45_carry_n_0,__45_carry_n_1,__45_carry_n_2,__45_carry_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[3:0]),
        .O({__45_carry_n_4,__45_carry_n_5,__45_carry_n_6,__45_carry_n_7}),
        .S(S));
  CARRY4 __45_carry__0
       (.CI(__45_carry_n_0),
        .CO({__45_carry__0_n_0,__45_carry__0_n_1,__45_carry__0_n_2,__45_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O({__45_carry__0_n_4,__45_carry__0_n_5,__45_carry__0_n_6,__45_carry__0_n_7}),
        .S(\I_out_reg[7]_1 ));
  CARRY4 __45_carry__1
       (.CI(__45_carry__0_n_0),
        .CO({__45_carry__1_n_0,__45_carry__1_n_1,__45_carry__1_n_2,__45_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O({__45_carry__1_n_4,__45_carry__1_n_5,__45_carry__1_n_6,__45_carry__1_n_7}),
        .S(\I_out_reg[11]_1 ));
  CARRY4 __45_carry__2
       (.CI(__45_carry__1_n_0),
        .CO({NLW___45_carry__2_CO_UNCONNECTED[3],__45_carry__2_n_1,__45_carry__2_n_2,__45_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O({__45_carry__2_n_4,__45_carry__2_n_5,__45_carry__2_n_6,__45_carry__2_n_7}),
        .S(\I_out_reg[15]_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__2_i_1__2
       (.I0(Q[15]),
        .I1(r_sdf_ram_I[15]),
        .O(\Q_out_reg[15]_1 ));
  CARRY4 __91_carry
       (.CI(1'b0),
        .CO({__91_carry_n_0,__91_carry_n_1,__91_carry_n_2,__91_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q_out0[3:0]),
        .O(__91_carry_i_4__0_0),
        .S({__91_carry_i_1__0_n_0,__91_carry_i_2__0_n_0,__91_carry_i_3__0_n_0,__91_carry_i_4__0_n_0}));
  CARRY4 __91_carry__0
       (.CI(__91_carry_n_0),
        .CO({__91_carry__0_n_0,__91_carry__0_n_1,__91_carry__0_n_2,__91_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O(__91_carry__0_i_4__0_0),
        .S({__91_carry__0_i_1__0_n_0,__91_carry__0_i_2__0_n_0,__91_carry__0_i_3__0_n_0,__91_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_1__0
       (.I0(Q_out0[7]),
        .I1(__91_carry__0_0[3]),
        .O(__91_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_2__0
       (.I0(Q_out0[6]),
        .I1(__91_carry__0_0[2]),
        .O(__91_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_3__0
       (.I0(Q_out0[5]),
        .I1(__91_carry__0_0[1]),
        .O(__91_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_4__0
       (.I0(Q_out0[4]),
        .I1(__91_carry__0_0[0]),
        .O(__91_carry__0_i_4__0_n_0));
  CARRY4 __91_carry__1
       (.CI(__91_carry__0_n_0),
        .CO({__91_carry__1_n_0,__91_carry__1_n_1,__91_carry__1_n_2,__91_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O(__91_carry__1_i_4__0_0),
        .S({__91_carry__1_i_1__0_n_0,__91_carry__1_i_2__0_n_0,__91_carry__1_i_3__0_n_0,__91_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_1__0
       (.I0(Q_out0[11]),
        .I1(__91_carry__1_0[3]),
        .O(__91_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_2__0
       (.I0(Q_out0[10]),
        .I1(__91_carry__1_0[2]),
        .O(__91_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_3__0
       (.I0(Q_out0[9]),
        .I1(__91_carry__1_0[1]),
        .O(__91_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_4__0
       (.I0(Q_out0[8]),
        .I1(__91_carry__1_0[0]),
        .O(__91_carry__1_i_4__0_n_0));
  CARRY4 __91_carry__2
       (.CI(__91_carry__1_n_0),
        .CO({NLW___91_carry__2_CO_UNCONNECTED[3],__91_carry__2_n_1,__91_carry__2_n_2,__91_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O(__91_carry__2_i_4__0_0),
        .S({__91_carry__2_i_1__2_n_0,__91_carry__2_i_2__0_n_0,__91_carry__2_i_3__0_n_0,__91_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_1__1
       (.I0(\I_out_reg[15]_0 [15]),
        .I1(r_sdf_ram_I[15]),
        .O(\I_out_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_1__2
       (.I0(Q_out0[15]),
        .I1(__91_carry__2_0[3]),
        .O(__91_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_2__0
       (.I0(Q_out0[14]),
        .I1(__91_carry__2_0[2]),
        .O(__91_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_3__0
       (.I0(Q_out0[13]),
        .I1(__91_carry__2_0[1]),
        .O(__91_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_4__0
       (.I0(Q_out0[12]),
        .I1(__91_carry__2_0[0]),
        .O(__91_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_1__0
       (.I0(Q_out0[3]),
        .I1(__91_carry_0[3]),
        .O(__91_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_2__0
       (.I0(Q_out0[2]),
        .I1(__91_carry_0[2]),
        .O(__91_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_3__0
       (.I0(Q_out0[1]),
        .I1(__91_carry_0[1]),
        .O(__91_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_4__0
       (.I0(Q_out0[0]),
        .I1(__91_carry_0[0]),
        .O(__91_carry_i_4__0_n_0));
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(1'b1),
        .DI(I_out0[3:0]),
        .O(O),
        .S({_carry_i_1__0_n_0,_carry_i_2__0_n_0,_carry_i_3__0_n_0,_carry_i_4__0_n_0}));
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({_carry__0_n_0,_carry__0_n_1,_carry__0_n_2,_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O(_carry__0_i_4__0_0),
        .S({_carry__0_i_1__0_n_0,_carry__0_i_2__0_n_0,_carry__0_i_3__0_n_0,_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_1__0
       (.I0(I_out0[7]),
        .I1(I_in__0[7]),
        .O(_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_2__0
       (.I0(I_out0[6]),
        .I1(I_in__0[6]),
        .O(_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_3__0
       (.I0(I_out0[5]),
        .I1(I_in__0[5]),
        .O(_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_4__0
       (.I0(I_out0[4]),
        .I1(I_in__0[4]),
        .O(_carry__0_i_4__0_n_0));
  CARRY4 _carry__1
       (.CI(_carry__0_n_0),
        .CO({_carry__1_n_0,_carry__1_n_1,_carry__1_n_2,_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O(_carry__1_i_4__0_0),
        .S({_carry__1_i_1__0_n_0,_carry__1_i_2__0_n_0,_carry__1_i_3__0_n_0,_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_1__0
       (.I0(I_out0[11]),
        .I1(I_in__0[11]),
        .O(_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_2__0
       (.I0(I_out0[10]),
        .I1(I_in__0[10]),
        .O(_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_3__0
       (.I0(I_out0[9]),
        .I1(I_in__0[9]),
        .O(_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_4__0
       (.I0(I_out0[8]),
        .I1(I_in__0[8]),
        .O(_carry__1_i_4__0_n_0));
  CARRY4 _carry__2
       (.CI(_carry__1_n_0),
        .CO({NLW__carry__2_CO_UNCONNECTED[3],_carry__2_n_1,_carry__2_n_2,_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O(_carry__2_i_4__0_0),
        .S({_carry__2_i_1__2_n_0,_carry__2_i_2__0_n_0,_carry__2_i_3__0_n_0,_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_1
       (.I0(Q[15]),
        .I1(r_sdf_ram_Q[15]),
        .O(\Q_out_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_1__2
       (.I0(I_out0[15]),
        .I1(I_in__0[15]),
        .O(_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_2__0
       (.I0(I_out0[14]),
        .I1(I_in__0[14]),
        .O(_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_3__0
       (.I0(I_out0[13]),
        .I1(I_in__0[13]),
        .O(_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_4__0
       (.I0(I_out0[12]),
        .I1(I_in__0[12]),
        .O(_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_1__0
       (.I0(I_out0[3]),
        .I1(I_in__0[3]),
        .O(_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_2__0
       (.I0(I_out0[2]),
        .I1(I_in__0[2]),
        .O(_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_3__0
       (.I0(I_out0[1]),
        .I1(I_in__0[1]),
        .O(_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_4__0
       (.I0(I_out0[0]),
        .I1(I_in__0[0]),
        .O(_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__0_i_1
       (.I0(\I_out_reg[15]_0 [7]),
        .I1(r_sdf_ram_Q[7]),
        .O(\I_out_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__0_i_2
       (.I0(\I_out_reg[15]_0 [6]),
        .I1(r_sdf_ram_Q[6]),
        .O(\I_out_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__0_i_3
       (.I0(\I_out_reg[15]_0 [5]),
        .I1(r_sdf_ram_Q[5]),
        .O(\I_out_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__0_i_4
       (.I0(\I_out_reg[15]_0 [4]),
        .I1(r_sdf_ram_Q[4]),
        .O(\I_out_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__1_i_1
       (.I0(\I_out_reg[15]_0 [11]),
        .I1(r_sdf_ram_Q[11]),
        .O(\I_out_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__1_i_2
       (.I0(\I_out_reg[15]_0 [10]),
        .I1(r_sdf_ram_Q[10]),
        .O(\I_out_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__1_i_3
       (.I0(\I_out_reg[15]_0 [9]),
        .I1(r_sdf_ram_Q[9]),
        .O(\I_out_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__1_i_4
       (.I0(\I_out_reg[15]_0 [8]),
        .I1(r_sdf_ram_Q[8]),
        .O(\I_out_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__2_i_2
       (.I0(\I_out_reg[15]_0 [14]),
        .I1(r_sdf_ram_Q[14]),
        .O(\I_out_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__2_i_3
       (.I0(\I_out_reg[15]_0 [13]),
        .I1(r_sdf_ram_Q[13]),
        .O(\I_out_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__2_i_4
       (.I0(\I_out_reg[15]_0 [12]),
        .I1(r_sdf_ram_Q[12]),
        .O(\I_out_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry_i_1
       (.I0(\I_out_reg[15]_0 [3]),
        .I1(r_sdf_ram_Q[3]),
        .O(\I_out_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry_i_2
       (.I0(\I_out_reg[15]_0 [2]),
        .I1(r_sdf_ram_Q[2]),
        .O(\I_out_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry_i_3
       (.I0(\I_out_reg[15]_0 [1]),
        .I1(r_sdf_ram_Q[1]),
        .O(\I_out_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry_i_4
       (.I0(\I_out_reg[15]_0 [0]),
        .I1(r_sdf_ram_Q[0]),
        .O(\I_out_reg[3]_0 [0]));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD64 r_sdf_ram_I_reg_0_1_0_0
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[0]),
        .O(I_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD65 r_sdf_ram_I_reg_0_1_10_10
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[10]),
        .O(I_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD66 r_sdf_ram_I_reg_0_1_11_11
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[11]),
        .O(I_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD67 r_sdf_ram_I_reg_0_1_12_12
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[12]),
        .O(I_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD68 r_sdf_ram_I_reg_0_1_13_13
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[13]),
        .O(I_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD69 r_sdf_ram_I_reg_0_1_14_14
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[14]),
        .O(I_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD70 r_sdf_ram_I_reg_0_1_15_15
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[15]),
        .O(I_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD71 r_sdf_ram_I_reg_0_1_1_1
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[1]),
        .O(I_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD72 r_sdf_ram_I_reg_0_1_2_2
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[2]),
        .O(I_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD73 r_sdf_ram_I_reg_0_1_3_3
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[3]),
        .O(I_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD74 r_sdf_ram_I_reg_0_1_4_4
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[4]),
        .O(I_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD75 r_sdf_ram_I_reg_0_1_5_5
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[5]),
        .O(I_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD76 r_sdf_ram_I_reg_0_1_6_6
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[6]),
        .O(I_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD77 r_sdf_ram_I_reg_0_1_7_7
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[7]),
        .O(I_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD78 r_sdf_ram_I_reg_0_1_8_8
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[8]),
        .O(I_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD79 r_sdf_ram_I_reg_0_1_9_9
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_0_in[9]),
        .O(I_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD80 r_sdf_ram_Q_reg_0_1_0_0
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[0]),
        .O(Q_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD81 r_sdf_ram_Q_reg_0_1_10_10
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[10]),
        .O(Q_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD82 r_sdf_ram_Q_reg_0_1_11_11
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[11]),
        .O(Q_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD83 r_sdf_ram_Q_reg_0_1_12_12
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[12]),
        .O(Q_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD84 r_sdf_ram_Q_reg_0_1_13_13
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[13]),
        .O(Q_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD85 r_sdf_ram_Q_reg_0_1_14_14
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[14]),
        .O(Q_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD86 r_sdf_ram_Q_reg_0_1_15_15
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[15]),
        .O(Q_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD87 r_sdf_ram_Q_reg_0_1_1_1
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[1]),
        .O(Q_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD88 r_sdf_ram_Q_reg_0_1_2_2
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[2]),
        .O(Q_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD89 r_sdf_ram_Q_reg_0_1_3_3
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[3]),
        .O(Q_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD90 r_sdf_ram_Q_reg_0_1_4_4
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[4]),
        .O(Q_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD91 r_sdf_ram_Q_reg_0_1_5_5
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[5]),
        .O(Q_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD92 r_sdf_ram_Q_reg_0_1_6_6
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[6]),
        .O(Q_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD93 r_sdf_ram_Q_reg_0_1_7_7
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[7]),
        .O(Q_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD94 r_sdf_ram_Q_reg_0_1_8_8
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[8]),
        .O(Q_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD95 r_sdf_ram_Q_reg_0_1_9_9
       (.A0(sdf_addr),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(__137_carry__2_i_1__0[9]),
        .O(Q_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
endmodule

module butterfly_2
   (Q_out0,
    I_out0,
    B,
    \FSM_sequential_r_currentState_BF2_reg[0] ,
    Q,
    yr1,
    yr1_0,
    yr1_1,
    yr1_2,
    yr1_3,
    r_sdf_ram_I_reg_0_3_12_12_i_1_0,
    yr1__0,
    yr1__0_0,
    yr1__0_1,
    yr1__0_2,
    r_sdf_ram_Q_reg_0_3_0_0_i_1_0,
    r_sdf_ram_Q_reg_0_3_4_4_i_1_0,
    r_sdf_ram_Q_reg_0_3_8_8_i_1_0,
    r_sdf_ram_Q_reg_0_3_12_12_i_1_0,
    yr1_4,
    __45_carry__2_0,
    clk_IBUF_BUFG,
    sdf_2_addr);
  output [15:0]Q_out0;
  output [15:0]I_out0;
  output [15:0]B;
  output [15:0]\FSM_sequential_r_currentState_BF2_reg[0] ;
  input [15:0]Q;
  input [3:0]yr1;
  input [3:0]yr1_0;
  input [3:0]yr1_1;
  input [3:0]yr1_2;
  input [0:0]yr1_3;
  input [0:0]r_sdf_ram_I_reg_0_3_12_12_i_1_0;
  input [3:0]yr1__0;
  input [3:0]yr1__0_0;
  input [3:0]yr1__0_1;
  input [3:0]yr1__0_2;
  input [3:0]r_sdf_ram_Q_reg_0_3_0_0_i_1_0;
  input [3:0]r_sdf_ram_Q_reg_0_3_4_4_i_1_0;
  input [3:0]r_sdf_ram_Q_reg_0_3_8_8_i_1_0;
  input [2:0]r_sdf_ram_Q_reg_0_3_12_12_i_1_0;
  input [1:0]yr1_4;
  input [15:0]__45_carry__2_0;
  input clk_IBUF_BUFG;
  input [1:0]sdf_2_addr;

  wire [15:0]B;
  wire [15:0]\FSM_sequential_r_currentState_BF2_reg[0] ;
  wire [15:0]I_out0;
  wire [15:0]Q;
  wire [15:0]Q_out0;
  wire [15:0]Q_out00_in;
  wire [15:0]Q_out00_out;
  wire Q_out0__45_carry__0_i_1__0_n_0;
  wire Q_out0__45_carry__0_i_2__0_n_0;
  wire Q_out0__45_carry__0_i_3__0_n_0;
  wire Q_out0__45_carry__0_i_4__0_n_0;
  wire Q_out0__45_carry__0_n_0;
  wire Q_out0__45_carry__0_n_1;
  wire Q_out0__45_carry__0_n_2;
  wire Q_out0__45_carry__0_n_3;
  wire Q_out0__45_carry__1_i_1__0_n_0;
  wire Q_out0__45_carry__1_i_2__0_n_0;
  wire Q_out0__45_carry__1_i_3__0_n_0;
  wire Q_out0__45_carry__1_i_4__0_n_0;
  wire Q_out0__45_carry__1_n_0;
  wire Q_out0__45_carry__1_n_1;
  wire Q_out0__45_carry__1_n_2;
  wire Q_out0__45_carry__1_n_3;
  wire Q_out0__45_carry__2_i_2__0_n_0;
  wire Q_out0__45_carry__2_i_3__0_n_0;
  wire Q_out0__45_carry__2_i_4__0_n_0;
  wire Q_out0__45_carry__2_n_1;
  wire Q_out0__45_carry__2_n_2;
  wire Q_out0__45_carry__2_n_3;
  wire Q_out0__45_carry_i_1__0_n_0;
  wire Q_out0__45_carry_i_2__0_n_0;
  wire Q_out0__45_carry_i_3__0_n_0;
  wire Q_out0__45_carry_i_4__0_n_0;
  wire Q_out0__45_carry_n_0;
  wire Q_out0__45_carry_n_1;
  wire Q_out0__45_carry_n_2;
  wire Q_out0__45_carry_n_3;
  wire Q_out0_carry__0_n_0;
  wire Q_out0_carry__0_n_1;
  wire Q_out0_carry__0_n_2;
  wire Q_out0_carry__0_n_3;
  wire Q_out0_carry__1_n_0;
  wire Q_out0_carry__1_n_1;
  wire Q_out0_carry__1_n_2;
  wire Q_out0_carry__1_n_3;
  wire Q_out0_carry__2_n_1;
  wire Q_out0_carry__2_n_2;
  wire Q_out0_carry__2_n_3;
  wire Q_out0_carry_n_0;
  wire Q_out0_carry_n_1;
  wire Q_out0_carry_n_2;
  wire Q_out0_carry_n_3;
  wire __137_carry__0_i_1__2_n_0;
  wire __137_carry__0_i_2__2_n_0;
  wire __137_carry__0_i_3__2_n_0;
  wire __137_carry__0_i_4__2_n_0;
  wire __137_carry__0_n_0;
  wire __137_carry__0_n_1;
  wire __137_carry__0_n_2;
  wire __137_carry__0_n_3;
  wire __137_carry__0_n_4;
  wire __137_carry__0_n_5;
  wire __137_carry__0_n_6;
  wire __137_carry__0_n_7;
  wire __137_carry__1_i_1__2_n_0;
  wire __137_carry__1_i_2__2_n_0;
  wire __137_carry__1_i_3__2_n_0;
  wire __137_carry__1_i_4__2_n_0;
  wire __137_carry__1_n_0;
  wire __137_carry__1_n_1;
  wire __137_carry__1_n_2;
  wire __137_carry__1_n_3;
  wire __137_carry__1_n_4;
  wire __137_carry__1_n_5;
  wire __137_carry__1_n_6;
  wire __137_carry__1_n_7;
  wire __137_carry__2_i_1__2_n_0;
  wire __137_carry__2_i_2__2_n_0;
  wire __137_carry__2_i_3__2_n_0;
  wire __137_carry__2_i_4__2_n_0;
  wire __137_carry__2_n_1;
  wire __137_carry__2_n_2;
  wire __137_carry__2_n_3;
  wire __137_carry__2_n_4;
  wire __137_carry__2_n_5;
  wire __137_carry__2_n_6;
  wire __137_carry__2_n_7;
  wire __137_carry_i_1__2_n_0;
  wire __137_carry_i_2__2_n_0;
  wire __137_carry_i_3__2_n_0;
  wire __137_carry_i_4__2_n_0;
  wire __137_carry_n_0;
  wire __137_carry_n_1;
  wire __137_carry_n_2;
  wire __137_carry_n_3;
  wire __137_carry_n_4;
  wire __137_carry_n_5;
  wire __137_carry_n_6;
  wire __137_carry_n_7;
  wire __45_carry__0_i_1__2_n_0;
  wire __45_carry__0_i_2__2_n_0;
  wire __45_carry__0_i_3__2_n_0;
  wire __45_carry__0_i_4__2_n_0;
  wire __45_carry__0_n_0;
  wire __45_carry__0_n_1;
  wire __45_carry__0_n_2;
  wire __45_carry__0_n_3;
  wire __45_carry__0_n_4;
  wire __45_carry__0_n_5;
  wire __45_carry__0_n_6;
  wire __45_carry__0_n_7;
  wire __45_carry__1_i_1__2_n_0;
  wire __45_carry__1_i_2__2_n_0;
  wire __45_carry__1_i_3__2_n_0;
  wire __45_carry__1_i_4__2_n_0;
  wire __45_carry__1_n_0;
  wire __45_carry__1_n_1;
  wire __45_carry__1_n_2;
  wire __45_carry__1_n_3;
  wire __45_carry__1_n_4;
  wire __45_carry__1_n_5;
  wire __45_carry__1_n_6;
  wire __45_carry__1_n_7;
  wire [15:0]__45_carry__2_0;
  wire __45_carry__2_i_1__1_n_0;
  wire __45_carry__2_i_2__2_n_0;
  wire __45_carry__2_i_3__2_n_0;
  wire __45_carry__2_i_4__2_n_0;
  wire __45_carry__2_n_1;
  wire __45_carry__2_n_2;
  wire __45_carry__2_n_3;
  wire __45_carry__2_n_4;
  wire __45_carry__2_n_5;
  wire __45_carry__2_n_6;
  wire __45_carry__2_n_7;
  wire __45_carry_i_1__2_n_0;
  wire __45_carry_i_2__2_n_0;
  wire __45_carry_i_3__2_n_0;
  wire __45_carry_i_4__2_n_0;
  wire __45_carry_n_0;
  wire __45_carry_n_1;
  wire __45_carry_n_2;
  wire __45_carry_n_3;
  wire __45_carry_n_4;
  wire __45_carry_n_5;
  wire __45_carry_n_6;
  wire __45_carry_n_7;
  wire __91_carry__0_n_0;
  wire __91_carry__0_n_1;
  wire __91_carry__0_n_2;
  wire __91_carry__0_n_3;
  wire __91_carry__1_n_0;
  wire __91_carry__1_n_1;
  wire __91_carry__1_n_2;
  wire __91_carry__1_n_3;
  wire __91_carry__2_n_1;
  wire __91_carry__2_n_2;
  wire __91_carry__2_n_3;
  wire __91_carry_n_0;
  wire __91_carry_n_1;
  wire __91_carry_n_2;
  wire __91_carry_n_3;
  wire _carry__0_i_1__1_n_0;
  wire _carry__0_i_2__1_n_0;
  wire _carry__0_i_3__1_n_0;
  wire _carry__0_i_4__1_n_0;
  wire _carry__0_n_0;
  wire _carry__0_n_1;
  wire _carry__0_n_2;
  wire _carry__0_n_3;
  wire _carry__0_n_4;
  wire _carry__0_n_5;
  wire _carry__0_n_6;
  wire _carry__0_n_7;
  wire _carry__1_i_1__1_n_0;
  wire _carry__1_i_2__1_n_0;
  wire _carry__1_i_3__1_n_0;
  wire _carry__1_i_4__1_n_0;
  wire _carry__1_n_0;
  wire _carry__1_n_1;
  wire _carry__1_n_2;
  wire _carry__1_n_3;
  wire _carry__1_n_4;
  wire _carry__1_n_5;
  wire _carry__1_n_6;
  wire _carry__1_n_7;
  wire _carry__2_i_2__1_n_0;
  wire _carry__2_i_3__1_n_0;
  wire _carry__2_i_4__1_n_0;
  wire _carry__2_n_1;
  wire _carry__2_n_2;
  wire _carry__2_n_3;
  wire _carry__2_n_4;
  wire _carry__2_n_5;
  wire _carry__2_n_6;
  wire _carry__2_n_7;
  wire _carry_i_1__1_n_0;
  wire _carry_i_2__1_n_0;
  wire _carry_i_3__1_n_0;
  wire _carry_i_4__1_n_0;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire _carry_n_4;
  wire _carry_n_5;
  wire _carry_n_6;
  wire _carry_n_7;
  wire clk_IBUF_BUFG;
  wire [15:0]p_3_out;
  wire p_3_out_carry__0_n_0;
  wire p_3_out_carry__0_n_1;
  wire p_3_out_carry__0_n_2;
  wire p_3_out_carry__0_n_3;
  wire p_3_out_carry__1_n_0;
  wire p_3_out_carry__1_n_1;
  wire p_3_out_carry__1_n_2;
  wire p_3_out_carry__1_n_3;
  wire p_3_out_carry__2_i_1_n_0;
  wire p_3_out_carry__2_n_1;
  wire p_3_out_carry__2_n_2;
  wire p_3_out_carry__2_n_3;
  wire p_3_out_carry_n_0;
  wire p_3_out_carry_n_1;
  wire p_3_out_carry_n_2;
  wire p_3_out_carry_n_3;
  wire r_sdf_ram_I_reg_0_3_0_0_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_10_10_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_11_11_i_1_n_0;
  wire [0:0]r_sdf_ram_I_reg_0_3_12_12_i_1_0;
  wire r_sdf_ram_I_reg_0_3_12_12_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_13_13_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_14_14_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_15_15_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_1_1_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_2_2_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_3_3_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_4_4_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_5_5_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_6_6_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_7_7_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_8_8_i_1_n_0;
  wire r_sdf_ram_I_reg_0_3_9_9_i_1_n_0;
  wire [3:0]r_sdf_ram_Q_reg_0_3_0_0_i_1_0;
  wire r_sdf_ram_Q_reg_0_3_0_0_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_10_10_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_11_11_i_1_n_0;
  wire [2:0]r_sdf_ram_Q_reg_0_3_12_12_i_1_0;
  wire r_sdf_ram_Q_reg_0_3_12_12_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_13_13_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_14_14_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_15_15_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_1_1_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_2_2_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_3_3_i_1_n_0;
  wire [3:0]r_sdf_ram_Q_reg_0_3_4_4_i_1_0;
  wire r_sdf_ram_Q_reg_0_3_4_4_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_5_5_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_6_6_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_7_7_i_1_n_0;
  wire [3:0]r_sdf_ram_Q_reg_0_3_8_8_i_1_0;
  wire r_sdf_ram_Q_reg_0_3_8_8_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_3_9_9_i_1_n_0;
  wire [1:0]sdf_2_addr;
  wire [3:0]yr1;
  wire [3:0]yr1_0;
  wire [3:0]yr1_1;
  wire [3:0]yr1_2;
  wire [0:0]yr1_3;
  wire [1:0]yr1_4;
  wire [3:0]yr1__0;
  wire [3:0]yr1__0_0;
  wire [3:0]yr1__0_1;
  wire [3:0]yr1__0_2;
  wire [3:3]NLW_Q_out0__45_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_Q_out0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___137_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___45_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___91_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW__carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_3_out_carry__2_CO_UNCONNECTED;

  CARRY4 Q_out0__45_carry
       (.CI(1'b0),
        .CO({Q_out0__45_carry_n_0,Q_out0__45_carry_n_1,Q_out0__45_carry_n_2,Q_out0__45_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q_out0[3:0]),
        .O(Q_out00_in[3:0]),
        .S({Q_out0__45_carry_i_1__0_n_0,Q_out0__45_carry_i_2__0_n_0,Q_out0__45_carry_i_3__0_n_0,Q_out0__45_carry_i_4__0_n_0}));
  CARRY4 Q_out0__45_carry__0
       (.CI(Q_out0__45_carry_n_0),
        .CO({Q_out0__45_carry__0_n_0,Q_out0__45_carry__0_n_1,Q_out0__45_carry__0_n_2,Q_out0__45_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O(Q_out00_in[7:4]),
        .S({Q_out0__45_carry__0_i_1__0_n_0,Q_out0__45_carry__0_i_2__0_n_0,Q_out0__45_carry__0_i_3__0_n_0,Q_out0__45_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__0_i_1__0
       (.I0(Q_out0[7]),
        .I1(__45_carry__2_0[7]),
        .O(Q_out0__45_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__0_i_2__0
       (.I0(Q_out0[6]),
        .I1(__45_carry__2_0[6]),
        .O(Q_out0__45_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__0_i_3__0
       (.I0(Q_out0[5]),
        .I1(__45_carry__2_0[5]),
        .O(Q_out0__45_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__0_i_4__0
       (.I0(Q_out0[4]),
        .I1(__45_carry__2_0[4]),
        .O(Q_out0__45_carry__0_i_4__0_n_0));
  CARRY4 Q_out0__45_carry__1
       (.CI(Q_out0__45_carry__0_n_0),
        .CO({Q_out0__45_carry__1_n_0,Q_out0__45_carry__1_n_1,Q_out0__45_carry__1_n_2,Q_out0__45_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O(Q_out00_in[11:8]),
        .S({Q_out0__45_carry__1_i_1__0_n_0,Q_out0__45_carry__1_i_2__0_n_0,Q_out0__45_carry__1_i_3__0_n_0,Q_out0__45_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__1_i_1__0
       (.I0(Q_out0[11]),
        .I1(__45_carry__2_0[11]),
        .O(Q_out0__45_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__1_i_2__0
       (.I0(Q_out0[10]),
        .I1(__45_carry__2_0[10]),
        .O(Q_out0__45_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__1_i_3__0
       (.I0(Q_out0[9]),
        .I1(__45_carry__2_0[9]),
        .O(Q_out0__45_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__1_i_4__0
       (.I0(Q_out0[8]),
        .I1(__45_carry__2_0[8]),
        .O(Q_out0__45_carry__1_i_4__0_n_0));
  CARRY4 Q_out0__45_carry__2
       (.CI(Q_out0__45_carry__1_n_0),
        .CO({NLW_Q_out0__45_carry__2_CO_UNCONNECTED[3],Q_out0__45_carry__2_n_1,Q_out0__45_carry__2_n_2,Q_out0__45_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O(Q_out00_in[15:12]),
        .S({yr1_3,Q_out0__45_carry__2_i_2__0_n_0,Q_out0__45_carry__2_i_3__0_n_0,Q_out0__45_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__2_i_2__0
       (.I0(Q_out0[14]),
        .I1(__45_carry__2_0[14]),
        .O(Q_out0__45_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__2_i_3__0
       (.I0(Q_out0[13]),
        .I1(__45_carry__2_0[13]),
        .O(Q_out0__45_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry__2_i_4__0
       (.I0(Q_out0[12]),
        .I1(__45_carry__2_0[12]),
        .O(Q_out0__45_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry_i_1__0
       (.I0(Q_out0[3]),
        .I1(__45_carry__2_0[3]),
        .O(Q_out0__45_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry_i_2__0
       (.I0(Q_out0[2]),
        .I1(__45_carry__2_0[2]),
        .O(Q_out0__45_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry_i_3__0
       (.I0(Q_out0[1]),
        .I1(__45_carry__2_0[1]),
        .O(Q_out0__45_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0__45_carry_i_4__0
       (.I0(Q_out0[0]),
        .I1(__45_carry__2_0[0]),
        .O(Q_out0__45_carry_i_4__0_n_0));
  CARRY4 Q_out0_carry
       (.CI(1'b0),
        .CO({Q_out0_carry_n_0,Q_out0_carry_n_1,Q_out0_carry_n_2,Q_out0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(Q_out00_out[3:0]),
        .S(yr1));
  CARRY4 Q_out0_carry__0
       (.CI(Q_out0_carry_n_0),
        .CO({Q_out0_carry__0_n_0,Q_out0_carry__0_n_1,Q_out0_carry__0_n_2,Q_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(Q_out00_out[7:4]),
        .S(yr1_0));
  CARRY4 Q_out0_carry__1
       (.CI(Q_out0_carry__0_n_0),
        .CO({Q_out0_carry__1_n_0,Q_out0_carry__1_n_1,Q_out0_carry__1_n_2,Q_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(Q_out00_out[11:8]),
        .S(yr1_1));
  CARRY4 Q_out0_carry__2
       (.CI(Q_out0_carry__1_n_0),
        .CO({NLW_Q_out0_carry__2_CO_UNCONNECTED[3],Q_out0_carry__2_n_1,Q_out0_carry__2_n_2,Q_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(Q_out00_out[15:12]),
        .S(yr1_2));
  CARRY4 __137_carry
       (.CI(1'b0),
        .CO({__137_carry_n_0,__137_carry_n_1,__137_carry_n_2,__137_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q_out0[3:0]),
        .O({__137_carry_n_4,__137_carry_n_5,__137_carry_n_6,__137_carry_n_7}),
        .S({__137_carry_i_1__2_n_0,__137_carry_i_2__2_n_0,__137_carry_i_3__2_n_0,__137_carry_i_4__2_n_0}));
  CARRY4 __137_carry__0
       (.CI(__137_carry_n_0),
        .CO({__137_carry__0_n_0,__137_carry__0_n_1,__137_carry__0_n_2,__137_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O({__137_carry__0_n_4,__137_carry__0_n_5,__137_carry__0_n_6,__137_carry__0_n_7}),
        .S({__137_carry__0_i_1__2_n_0,__137_carry__0_i_2__2_n_0,__137_carry__0_i_3__2_n_0,__137_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__0_i_1__2
       (.I0(Q_out0[7]),
        .I1(Q[7]),
        .O(__137_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__0_i_2__2
       (.I0(Q_out0[6]),
        .I1(Q[6]),
        .O(__137_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__0_i_3__2
       (.I0(Q_out0[5]),
        .I1(Q[5]),
        .O(__137_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__0_i_4__2
       (.I0(Q_out0[4]),
        .I1(Q[4]),
        .O(__137_carry__0_i_4__2_n_0));
  CARRY4 __137_carry__1
       (.CI(__137_carry__0_n_0),
        .CO({__137_carry__1_n_0,__137_carry__1_n_1,__137_carry__1_n_2,__137_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O({__137_carry__1_n_4,__137_carry__1_n_5,__137_carry__1_n_6,__137_carry__1_n_7}),
        .S({__137_carry__1_i_1__2_n_0,__137_carry__1_i_2__2_n_0,__137_carry__1_i_3__2_n_0,__137_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__1_i_1__2
       (.I0(Q_out0[11]),
        .I1(Q[11]),
        .O(__137_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__1_i_2__2
       (.I0(Q_out0[10]),
        .I1(Q[10]),
        .O(__137_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__1_i_3__2
       (.I0(Q_out0[9]),
        .I1(Q[9]),
        .O(__137_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__1_i_4__2
       (.I0(Q_out0[8]),
        .I1(Q[8]),
        .O(__137_carry__1_i_4__2_n_0));
  CARRY4 __137_carry__2
       (.CI(__137_carry__1_n_0),
        .CO({NLW___137_carry__2_CO_UNCONNECTED[3],__137_carry__2_n_1,__137_carry__2_n_2,__137_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O({__137_carry__2_n_4,__137_carry__2_n_5,__137_carry__2_n_6,__137_carry__2_n_7}),
        .S({__137_carry__2_i_1__2_n_0,__137_carry__2_i_2__2_n_0,__137_carry__2_i_3__2_n_0,__137_carry__2_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__2_i_1__2
       (.I0(Q_out0[15]),
        .I1(Q[15]),
        .O(__137_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__2_i_2__2
       (.I0(Q_out0[14]),
        .I1(Q[14]),
        .O(__137_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__2_i_3__2
       (.I0(Q_out0[13]),
        .I1(Q[13]),
        .O(__137_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry__2_i_4__2
       (.I0(Q_out0[12]),
        .I1(Q[12]),
        .O(__137_carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry_i_1__2
       (.I0(Q_out0[3]),
        .I1(Q[3]),
        .O(__137_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry_i_2__2
       (.I0(Q_out0[2]),
        .I1(Q[2]),
        .O(__137_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry_i_3__2
       (.I0(Q_out0[1]),
        .I1(Q[1]),
        .O(__137_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __137_carry_i_4__2
       (.I0(Q_out0[0]),
        .I1(Q[0]),
        .O(__137_carry_i_4__2_n_0));
  CARRY4 __45_carry
       (.CI(1'b0),
        .CO({__45_carry_n_0,__45_carry_n_1,__45_carry_n_2,__45_carry_n_3}),
        .CYINIT(1'b1),
        .DI(I_out0[3:0]),
        .O({__45_carry_n_4,__45_carry_n_5,__45_carry_n_6,__45_carry_n_7}),
        .S({__45_carry_i_1__2_n_0,__45_carry_i_2__2_n_0,__45_carry_i_3__2_n_0,__45_carry_i_4__2_n_0}));
  CARRY4 __45_carry__0
       (.CI(__45_carry_n_0),
        .CO({__45_carry__0_n_0,__45_carry__0_n_1,__45_carry__0_n_2,__45_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O({__45_carry__0_n_4,__45_carry__0_n_5,__45_carry__0_n_6,__45_carry__0_n_7}),
        .S({__45_carry__0_i_1__2_n_0,__45_carry__0_i_2__2_n_0,__45_carry__0_i_3__2_n_0,__45_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__0_i_1__2
       (.I0(I_out0[7]),
        .I1(__45_carry__2_0[7]),
        .O(__45_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__0_i_2__2
       (.I0(I_out0[6]),
        .I1(__45_carry__2_0[6]),
        .O(__45_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__0_i_3__2
       (.I0(I_out0[5]),
        .I1(__45_carry__2_0[5]),
        .O(__45_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__0_i_4__2
       (.I0(I_out0[4]),
        .I1(__45_carry__2_0[4]),
        .O(__45_carry__0_i_4__2_n_0));
  CARRY4 __45_carry__1
       (.CI(__45_carry__0_n_0),
        .CO({__45_carry__1_n_0,__45_carry__1_n_1,__45_carry__1_n_2,__45_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O({__45_carry__1_n_4,__45_carry__1_n_5,__45_carry__1_n_6,__45_carry__1_n_7}),
        .S({__45_carry__1_i_1__2_n_0,__45_carry__1_i_2__2_n_0,__45_carry__1_i_3__2_n_0,__45_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__1_i_1__2
       (.I0(I_out0[11]),
        .I1(__45_carry__2_0[11]),
        .O(__45_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__1_i_2__2
       (.I0(I_out0[10]),
        .I1(__45_carry__2_0[10]),
        .O(__45_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__1_i_3__2
       (.I0(I_out0[9]),
        .I1(__45_carry__2_0[9]),
        .O(__45_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__1_i_4__2
       (.I0(I_out0[8]),
        .I1(__45_carry__2_0[8]),
        .O(__45_carry__1_i_4__2_n_0));
  CARRY4 __45_carry__2
       (.CI(__45_carry__1_n_0),
        .CO({NLW___45_carry__2_CO_UNCONNECTED[3],__45_carry__2_n_1,__45_carry__2_n_2,__45_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O({__45_carry__2_n_4,__45_carry__2_n_5,__45_carry__2_n_6,__45_carry__2_n_7}),
        .S({__45_carry__2_i_1__1_n_0,__45_carry__2_i_2__2_n_0,__45_carry__2_i_3__2_n_0,__45_carry__2_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__2_i_1__1
       (.I0(I_out0[15]),
        .I1(__45_carry__2_0[15]),
        .O(__45_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__2_i_2__2
       (.I0(I_out0[14]),
        .I1(__45_carry__2_0[14]),
        .O(__45_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__2_i_3__2
       (.I0(I_out0[13]),
        .I1(__45_carry__2_0[13]),
        .O(__45_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__2_i_4__2
       (.I0(I_out0[12]),
        .I1(__45_carry__2_0[12]),
        .O(__45_carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry_i_1__2
       (.I0(I_out0[3]),
        .I1(__45_carry__2_0[3]),
        .O(__45_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry_i_2__2
       (.I0(I_out0[2]),
        .I1(__45_carry__2_0[2]),
        .O(__45_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry_i_3__2
       (.I0(I_out0[1]),
        .I1(__45_carry__2_0[1]),
        .O(__45_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry_i_4__2
       (.I0(I_out0[0]),
        .I1(__45_carry__2_0[0]),
        .O(__45_carry_i_4__2_n_0));
  CARRY4 __91_carry
       (.CI(1'b0),
        .CO({__91_carry_n_0,__91_carry_n_1,__91_carry_n_2,__91_carry_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[3:0]),
        .O(B[3:0]),
        .S(yr1__0));
  CARRY4 __91_carry__0
       (.CI(__91_carry_n_0),
        .CO({__91_carry__0_n_0,__91_carry__0_n_1,__91_carry__0_n_2,__91_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O(B[7:4]),
        .S(yr1__0_0));
  CARRY4 __91_carry__1
       (.CI(__91_carry__0_n_0),
        .CO({__91_carry__1_n_0,__91_carry__1_n_1,__91_carry__1_n_2,__91_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O(B[11:8]),
        .S(yr1__0_1));
  CARRY4 __91_carry__2
       (.CI(__91_carry__1_n_0),
        .CO({NLW___91_carry__2_CO_UNCONNECTED[3],__91_carry__2_n_1,__91_carry__2_n_2,__91_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O(B[15:12]),
        .S(yr1__0_2));
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(1'b1),
        .DI(I_out0[3:0]),
        .O({_carry_n_4,_carry_n_5,_carry_n_6,_carry_n_7}),
        .S({_carry_i_1__1_n_0,_carry_i_2__1_n_0,_carry_i_3__1_n_0,_carry_i_4__1_n_0}));
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({_carry__0_n_0,_carry__0_n_1,_carry__0_n_2,_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O({_carry__0_n_4,_carry__0_n_5,_carry__0_n_6,_carry__0_n_7}),
        .S({_carry__0_i_1__1_n_0,_carry__0_i_2__1_n_0,_carry__0_i_3__1_n_0,_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_1__1
       (.I0(I_out0[7]),
        .I1(Q[7]),
        .O(_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_2__1
       (.I0(I_out0[6]),
        .I1(Q[6]),
        .O(_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_3__1
       (.I0(I_out0[5]),
        .I1(Q[5]),
        .O(_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_4__1
       (.I0(I_out0[4]),
        .I1(Q[4]),
        .O(_carry__0_i_4__1_n_0));
  CARRY4 _carry__1
       (.CI(_carry__0_n_0),
        .CO({_carry__1_n_0,_carry__1_n_1,_carry__1_n_2,_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O({_carry__1_n_4,_carry__1_n_5,_carry__1_n_6,_carry__1_n_7}),
        .S({_carry__1_i_1__1_n_0,_carry__1_i_2__1_n_0,_carry__1_i_3__1_n_0,_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_1__1
       (.I0(I_out0[11]),
        .I1(Q[11]),
        .O(_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_2__1
       (.I0(I_out0[10]),
        .I1(Q[10]),
        .O(_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_3__1
       (.I0(I_out0[9]),
        .I1(Q[9]),
        .O(_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_4__1
       (.I0(I_out0[8]),
        .I1(Q[8]),
        .O(_carry__1_i_4__1_n_0));
  CARRY4 _carry__2
       (.CI(_carry__1_n_0),
        .CO({NLW__carry__2_CO_UNCONNECTED[3],_carry__2_n_1,_carry__2_n_2,_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O({_carry__2_n_4,_carry__2_n_5,_carry__2_n_6,_carry__2_n_7}),
        .S({r_sdf_ram_I_reg_0_3_12_12_i_1_0,_carry__2_i_2__1_n_0,_carry__2_i_3__1_n_0,_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_2__1
       (.I0(I_out0[14]),
        .I1(Q[14]),
        .O(_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_3__1
       (.I0(I_out0[13]),
        .I1(Q[13]),
        .O(_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_4__1
       (.I0(I_out0[12]),
        .I1(Q[12]),
        .O(_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_1__1
       (.I0(I_out0[3]),
        .I1(Q[3]),
        .O(_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_2__1
       (.I0(I_out0[2]),
        .I1(Q[2]),
        .O(_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_3__1
       (.I0(I_out0[1]),
        .I1(Q[1]),
        .O(_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_4__1
       (.I0(I_out0[0]),
        .I1(Q[0]),
        .O(_carry_i_4__1_n_0));
  CARRY4 p_3_out_carry
       (.CI(1'b0),
        .CO({p_3_out_carry_n_0,p_3_out_carry_n_1,p_3_out_carry_n_2,p_3_out_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[3:0]),
        .O(p_3_out[3:0]),
        .S(r_sdf_ram_Q_reg_0_3_0_0_i_1_0));
  CARRY4 p_3_out_carry__0
       (.CI(p_3_out_carry_n_0),
        .CO({p_3_out_carry__0_n_0,p_3_out_carry__0_n_1,p_3_out_carry__0_n_2,p_3_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O(p_3_out[7:4]),
        .S(r_sdf_ram_Q_reg_0_3_4_4_i_1_0));
  CARRY4 p_3_out_carry__1
       (.CI(p_3_out_carry__0_n_0),
        .CO({p_3_out_carry__1_n_0,p_3_out_carry__1_n_1,p_3_out_carry__1_n_2,p_3_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O(p_3_out[11:8]),
        .S(r_sdf_ram_Q_reg_0_3_8_8_i_1_0));
  CARRY4 p_3_out_carry__2
       (.CI(p_3_out_carry__1_n_0),
        .CO({NLW_p_3_out_carry__2_CO_UNCONNECTED[3],p_3_out_carry__2_n_1,p_3_out_carry__2_n_2,p_3_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O(p_3_out[15:12]),
        .S({p_3_out_carry__2_i_1_n_0,r_sdf_ram_Q_reg_0_3_12_12_i_1_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_3_out_carry__2_i_1
       (.I0(Q_out0[15]),
        .I1(__45_carry__2_0[15]),
        .O(p_3_out_carry__2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD32 r_sdf_ram_I_reg_0_3_0_0
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_0_0_i_1_n_0),
        .O(I_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_0_0_i_1
       (.I0(__45_carry_n_7),
        .I1(__45_carry__2_0[0]),
        .I2(yr1_4[1]),
        .I3(_carry_n_7),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_0_0_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD33 r_sdf_ram_I_reg_0_3_10_10
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_10_10_i_1_n_0),
        .O(I_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_10_10_i_1
       (.I0(__45_carry__1_n_5),
        .I1(__45_carry__2_0[10]),
        .I2(yr1_4[1]),
        .I3(_carry__1_n_5),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD34 r_sdf_ram_I_reg_0_3_11_11
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_11_11_i_1_n_0),
        .O(I_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_11_11_i_1
       (.I0(__45_carry__1_n_4),
        .I1(__45_carry__2_0[11]),
        .I2(yr1_4[1]),
        .I3(_carry__1_n_4),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD35 r_sdf_ram_I_reg_0_3_12_12
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_12_12_i_1_n_0),
        .O(I_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_12_12_i_1
       (.I0(__45_carry__2_n_7),
        .I1(__45_carry__2_0[12]),
        .I2(yr1_4[1]),
        .I3(_carry__2_n_7),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_12_12_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD36 r_sdf_ram_I_reg_0_3_13_13
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_13_13_i_1_n_0),
        .O(I_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_13_13_i_1
       (.I0(__45_carry__2_n_6),
        .I1(__45_carry__2_0[13]),
        .I2(yr1_4[1]),
        .I3(_carry__2_n_6),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD37 r_sdf_ram_I_reg_0_3_14_14
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_14_14_i_1_n_0),
        .O(I_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_14_14_i_1
       (.I0(__45_carry__2_n_5),
        .I1(__45_carry__2_0[14]),
        .I2(yr1_4[1]),
        .I3(_carry__2_n_5),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD38 r_sdf_ram_I_reg_0_3_15_15
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_15_15_i_1_n_0),
        .O(I_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_15_15_i_1
       (.I0(__45_carry__2_n_4),
        .I1(__45_carry__2_0[15]),
        .I2(yr1_4[1]),
        .I3(_carry__2_n_4),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD39 r_sdf_ram_I_reg_0_3_1_1
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_1_1_i_1_n_0),
        .O(I_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_1_1_i_1
       (.I0(__45_carry_n_6),
        .I1(__45_carry__2_0[1]),
        .I2(yr1_4[1]),
        .I3(_carry_n_6),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD40 r_sdf_ram_I_reg_0_3_2_2
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_2_2_i_1_n_0),
        .O(I_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_2_2_i_1
       (.I0(__45_carry_n_5),
        .I1(__45_carry__2_0[2]),
        .I2(yr1_4[1]),
        .I3(_carry_n_5),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD41 r_sdf_ram_I_reg_0_3_3_3
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_3_3_i_1_n_0),
        .O(I_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_3_3_i_1
       (.I0(__45_carry_n_4),
        .I1(__45_carry__2_0[3]),
        .I2(yr1_4[1]),
        .I3(_carry_n_4),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD42 r_sdf_ram_I_reg_0_3_4_4
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_4_4_i_1_n_0),
        .O(I_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_4_4_i_1
       (.I0(__45_carry__0_n_7),
        .I1(__45_carry__2_0[4]),
        .I2(yr1_4[1]),
        .I3(_carry__0_n_7),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_4_4_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD43 r_sdf_ram_I_reg_0_3_5_5
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_5_5_i_1_n_0),
        .O(I_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_5_5_i_1
       (.I0(__45_carry__0_n_6),
        .I1(__45_carry__2_0[5]),
        .I2(yr1_4[1]),
        .I3(_carry__0_n_6),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD44 r_sdf_ram_I_reg_0_3_6_6
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_6_6_i_1_n_0),
        .O(I_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_6_6_i_1
       (.I0(__45_carry__0_n_5),
        .I1(__45_carry__2_0[6]),
        .I2(yr1_4[1]),
        .I3(_carry__0_n_5),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD45 r_sdf_ram_I_reg_0_3_7_7
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_7_7_i_1_n_0),
        .O(I_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_7_7_i_1
       (.I0(__45_carry__0_n_4),
        .I1(__45_carry__2_0[7]),
        .I2(yr1_4[1]),
        .I3(_carry__0_n_4),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD46 r_sdf_ram_I_reg_0_3_8_8
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_8_8_i_1_n_0),
        .O(I_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_8_8_i_1
       (.I0(__45_carry__1_n_7),
        .I1(__45_carry__2_0[8]),
        .I2(yr1_4[1]),
        .I3(_carry__1_n_7),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_8_8_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD47 r_sdf_ram_I_reg_0_3_9_9
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_3_9_9_i_1_n_0),
        .O(I_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_I_reg_0_3_9_9_i_1
       (.I0(__45_carry__1_n_6),
        .I1(__45_carry__2_0[9]),
        .I2(yr1_4[1]),
        .I3(_carry__1_n_6),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_I_reg_0_3_9_9_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD48 r_sdf_ram_Q_reg_0_3_0_0
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_0_0_i_1_n_0),
        .O(Q_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_0_0_i_1
       (.I0(__137_carry_n_7),
        .I1(Q[0]),
        .I2(yr1_4[1]),
        .I3(p_3_out[0]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_0_0_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD49 r_sdf_ram_Q_reg_0_3_10_10
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_10_10_i_1_n_0),
        .O(Q_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_10_10_i_1
       (.I0(__137_carry__1_n_5),
        .I1(Q[10]),
        .I2(yr1_4[1]),
        .I3(p_3_out[10]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD50 r_sdf_ram_Q_reg_0_3_11_11
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_11_11_i_1_n_0),
        .O(Q_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_11_11_i_1
       (.I0(__137_carry__1_n_4),
        .I1(Q[11]),
        .I2(yr1_4[1]),
        .I3(p_3_out[11]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD51 r_sdf_ram_Q_reg_0_3_12_12
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_12_12_i_1_n_0),
        .O(Q_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_12_12_i_1
       (.I0(__137_carry__2_n_7),
        .I1(Q[12]),
        .I2(yr1_4[1]),
        .I3(p_3_out[12]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_12_12_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD52 r_sdf_ram_Q_reg_0_3_13_13
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_13_13_i_1_n_0),
        .O(Q_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_13_13_i_1
       (.I0(__137_carry__2_n_6),
        .I1(Q[13]),
        .I2(yr1_4[1]),
        .I3(p_3_out[13]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD53 r_sdf_ram_Q_reg_0_3_14_14
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_14_14_i_1_n_0),
        .O(Q_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_14_14_i_1
       (.I0(__137_carry__2_n_5),
        .I1(Q[14]),
        .I2(yr1_4[1]),
        .I3(p_3_out[14]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD54 r_sdf_ram_Q_reg_0_3_15_15
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_15_15_i_1_n_0),
        .O(Q_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_15_15_i_1
       (.I0(__137_carry__2_n_4),
        .I1(Q[15]),
        .I2(yr1_4[1]),
        .I3(p_3_out[15]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD55 r_sdf_ram_Q_reg_0_3_1_1
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_1_1_i_1_n_0),
        .O(Q_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_1_1_i_1
       (.I0(__137_carry_n_6),
        .I1(Q[1]),
        .I2(yr1_4[1]),
        .I3(p_3_out[1]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD56 r_sdf_ram_Q_reg_0_3_2_2
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_2_2_i_1_n_0),
        .O(Q_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_2_2_i_1
       (.I0(__137_carry_n_5),
        .I1(Q[2]),
        .I2(yr1_4[1]),
        .I3(p_3_out[2]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD57 r_sdf_ram_Q_reg_0_3_3_3
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_3_3_i_1_n_0),
        .O(Q_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_3_3_i_1
       (.I0(__137_carry_n_4),
        .I1(Q[3]),
        .I2(yr1_4[1]),
        .I3(p_3_out[3]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD58 r_sdf_ram_Q_reg_0_3_4_4
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_4_4_i_1_n_0),
        .O(Q_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_4_4_i_1
       (.I0(__137_carry__0_n_7),
        .I1(Q[4]),
        .I2(yr1_4[1]),
        .I3(p_3_out[4]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_4_4_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD59 r_sdf_ram_Q_reg_0_3_5_5
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_5_5_i_1_n_0),
        .O(Q_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_5_5_i_1
       (.I0(__137_carry__0_n_6),
        .I1(Q[5]),
        .I2(yr1_4[1]),
        .I3(p_3_out[5]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD60 r_sdf_ram_Q_reg_0_3_6_6
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_6_6_i_1_n_0),
        .O(Q_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_6_6_i_1
       (.I0(__137_carry__0_n_5),
        .I1(Q[6]),
        .I2(yr1_4[1]),
        .I3(p_3_out[6]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD61 r_sdf_ram_Q_reg_0_3_7_7
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_7_7_i_1_n_0),
        .O(Q_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_7_7_i_1
       (.I0(__137_carry__0_n_4),
        .I1(Q[7]),
        .I2(yr1_4[1]),
        .I3(p_3_out[7]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD62 r_sdf_ram_Q_reg_0_3_8_8
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_8_8_i_1_n_0),
        .O(Q_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_8_8_i_1
       (.I0(__137_carry__1_n_7),
        .I1(Q[8]),
        .I2(yr1_4[1]),
        .I3(p_3_out[8]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_8_8_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD63 r_sdf_ram_Q_reg_0_3_9_9
       (.A0(sdf_2_addr[0]),
        .A1(sdf_2_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_3_9_9_i_1_n_0),
        .O(Q_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    r_sdf_ram_Q_reg_0_3_9_9_i_1
       (.I0(__137_carry__1_n_6),
        .I1(Q[9]),
        .I2(yr1_4[1]),
        .I3(p_3_out[9]),
        .I4(yr1_4[0]),
        .O(r_sdf_ram_Q_reg_0_3_9_9_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_1
       (.I0(Q_out00_in[15]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[15]),
        .I3(yr1_4[1]),
        .I4(Q_out0[15]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_10
       (.I0(Q_out00_in[6]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[6]),
        .I3(yr1_4[1]),
        .I4(Q_out0[6]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_11
       (.I0(Q_out00_in[5]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[5]),
        .I3(yr1_4[1]),
        .I4(Q_out0[5]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_12
       (.I0(Q_out00_in[4]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[4]),
        .I3(yr1_4[1]),
        .I4(Q_out0[4]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_13
       (.I0(Q_out00_in[3]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[3]),
        .I3(yr1_4[1]),
        .I4(Q_out0[3]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_14
       (.I0(Q_out00_in[2]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[2]),
        .I3(yr1_4[1]),
        .I4(Q_out0[2]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_15
       (.I0(Q_out00_in[1]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[1]),
        .I3(yr1_4[1]),
        .I4(Q_out0[1]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_16
       (.I0(Q_out00_in[0]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[0]),
        .I3(yr1_4[1]),
        .I4(Q_out0[0]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_2
       (.I0(Q_out00_in[14]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[14]),
        .I3(yr1_4[1]),
        .I4(Q_out0[14]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_3
       (.I0(Q_out00_in[13]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[13]),
        .I3(yr1_4[1]),
        .I4(Q_out0[13]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_4
       (.I0(Q_out00_in[12]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[12]),
        .I3(yr1_4[1]),
        .I4(Q_out0[12]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_5
       (.I0(Q_out00_in[11]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[11]),
        .I3(yr1_4[1]),
        .I4(Q_out0[11]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_6
       (.I0(Q_out00_in[10]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[10]),
        .I3(yr1_4[1]),
        .I4(Q_out0[10]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_7
       (.I0(Q_out00_in[9]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[9]),
        .I3(yr1_4[1]),
        .I4(Q_out0[9]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_8
       (.I0(Q_out00_in[8]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[8]),
        .I3(yr1_4[1]),
        .I4(Q_out0[8]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    yr1_i_9
       (.I0(Q_out00_in[7]),
        .I1(yr1_4[0]),
        .I2(Q_out00_out[7]),
        .I3(yr1_4[1]),
        .I4(Q_out0[7]),
        .O(\FSM_sequential_r_currentState_BF2_reg[0] [7]));
endmodule

(* ORIG_REF_NAME = "butterfly_2" *) 
module butterfly_2__parameterized0
   (r_sdf_ram_Q,
    r_sdf_ram_I,
    \Q_out_reg[15]_0 ,
    \I_out_reg[15]_0 ,
    \r_sdf_ram_Q_reg[3]_0 ,
    \r_sdf_ram_Q_reg[7]_0 ,
    \r_sdf_ram_Q_reg[11]_0 ,
    \r_sdf_ram_Q_reg[15]_0 ,
    \r_sdf_ram_Q_reg[15]_1 ,
    \Q_out_reg[15]_1 ,
    Q,
    \Q_out_reg[3]_0 ,
    \Q_out_reg[7]_0 ,
    \Q_out_reg[11]_0 ,
    \Q_out_reg[15]_2 ,
    \r_sdf_ram_I_reg[15]_0 ,
    \r_sdf_ram_I_reg[15]_1 ,
    \I_out_reg[3]_0 ,
    \I_out_reg[7]_0 ,
    \I_out_reg[11]_0 ,
    \I_out_reg[15]_1 ,
    \r_sdf_ram_I_reg[15]_2 ,
    \r_sdf_ram_I_reg[0]_0 ,
    clk_IBUF_BUFG);
  output [15:0]r_sdf_ram_Q;
  output [15:0]r_sdf_ram_I;
  output [15:0]\Q_out_reg[15]_0 ;
  output [15:0]\I_out_reg[15]_0 ;
  input [3:0]\r_sdf_ram_Q_reg[3]_0 ;
  input [3:0]\r_sdf_ram_Q_reg[7]_0 ;
  input [3:0]\r_sdf_ram_Q_reg[11]_0 ;
  input [2:0]\r_sdf_ram_Q_reg[15]_0 ;
  input [0:0]\r_sdf_ram_Q_reg[15]_1 ;
  input [0:0]\Q_out_reg[15]_1 ;
  input [15:0]Q;
  input [3:0]\Q_out_reg[3]_0 ;
  input [3:0]\Q_out_reg[7]_0 ;
  input [3:0]\Q_out_reg[11]_0 ;
  input [2:0]\Q_out_reg[15]_2 ;
  input [0:0]\r_sdf_ram_I_reg[15]_0 ;
  input [0:0]\r_sdf_ram_I_reg[15]_1 ;
  input [3:0]\I_out_reg[3]_0 ;
  input [3:0]\I_out_reg[7]_0 ;
  input [3:0]\I_out_reg[11]_0 ;
  input [3:0]\I_out_reg[15]_1 ;
  input [15:0]\r_sdf_ram_I_reg[15]_2 ;
  input [1:0]\r_sdf_ram_I_reg[0]_0 ;
  input clk_IBUF_BUFG;

  wire [3:0]\I_out_reg[11]_0 ;
  wire [15:0]\I_out_reg[15]_0 ;
  wire [3:0]\I_out_reg[15]_1 ;
  wire [3:0]\I_out_reg[3]_0 ;
  wire [3:0]\I_out_reg[7]_0 ;
  wire [15:0]Q;
  wire [15:0]Q_out0;
  wire Q_out0__45_carry__0_n_0;
  wire Q_out0__45_carry__0_n_1;
  wire Q_out0__45_carry__0_n_2;
  wire Q_out0__45_carry__0_n_3;
  wire Q_out0__45_carry__0_n_4;
  wire Q_out0__45_carry__0_n_5;
  wire Q_out0__45_carry__0_n_6;
  wire Q_out0__45_carry__0_n_7;
  wire Q_out0__45_carry__1_n_0;
  wire Q_out0__45_carry__1_n_1;
  wire Q_out0__45_carry__1_n_2;
  wire Q_out0__45_carry__1_n_3;
  wire Q_out0__45_carry__1_n_4;
  wire Q_out0__45_carry__1_n_5;
  wire Q_out0__45_carry__1_n_6;
  wire Q_out0__45_carry__1_n_7;
  wire Q_out0__45_carry__2_i_1__0_n_0;
  wire Q_out0__45_carry__2_n_1;
  wire Q_out0__45_carry__2_n_2;
  wire Q_out0__45_carry__2_n_3;
  wire Q_out0__45_carry__2_n_4;
  wire Q_out0__45_carry__2_n_5;
  wire Q_out0__45_carry__2_n_6;
  wire Q_out0__45_carry__2_n_7;
  wire Q_out0__45_carry_n_0;
  wire Q_out0__45_carry_n_1;
  wire Q_out0__45_carry_n_2;
  wire Q_out0__45_carry_n_3;
  wire Q_out0__45_carry_n_4;
  wire Q_out0__45_carry_n_5;
  wire Q_out0__45_carry_n_6;
  wire Q_out0__45_carry_n_7;
  wire Q_out0_carry__0_i_1__0_n_0;
  wire Q_out0_carry__0_i_2__0_n_0;
  wire Q_out0_carry__0_i_3__0_n_0;
  wire Q_out0_carry__0_i_4__0_n_0;
  wire Q_out0_carry__0_n_0;
  wire Q_out0_carry__0_n_1;
  wire Q_out0_carry__0_n_2;
  wire Q_out0_carry__0_n_3;
  wire Q_out0_carry__1_i_1__0_n_0;
  wire Q_out0_carry__1_i_2__0_n_0;
  wire Q_out0_carry__1_i_3__0_n_0;
  wire Q_out0_carry__1_i_4__0_n_0;
  wire Q_out0_carry__1_n_0;
  wire Q_out0_carry__1_n_1;
  wire Q_out0_carry__1_n_2;
  wire Q_out0_carry__1_n_3;
  wire Q_out0_carry__2_i_2__0_n_0;
  wire Q_out0_carry__2_i_3__0_n_0;
  wire Q_out0_carry__2_i_4__0_n_0;
  wire Q_out0_carry__2_n_1;
  wire Q_out0_carry__2_n_2;
  wire Q_out0_carry__2_n_3;
  wire Q_out0_carry_i_1__0_n_0;
  wire Q_out0_carry_i_2__0_n_0;
  wire Q_out0_carry_i_3__0_n_0;
  wire Q_out0_carry_i_4__0_n_0;
  wire Q_out0_carry_n_0;
  wire Q_out0_carry_n_1;
  wire Q_out0_carry_n_2;
  wire Q_out0_carry_n_3;
  wire \Q_out[0]_i_1_n_0 ;
  wire \Q_out[10]_i_1_n_0 ;
  wire \Q_out[11]_i_1_n_0 ;
  wire \Q_out[12]_i_1_n_0 ;
  wire \Q_out[13]_i_1_n_0 ;
  wire \Q_out[14]_i_1_n_0 ;
  wire \Q_out[15]_i_1_n_0 ;
  wire \Q_out[1]_i_1_n_0 ;
  wire \Q_out[2]_i_1_n_0 ;
  wire \Q_out[3]_i_1_n_0 ;
  wire \Q_out[4]_i_1_n_0 ;
  wire \Q_out[5]_i_1_n_0 ;
  wire \Q_out[6]_i_1_n_0 ;
  wire \Q_out[7]_i_1_n_0 ;
  wire \Q_out[8]_i_1_n_0 ;
  wire \Q_out[9]_i_1_n_0 ;
  wire [3:0]\Q_out_reg[11]_0 ;
  wire [15:0]\Q_out_reg[15]_0 ;
  wire [0:0]\Q_out_reg[15]_1 ;
  wire [2:0]\Q_out_reg[15]_2 ;
  wire [3:0]\Q_out_reg[3]_0 ;
  wire [3:0]\Q_out_reg[7]_0 ;
  wire __137_carry__0_n_0;
  wire __137_carry__0_n_1;
  wire __137_carry__0_n_2;
  wire __137_carry__0_n_3;
  wire __137_carry__0_n_4;
  wire __137_carry__0_n_5;
  wire __137_carry__0_n_6;
  wire __137_carry__0_n_7;
  wire __137_carry__1_n_0;
  wire __137_carry__1_n_1;
  wire __137_carry__1_n_2;
  wire __137_carry__1_n_3;
  wire __137_carry__1_n_4;
  wire __137_carry__1_n_5;
  wire __137_carry__1_n_6;
  wire __137_carry__1_n_7;
  wire __137_carry__2_n_1;
  wire __137_carry__2_n_2;
  wire __137_carry__2_n_3;
  wire __137_carry__2_n_4;
  wire __137_carry__2_n_5;
  wire __137_carry__2_n_6;
  wire __137_carry__2_n_7;
  wire __137_carry_n_0;
  wire __137_carry_n_1;
  wire __137_carry_n_2;
  wire __137_carry_n_3;
  wire __137_carry_n_4;
  wire __137_carry_n_5;
  wire __137_carry_n_6;
  wire __137_carry_n_7;
  wire __45_carry__0_i_1__1_n_0;
  wire __45_carry__0_i_2__1_n_0;
  wire __45_carry__0_i_3__1_n_0;
  wire __45_carry__0_i_4__1_n_0;
  wire __45_carry__0_n_0;
  wire __45_carry__0_n_1;
  wire __45_carry__0_n_2;
  wire __45_carry__0_n_3;
  wire __45_carry__0_n_4;
  wire __45_carry__0_n_5;
  wire __45_carry__0_n_6;
  wire __45_carry__0_n_7;
  wire __45_carry__1_i_1__1_n_0;
  wire __45_carry__1_i_2__1_n_0;
  wire __45_carry__1_i_3__1_n_0;
  wire __45_carry__1_i_4__1_n_0;
  wire __45_carry__1_n_0;
  wire __45_carry__1_n_1;
  wire __45_carry__1_n_2;
  wire __45_carry__1_n_3;
  wire __45_carry__1_n_4;
  wire __45_carry__1_n_5;
  wire __45_carry__1_n_6;
  wire __45_carry__1_n_7;
  wire __45_carry__2_i_2__1_n_0;
  wire __45_carry__2_i_3__1_n_0;
  wire __45_carry__2_i_4__1_n_0;
  wire __45_carry__2_n_1;
  wire __45_carry__2_n_2;
  wire __45_carry__2_n_3;
  wire __45_carry__2_n_4;
  wire __45_carry__2_n_5;
  wire __45_carry__2_n_6;
  wire __45_carry__2_n_7;
  wire __45_carry_i_1__1_n_0;
  wire __45_carry_i_2__1_n_0;
  wire __45_carry_i_3__1_n_0;
  wire __45_carry_i_4__1_n_0;
  wire __45_carry_n_0;
  wire __45_carry_n_1;
  wire __45_carry_n_2;
  wire __45_carry_n_3;
  wire __45_carry_n_4;
  wire __45_carry_n_5;
  wire __45_carry_n_6;
  wire __45_carry_n_7;
  wire __91_carry__0_i_1__2_n_0;
  wire __91_carry__0_i_2__2_n_0;
  wire __91_carry__0_i_3__2_n_0;
  wire __91_carry__0_i_4__2_n_0;
  wire __91_carry__0_n_0;
  wire __91_carry__0_n_1;
  wire __91_carry__0_n_2;
  wire __91_carry__0_n_3;
  wire __91_carry__0_n_4;
  wire __91_carry__0_n_5;
  wire __91_carry__0_n_6;
  wire __91_carry__0_n_7;
  wire __91_carry__1_i_1__2_n_0;
  wire __91_carry__1_i_2__2_n_0;
  wire __91_carry__1_i_3__2_n_0;
  wire __91_carry__1_i_4__2_n_0;
  wire __91_carry__1_n_0;
  wire __91_carry__1_n_1;
  wire __91_carry__1_n_2;
  wire __91_carry__1_n_3;
  wire __91_carry__1_n_4;
  wire __91_carry__1_n_5;
  wire __91_carry__1_n_6;
  wire __91_carry__1_n_7;
  wire __91_carry__2_i_2__2_n_0;
  wire __91_carry__2_i_3__2_n_0;
  wire __91_carry__2_i_4__2_n_0;
  wire __91_carry__2_n_1;
  wire __91_carry__2_n_2;
  wire __91_carry__2_n_3;
  wire __91_carry__2_n_4;
  wire __91_carry__2_n_5;
  wire __91_carry__2_n_6;
  wire __91_carry__2_n_7;
  wire __91_carry_i_1__2_n_0;
  wire __91_carry_i_2__2_n_0;
  wire __91_carry_i_3__2_n_0;
  wire __91_carry_i_4__2_n_0;
  wire __91_carry_n_0;
  wire __91_carry_n_1;
  wire __91_carry_n_2;
  wire __91_carry_n_3;
  wire __91_carry_n_4;
  wire __91_carry_n_5;
  wire __91_carry_n_6;
  wire __91_carry_n_7;
  wire _carry__0_i_1_n_0;
  wire _carry__0_i_2_n_0;
  wire _carry__0_i_3_n_0;
  wire _carry__0_i_4_n_0;
  wire _carry__0_n_0;
  wire _carry__0_n_1;
  wire _carry__0_n_2;
  wire _carry__0_n_3;
  wire _carry__0_n_4;
  wire _carry__0_n_5;
  wire _carry__0_n_6;
  wire _carry__0_n_7;
  wire _carry__1_i_1_n_0;
  wire _carry__1_i_2_n_0;
  wire _carry__1_i_3_n_0;
  wire _carry__1_i_4_n_0;
  wire _carry__1_n_0;
  wire _carry__1_n_1;
  wire _carry__1_n_2;
  wire _carry__1_n_3;
  wire _carry__1_n_4;
  wire _carry__1_n_5;
  wire _carry__1_n_6;
  wire _carry__1_n_7;
  wire _carry__2_i_2_n_0;
  wire _carry__2_i_3_n_0;
  wire _carry__2_i_4_n_0;
  wire _carry__2_n_1;
  wire _carry__2_n_2;
  wire _carry__2_n_3;
  wire _carry__2_n_4;
  wire _carry__2_n_5;
  wire _carry__2_n_6;
  wire _carry__2_n_7;
  wire _carry_i_1_n_0;
  wire _carry_i_2_n_0;
  wire _carry_i_3_n_0;
  wire _carry_i_4_n_0;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire _carry_n_4;
  wire _carry_n_5;
  wire _carry_n_6;
  wire _carry_n_7;
  wire clk_IBUF_BUFG;
  wire [15:0]p_1_out;
  wire p_1_out_carry__0_n_0;
  wire p_1_out_carry__0_n_1;
  wire p_1_out_carry__0_n_2;
  wire p_1_out_carry__0_n_3;
  wire p_1_out_carry__1_n_0;
  wire p_1_out_carry__1_n_1;
  wire p_1_out_carry__1_n_2;
  wire p_1_out_carry__1_n_3;
  wire p_1_out_carry__2_i_1_n_0;
  wire p_1_out_carry__2_n_1;
  wire p_1_out_carry__2_n_2;
  wire p_1_out_carry__2_n_3;
  wire p_1_out_carry_n_0;
  wire p_1_out_carry_n_1;
  wire p_1_out_carry_n_2;
  wire p_1_out_carry_n_3;
  wire [15:0]r_sdf_ram_I;
  wire \r_sdf_ram_I[0]_i_1_n_0 ;
  wire \r_sdf_ram_I[10]_i_1_n_0 ;
  wire \r_sdf_ram_I[11]_i_1_n_0 ;
  wire \r_sdf_ram_I[12]_i_1_n_0 ;
  wire \r_sdf_ram_I[13]_i_1_n_0 ;
  wire \r_sdf_ram_I[14]_i_1_n_0 ;
  wire \r_sdf_ram_I[15]_i_1_n_0 ;
  wire \r_sdf_ram_I[1]_i_1_n_0 ;
  wire \r_sdf_ram_I[2]_i_1_n_0 ;
  wire \r_sdf_ram_I[3]_i_1_n_0 ;
  wire \r_sdf_ram_I[4]_i_1_n_0 ;
  wire \r_sdf_ram_I[5]_i_1_n_0 ;
  wire \r_sdf_ram_I[6]_i_1_n_0 ;
  wire \r_sdf_ram_I[7]_i_1_n_0 ;
  wire \r_sdf_ram_I[8]_i_1_n_0 ;
  wire \r_sdf_ram_I[9]_i_1_n_0 ;
  wire [1:0]\r_sdf_ram_I_reg[0]_0 ;
  wire [0:0]\r_sdf_ram_I_reg[15]_0 ;
  wire [0:0]\r_sdf_ram_I_reg[15]_1 ;
  wire [15:0]\r_sdf_ram_I_reg[15]_2 ;
  wire [15:0]r_sdf_ram_Q;
  wire \r_sdf_ram_Q[0]_i_1_n_0 ;
  wire \r_sdf_ram_Q[10]_i_1_n_0 ;
  wire \r_sdf_ram_Q[11]_i_1_n_0 ;
  wire \r_sdf_ram_Q[12]_i_1_n_0 ;
  wire \r_sdf_ram_Q[13]_i_1_n_0 ;
  wire \r_sdf_ram_Q[14]_i_1_n_0 ;
  wire \r_sdf_ram_Q[15]_i_1_n_0 ;
  wire \r_sdf_ram_Q[1]_i_1_n_0 ;
  wire \r_sdf_ram_Q[2]_i_1_n_0 ;
  wire \r_sdf_ram_Q[3]_i_1_n_0 ;
  wire \r_sdf_ram_Q[4]_i_1_n_0 ;
  wire \r_sdf_ram_Q[5]_i_1_n_0 ;
  wire \r_sdf_ram_Q[6]_i_1_n_0 ;
  wire \r_sdf_ram_Q[7]_i_1_n_0 ;
  wire \r_sdf_ram_Q[8]_i_1_n_0 ;
  wire \r_sdf_ram_Q[9]_i_1_n_0 ;
  wire [3:0]\r_sdf_ram_Q_reg[11]_0 ;
  wire [2:0]\r_sdf_ram_Q_reg[15]_0 ;
  wire [0:0]\r_sdf_ram_Q_reg[15]_1 ;
  wire [3:0]\r_sdf_ram_Q_reg[3]_0 ;
  wire [3:0]\r_sdf_ram_Q_reg[7]_0 ;
  wire [3:3]NLW_Q_out0__45_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_Q_out0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___137_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___45_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW___91_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW__carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_1_out_carry__2_CO_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_7),
        .Q(\I_out_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_5),
        .Q(\I_out_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_4),
        .Q(\I_out_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_7),
        .Q(\I_out_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_6),
        .Q(\I_out_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_5),
        .Q(\I_out_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__2_n_4),
        .Q(\I_out_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_6),
        .Q(\I_out_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_5),
        .Q(\I_out_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry_n_4),
        .Q(\I_out_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_7),
        .Q(\I_out_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_6),
        .Q(\I_out_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_5),
        .Q(\I_out_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__0_n_4),
        .Q(\I_out_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_7),
        .Q(\I_out_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(__137_carry__1_n_6),
        .Q(\I_out_reg[15]_0 [9]),
        .R(1'b0));
  CARRY4 Q_out0__45_carry
       (.CI(1'b0),
        .CO({Q_out0__45_carry_n_0,Q_out0__45_carry_n_1,Q_out0__45_carry_n_2,Q_out0__45_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({Q_out0__45_carry_n_4,Q_out0__45_carry_n_5,Q_out0__45_carry_n_6,Q_out0__45_carry_n_7}),
        .S(\Q_out_reg[3]_0 ));
  CARRY4 Q_out0__45_carry__0
       (.CI(Q_out0__45_carry_n_0),
        .CO({Q_out0__45_carry__0_n_0,Q_out0__45_carry__0_n_1,Q_out0__45_carry__0_n_2,Q_out0__45_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({Q_out0__45_carry__0_n_4,Q_out0__45_carry__0_n_5,Q_out0__45_carry__0_n_6,Q_out0__45_carry__0_n_7}),
        .S(\Q_out_reg[7]_0 ));
  CARRY4 Q_out0__45_carry__1
       (.CI(Q_out0__45_carry__0_n_0),
        .CO({Q_out0__45_carry__1_n_0,Q_out0__45_carry__1_n_1,Q_out0__45_carry__1_n_2,Q_out0__45_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({Q_out0__45_carry__1_n_4,Q_out0__45_carry__1_n_5,Q_out0__45_carry__1_n_6,Q_out0__45_carry__1_n_7}),
        .S(\Q_out_reg[11]_0 ));
  CARRY4 Q_out0__45_carry__2
       (.CI(Q_out0__45_carry__1_n_0),
        .CO({NLW_Q_out0__45_carry__2_CO_UNCONNECTED[3],Q_out0__45_carry__2_n_1,Q_out0__45_carry__2_n_2,Q_out0__45_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O({Q_out0__45_carry__2_n_4,Q_out0__45_carry__2_n_5,Q_out0__45_carry__2_n_6,Q_out0__45_carry__2_n_7}),
        .S({Q_out0__45_carry__2_i_1__0_n_0,\Q_out_reg[15]_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    Q_out0__45_carry__2_i_1__0
       (.I0(r_sdf_ram_Q[15]),
        .I1(Q[15]),
        .O(Q_out0__45_carry__2_i_1__0_n_0));
  CARRY4 Q_out0_carry
       (.CI(1'b0),
        .CO({Q_out0_carry_n_0,Q_out0_carry_n_1,Q_out0_carry_n_2,Q_out0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(r_sdf_ram_Q[3:0]),
        .O(Q_out0[3:0]),
        .S({Q_out0_carry_i_1__0_n_0,Q_out0_carry_i_2__0_n_0,Q_out0_carry_i_3__0_n_0,Q_out0_carry_i_4__0_n_0}));
  CARRY4 Q_out0_carry__0
       (.CI(Q_out0_carry_n_0),
        .CO({Q_out0_carry__0_n_0,Q_out0_carry__0_n_1,Q_out0_carry__0_n_2,Q_out0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_Q[7:4]),
        .O(Q_out0[7:4]),
        .S({Q_out0_carry__0_i_1__0_n_0,Q_out0_carry__0_i_2__0_n_0,Q_out0_carry__0_i_3__0_n_0,Q_out0_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__0_i_1__0
       (.I0(r_sdf_ram_Q[7]),
        .I1(\r_sdf_ram_I_reg[15]_2 [7]),
        .O(Q_out0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__0_i_2__0
       (.I0(r_sdf_ram_Q[6]),
        .I1(\r_sdf_ram_I_reg[15]_2 [6]),
        .O(Q_out0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__0_i_3__0
       (.I0(r_sdf_ram_Q[5]),
        .I1(\r_sdf_ram_I_reg[15]_2 [5]),
        .O(Q_out0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__0_i_4__0
       (.I0(r_sdf_ram_Q[4]),
        .I1(\r_sdf_ram_I_reg[15]_2 [4]),
        .O(Q_out0_carry__0_i_4__0_n_0));
  CARRY4 Q_out0_carry__1
       (.CI(Q_out0_carry__0_n_0),
        .CO({Q_out0_carry__1_n_0,Q_out0_carry__1_n_1,Q_out0_carry__1_n_2,Q_out0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_Q[11:8]),
        .O(Q_out0[11:8]),
        .S({Q_out0_carry__1_i_1__0_n_0,Q_out0_carry__1_i_2__0_n_0,Q_out0_carry__1_i_3__0_n_0,Q_out0_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__1_i_1__0
       (.I0(r_sdf_ram_Q[11]),
        .I1(\r_sdf_ram_I_reg[15]_2 [11]),
        .O(Q_out0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__1_i_2__0
       (.I0(r_sdf_ram_Q[10]),
        .I1(\r_sdf_ram_I_reg[15]_2 [10]),
        .O(Q_out0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__1_i_3__0
       (.I0(r_sdf_ram_Q[9]),
        .I1(\r_sdf_ram_I_reg[15]_2 [9]),
        .O(Q_out0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__1_i_4__0
       (.I0(r_sdf_ram_Q[8]),
        .I1(\r_sdf_ram_I_reg[15]_2 [8]),
        .O(Q_out0_carry__1_i_4__0_n_0));
  CARRY4 Q_out0_carry__2
       (.CI(Q_out0_carry__1_n_0),
        .CO({NLW_Q_out0_carry__2_CO_UNCONNECTED[3],Q_out0_carry__2_n_1,Q_out0_carry__2_n_2,Q_out0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_sdf_ram_Q[14:12]}),
        .O(Q_out0[15:12]),
        .S({\Q_out_reg[15]_1 ,Q_out0_carry__2_i_2__0_n_0,Q_out0_carry__2_i_3__0_n_0,Q_out0_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__2_i_2__0
       (.I0(r_sdf_ram_Q[14]),
        .I1(\r_sdf_ram_I_reg[15]_2 [14]),
        .O(Q_out0_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__2_i_3__0
       (.I0(r_sdf_ram_Q[13]),
        .I1(\r_sdf_ram_I_reg[15]_2 [13]),
        .O(Q_out0_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry__2_i_4__0
       (.I0(r_sdf_ram_Q[12]),
        .I1(\r_sdf_ram_I_reg[15]_2 [12]),
        .O(Q_out0_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry_i_1__0
       (.I0(r_sdf_ram_Q[3]),
        .I1(\r_sdf_ram_I_reg[15]_2 [3]),
        .O(Q_out0_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry_i_2__0
       (.I0(r_sdf_ram_Q[2]),
        .I1(\r_sdf_ram_I_reg[15]_2 [2]),
        .O(Q_out0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry_i_3__0
       (.I0(r_sdf_ram_Q[1]),
        .I1(\r_sdf_ram_I_reg[15]_2 [1]),
        .O(Q_out0_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    Q_out0_carry_i_4__0
       (.I0(r_sdf_ram_Q[0]),
        .I1(\r_sdf_ram_I_reg[15]_2 [0]),
        .O(Q_out0_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[0]_i_1 
       (.I0(r_sdf_ram_Q[0]),
        .I1(Q_out0[0]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry_n_7),
        .O(\Q_out[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[10]_i_1 
       (.I0(r_sdf_ram_Q[10]),
        .I1(Q_out0[10]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__1_n_5),
        .O(\Q_out[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[11]_i_1 
       (.I0(r_sdf_ram_Q[11]),
        .I1(Q_out0[11]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__1_n_4),
        .O(\Q_out[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[12]_i_1 
       (.I0(r_sdf_ram_Q[12]),
        .I1(Q_out0[12]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__2_n_7),
        .O(\Q_out[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[13]_i_1 
       (.I0(r_sdf_ram_Q[13]),
        .I1(Q_out0[13]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__2_n_6),
        .O(\Q_out[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[14]_i_1 
       (.I0(r_sdf_ram_Q[14]),
        .I1(Q_out0[14]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__2_n_5),
        .O(\Q_out[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[15]_i_1 
       (.I0(r_sdf_ram_Q[15]),
        .I1(Q_out0[15]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__2_n_4),
        .O(\Q_out[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[1]_i_1 
       (.I0(r_sdf_ram_Q[1]),
        .I1(Q_out0[1]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry_n_6),
        .O(\Q_out[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[2]_i_1 
       (.I0(r_sdf_ram_Q[2]),
        .I1(Q_out0[2]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry_n_5),
        .O(\Q_out[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[3]_i_1 
       (.I0(r_sdf_ram_Q[3]),
        .I1(Q_out0[3]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry_n_4),
        .O(\Q_out[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[4]_i_1 
       (.I0(r_sdf_ram_Q[4]),
        .I1(Q_out0[4]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__0_n_7),
        .O(\Q_out[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[5]_i_1 
       (.I0(r_sdf_ram_Q[5]),
        .I1(Q_out0[5]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__0_n_6),
        .O(\Q_out[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[6]_i_1 
       (.I0(r_sdf_ram_Q[6]),
        .I1(Q_out0[6]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__0_n_5),
        .O(\Q_out[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[7]_i_1 
       (.I0(r_sdf_ram_Q[7]),
        .I1(Q_out0[7]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__0_n_4),
        .O(\Q_out[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[8]_i_1 
       (.I0(r_sdf_ram_Q[8]),
        .I1(Q_out0[8]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__1_n_7),
        .O(\Q_out[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \Q_out[9]_i_1 
       (.I0(r_sdf_ram_Q[9]),
        .I1(Q_out0[9]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(\r_sdf_ram_I_reg[0]_0 [0]),
        .I4(Q_out0__45_carry__1_n_6),
        .O(\Q_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[0]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[10]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[11]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[12]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[13]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[14]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[15]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[1]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[2]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[3]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[4]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[5]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[6]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[7]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[8]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out[9]_i_1_n_0 ),
        .Q(\Q_out_reg[15]_0 [9]),
        .R(1'b0));
  CARRY4 __137_carry
       (.CI(1'b0),
        .CO({__137_carry_n_0,__137_carry_n_1,__137_carry_n_2,__137_carry_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_I[3:0]),
        .O({__137_carry_n_4,__137_carry_n_5,__137_carry_n_6,__137_carry_n_7}),
        .S(\I_out_reg[3]_0 ));
  CARRY4 __137_carry__0
       (.CI(__137_carry_n_0),
        .CO({__137_carry__0_n_0,__137_carry__0_n_1,__137_carry__0_n_2,__137_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_I[7:4]),
        .O({__137_carry__0_n_4,__137_carry__0_n_5,__137_carry__0_n_6,__137_carry__0_n_7}),
        .S(\I_out_reg[7]_0 ));
  CARRY4 __137_carry__1
       (.CI(__137_carry__0_n_0),
        .CO({__137_carry__1_n_0,__137_carry__1_n_1,__137_carry__1_n_2,__137_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_I[11:8]),
        .O({__137_carry__1_n_4,__137_carry__1_n_5,__137_carry__1_n_6,__137_carry__1_n_7}),
        .S(\I_out_reg[11]_0 ));
  CARRY4 __137_carry__2
       (.CI(__137_carry__1_n_0),
        .CO({NLW___137_carry__2_CO_UNCONNECTED[3],__137_carry__2_n_1,__137_carry__2_n_2,__137_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_sdf_ram_I[14:12]}),
        .O({__137_carry__2_n_4,__137_carry__2_n_5,__137_carry__2_n_6,__137_carry__2_n_7}),
        .S(\I_out_reg[15]_1 ));
  CARRY4 __45_carry
       (.CI(1'b0),
        .CO({__45_carry_n_0,__45_carry_n_1,__45_carry_n_2,__45_carry_n_3}),
        .CYINIT(1'b1),
        .DI(r_sdf_ram_I[3:0]),
        .O({__45_carry_n_4,__45_carry_n_5,__45_carry_n_6,__45_carry_n_7}),
        .S({__45_carry_i_1__1_n_0,__45_carry_i_2__1_n_0,__45_carry_i_3__1_n_0,__45_carry_i_4__1_n_0}));
  CARRY4 __45_carry__0
       (.CI(__45_carry_n_0),
        .CO({__45_carry__0_n_0,__45_carry__0_n_1,__45_carry__0_n_2,__45_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_I[7:4]),
        .O({__45_carry__0_n_4,__45_carry__0_n_5,__45_carry__0_n_6,__45_carry__0_n_7}),
        .S({__45_carry__0_i_1__1_n_0,__45_carry__0_i_2__1_n_0,__45_carry__0_i_3__1_n_0,__45_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__0_i_1__1
       (.I0(r_sdf_ram_I[7]),
        .I1(Q[7]),
        .O(__45_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__0_i_2__1
       (.I0(r_sdf_ram_I[6]),
        .I1(Q[6]),
        .O(__45_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__0_i_3__1
       (.I0(r_sdf_ram_I[5]),
        .I1(Q[5]),
        .O(__45_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__0_i_4__1
       (.I0(r_sdf_ram_I[4]),
        .I1(Q[4]),
        .O(__45_carry__0_i_4__1_n_0));
  CARRY4 __45_carry__1
       (.CI(__45_carry__0_n_0),
        .CO({__45_carry__1_n_0,__45_carry__1_n_1,__45_carry__1_n_2,__45_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_I[11:8]),
        .O({__45_carry__1_n_4,__45_carry__1_n_5,__45_carry__1_n_6,__45_carry__1_n_7}),
        .S({__45_carry__1_i_1__1_n_0,__45_carry__1_i_2__1_n_0,__45_carry__1_i_3__1_n_0,__45_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__1_i_1__1
       (.I0(r_sdf_ram_I[11]),
        .I1(Q[11]),
        .O(__45_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__1_i_2__1
       (.I0(r_sdf_ram_I[10]),
        .I1(Q[10]),
        .O(__45_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__1_i_3__1
       (.I0(r_sdf_ram_I[9]),
        .I1(Q[9]),
        .O(__45_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__1_i_4__1
       (.I0(r_sdf_ram_I[8]),
        .I1(Q[8]),
        .O(__45_carry__1_i_4__1_n_0));
  CARRY4 __45_carry__2
       (.CI(__45_carry__1_n_0),
        .CO({NLW___45_carry__2_CO_UNCONNECTED[3],__45_carry__2_n_1,__45_carry__2_n_2,__45_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_sdf_ram_I[14:12]}),
        .O({__45_carry__2_n_4,__45_carry__2_n_5,__45_carry__2_n_6,__45_carry__2_n_7}),
        .S({\r_sdf_ram_I_reg[15]_0 ,__45_carry__2_i_2__1_n_0,__45_carry__2_i_3__1_n_0,__45_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__2_i_2__1
       (.I0(r_sdf_ram_I[14]),
        .I1(Q[14]),
        .O(__45_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__2_i_3__1
       (.I0(r_sdf_ram_I[13]),
        .I1(Q[13]),
        .O(__45_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry__2_i_4__1
       (.I0(r_sdf_ram_I[12]),
        .I1(Q[12]),
        .O(__45_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry_i_1__1
       (.I0(r_sdf_ram_I[3]),
        .I1(Q[3]),
        .O(__45_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry_i_2__1
       (.I0(r_sdf_ram_I[2]),
        .I1(Q[2]),
        .O(__45_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry_i_3__1
       (.I0(r_sdf_ram_I[1]),
        .I1(Q[1]),
        .O(__45_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __45_carry_i_4__1
       (.I0(r_sdf_ram_I[0]),
        .I1(Q[0]),
        .O(__45_carry_i_4__1_n_0));
  CARRY4 __91_carry
       (.CI(1'b0),
        .CO({__91_carry_n_0,__91_carry_n_1,__91_carry_n_2,__91_carry_n_3}),
        .CYINIT(1'b1),
        .DI(r_sdf_ram_I[3:0]),
        .O({__91_carry_n_4,__91_carry_n_5,__91_carry_n_6,__91_carry_n_7}),
        .S({__91_carry_i_1__2_n_0,__91_carry_i_2__2_n_0,__91_carry_i_3__2_n_0,__91_carry_i_4__2_n_0}));
  CARRY4 __91_carry__0
       (.CI(__91_carry_n_0),
        .CO({__91_carry__0_n_0,__91_carry__0_n_1,__91_carry__0_n_2,__91_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_I[7:4]),
        .O({__91_carry__0_n_4,__91_carry__0_n_5,__91_carry__0_n_6,__91_carry__0_n_7}),
        .S({__91_carry__0_i_1__2_n_0,__91_carry__0_i_2__2_n_0,__91_carry__0_i_3__2_n_0,__91_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_1__2
       (.I0(r_sdf_ram_I[7]),
        .I1(\r_sdf_ram_I_reg[15]_2 [7]),
        .O(__91_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_2__2
       (.I0(r_sdf_ram_I[6]),
        .I1(\r_sdf_ram_I_reg[15]_2 [6]),
        .O(__91_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_3__2
       (.I0(r_sdf_ram_I[5]),
        .I1(\r_sdf_ram_I_reg[15]_2 [5]),
        .O(__91_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__0_i_4__2
       (.I0(r_sdf_ram_I[4]),
        .I1(\r_sdf_ram_I_reg[15]_2 [4]),
        .O(__91_carry__0_i_4__2_n_0));
  CARRY4 __91_carry__1
       (.CI(__91_carry__0_n_0),
        .CO({__91_carry__1_n_0,__91_carry__1_n_1,__91_carry__1_n_2,__91_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_I[11:8]),
        .O({__91_carry__1_n_4,__91_carry__1_n_5,__91_carry__1_n_6,__91_carry__1_n_7}),
        .S({__91_carry__1_i_1__2_n_0,__91_carry__1_i_2__2_n_0,__91_carry__1_i_3__2_n_0,__91_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_1__2
       (.I0(r_sdf_ram_I[11]),
        .I1(\r_sdf_ram_I_reg[15]_2 [11]),
        .O(__91_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_2__2
       (.I0(r_sdf_ram_I[10]),
        .I1(\r_sdf_ram_I_reg[15]_2 [10]),
        .O(__91_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_3__2
       (.I0(r_sdf_ram_I[9]),
        .I1(\r_sdf_ram_I_reg[15]_2 [9]),
        .O(__91_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__1_i_4__2
       (.I0(r_sdf_ram_I[8]),
        .I1(\r_sdf_ram_I_reg[15]_2 [8]),
        .O(__91_carry__1_i_4__2_n_0));
  CARRY4 __91_carry__2
       (.CI(__91_carry__1_n_0),
        .CO({NLW___91_carry__2_CO_UNCONNECTED[3],__91_carry__2_n_1,__91_carry__2_n_2,__91_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_sdf_ram_I[14:12]}),
        .O({__91_carry__2_n_4,__91_carry__2_n_5,__91_carry__2_n_6,__91_carry__2_n_7}),
        .S({\r_sdf_ram_I_reg[15]_1 ,__91_carry__2_i_2__2_n_0,__91_carry__2_i_3__2_n_0,__91_carry__2_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_2__2
       (.I0(r_sdf_ram_I[14]),
        .I1(\r_sdf_ram_I_reg[15]_2 [14]),
        .O(__91_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_3__2
       (.I0(r_sdf_ram_I[13]),
        .I1(\r_sdf_ram_I_reg[15]_2 [13]),
        .O(__91_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry__2_i_4__2
       (.I0(r_sdf_ram_I[12]),
        .I1(\r_sdf_ram_I_reg[15]_2 [12]),
        .O(__91_carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_1__2
       (.I0(r_sdf_ram_I[3]),
        .I1(\r_sdf_ram_I_reg[15]_2 [3]),
        .O(__91_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_2__2
       (.I0(r_sdf_ram_I[2]),
        .I1(\r_sdf_ram_I_reg[15]_2 [2]),
        .O(__91_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_3__2
       (.I0(r_sdf_ram_I[1]),
        .I1(\r_sdf_ram_I_reg[15]_2 [1]),
        .O(__91_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    __91_carry_i_4__2
       (.I0(r_sdf_ram_I[0]),
        .I1(\r_sdf_ram_I_reg[15]_2 [0]),
        .O(__91_carry_i_4__2_n_0));
  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(1'b1),
        .DI(r_sdf_ram_Q[3:0]),
        .O({_carry_n_4,_carry_n_5,_carry_n_6,_carry_n_7}),
        .S({_carry_i_1_n_0,_carry_i_2_n_0,_carry_i_3_n_0,_carry_i_4_n_0}));
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({_carry__0_n_0,_carry__0_n_1,_carry__0_n_2,_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_Q[7:4]),
        .O({_carry__0_n_4,_carry__0_n_5,_carry__0_n_6,_carry__0_n_7}),
        .S({_carry__0_i_1_n_0,_carry__0_i_2_n_0,_carry__0_i_3_n_0,_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_1
       (.I0(r_sdf_ram_Q[7]),
        .I1(Q[7]),
        .O(_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_2
       (.I0(r_sdf_ram_Q[6]),
        .I1(Q[6]),
        .O(_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_3
       (.I0(r_sdf_ram_Q[5]),
        .I1(Q[5]),
        .O(_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__0_i_4
       (.I0(r_sdf_ram_Q[4]),
        .I1(Q[4]),
        .O(_carry__0_i_4_n_0));
  CARRY4 _carry__1
       (.CI(_carry__0_n_0),
        .CO({_carry__1_n_0,_carry__1_n_1,_carry__1_n_2,_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_Q[11:8]),
        .O({_carry__1_n_4,_carry__1_n_5,_carry__1_n_6,_carry__1_n_7}),
        .S({_carry__1_i_1_n_0,_carry__1_i_2_n_0,_carry__1_i_3_n_0,_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_1
       (.I0(r_sdf_ram_Q[11]),
        .I1(Q[11]),
        .O(_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_2
       (.I0(r_sdf_ram_Q[10]),
        .I1(Q[10]),
        .O(_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_3
       (.I0(r_sdf_ram_Q[9]),
        .I1(Q[9]),
        .O(_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__1_i_4
       (.I0(r_sdf_ram_Q[8]),
        .I1(Q[8]),
        .O(_carry__1_i_4_n_0));
  CARRY4 _carry__2
       (.CI(_carry__1_n_0),
        .CO({NLW__carry__2_CO_UNCONNECTED[3],_carry__2_n_1,_carry__2_n_2,_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_sdf_ram_Q[14:12]}),
        .O({_carry__2_n_4,_carry__2_n_5,_carry__2_n_6,_carry__2_n_7}),
        .S({\r_sdf_ram_Q_reg[15]_1 ,_carry__2_i_2_n_0,_carry__2_i_3_n_0,_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_2
       (.I0(r_sdf_ram_Q[14]),
        .I1(Q[14]),
        .O(_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_3
       (.I0(r_sdf_ram_Q[13]),
        .I1(Q[13]),
        .O(_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry__2_i_4
       (.I0(r_sdf_ram_Q[12]),
        .I1(Q[12]),
        .O(_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_1
       (.I0(r_sdf_ram_Q[3]),
        .I1(Q[3]),
        .O(_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_2
       (.I0(r_sdf_ram_Q[2]),
        .I1(Q[2]),
        .O(_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_3
       (.I0(r_sdf_ram_Q[1]),
        .I1(Q[1]),
        .O(_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    _carry_i_4
       (.I0(r_sdf_ram_Q[0]),
        .I1(Q[0]),
        .O(_carry_i_4_n_0));
  CARRY4 p_1_out_carry
       (.CI(1'b0),
        .CO({p_1_out_carry_n_0,p_1_out_carry_n_1,p_1_out_carry_n_2,p_1_out_carry_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_Q[3:0]),
        .O(p_1_out[3:0]),
        .S(\r_sdf_ram_Q_reg[3]_0 ));
  CARRY4 p_1_out_carry__0
       (.CI(p_1_out_carry_n_0),
        .CO({p_1_out_carry__0_n_0,p_1_out_carry__0_n_1,p_1_out_carry__0_n_2,p_1_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_Q[7:4]),
        .O(p_1_out[7:4]),
        .S(\r_sdf_ram_Q_reg[7]_0 ));
  CARRY4 p_1_out_carry__1
       (.CI(p_1_out_carry__0_n_0),
        .CO({p_1_out_carry__1_n_0,p_1_out_carry__1_n_1,p_1_out_carry__1_n_2,p_1_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(r_sdf_ram_Q[11:8]),
        .O(p_1_out[11:8]),
        .S(\r_sdf_ram_Q_reg[11]_0 ));
  CARRY4 p_1_out_carry__2
       (.CI(p_1_out_carry__1_n_0),
        .CO({NLW_p_1_out_carry__2_CO_UNCONNECTED[3],p_1_out_carry__2_n_1,p_1_out_carry__2_n_2,p_1_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_sdf_ram_Q[14:12]}),
        .O(p_1_out[15:12]),
        .S({p_1_out_carry__2_i_1_n_0,\r_sdf_ram_Q_reg[15]_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    p_1_out_carry__2_i_1
       (.I0(r_sdf_ram_Q[15]),
        .I1(\r_sdf_ram_I_reg[15]_2 [15]),
        .O(p_1_out_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[0]_i_1 
       (.I0(__91_carry_n_7),
        .I1(\r_sdf_ram_I_reg[15]_2 [0]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry_n_7),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[10]_i_1 
       (.I0(__91_carry__1_n_5),
        .I1(\r_sdf_ram_I_reg[15]_2 [10]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__1_n_5),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[11]_i_1 
       (.I0(__91_carry__1_n_4),
        .I1(\r_sdf_ram_I_reg[15]_2 [11]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__1_n_4),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[12]_i_1 
       (.I0(__91_carry__2_n_7),
        .I1(\r_sdf_ram_I_reg[15]_2 [12]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__2_n_7),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[13]_i_1 
       (.I0(__91_carry__2_n_6),
        .I1(\r_sdf_ram_I_reg[15]_2 [13]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__2_n_6),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[14]_i_1 
       (.I0(__91_carry__2_n_5),
        .I1(\r_sdf_ram_I_reg[15]_2 [14]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__2_n_5),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[15]_i_1 
       (.I0(__91_carry__2_n_4),
        .I1(\r_sdf_ram_I_reg[15]_2 [15]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__2_n_4),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[1]_i_1 
       (.I0(__91_carry_n_6),
        .I1(\r_sdf_ram_I_reg[15]_2 [1]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry_n_6),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[2]_i_1 
       (.I0(__91_carry_n_5),
        .I1(\r_sdf_ram_I_reg[15]_2 [2]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry_n_5),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[3]_i_1 
       (.I0(__91_carry_n_4),
        .I1(\r_sdf_ram_I_reg[15]_2 [3]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry_n_4),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[4]_i_1 
       (.I0(__91_carry__0_n_7),
        .I1(\r_sdf_ram_I_reg[15]_2 [4]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__0_n_7),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[5]_i_1 
       (.I0(__91_carry__0_n_6),
        .I1(\r_sdf_ram_I_reg[15]_2 [5]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__0_n_6),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[6]_i_1 
       (.I0(__91_carry__0_n_5),
        .I1(\r_sdf_ram_I_reg[15]_2 [6]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__0_n_5),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[7]_i_1 
       (.I0(__91_carry__0_n_4),
        .I1(\r_sdf_ram_I_reg[15]_2 [7]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__0_n_4),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[8]_i_1 
       (.I0(__91_carry__1_n_7),
        .I1(\r_sdf_ram_I_reg[15]_2 [8]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__1_n_7),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_I[9]_i_1 
       (.I0(__91_carry__1_n_6),
        .I1(\r_sdf_ram_I_reg[15]_2 [9]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(__45_carry__1_n_6),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_I[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[0]_i_1_n_0 ),
        .Q(r_sdf_ram_I[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[10]_i_1_n_0 ),
        .Q(r_sdf_ram_I[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[11]_i_1_n_0 ),
        .Q(r_sdf_ram_I[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[12]_i_1_n_0 ),
        .Q(r_sdf_ram_I[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[13]_i_1_n_0 ),
        .Q(r_sdf_ram_I[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[14]_i_1_n_0 ),
        .Q(r_sdf_ram_I[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[15]_i_1_n_0 ),
        .Q(r_sdf_ram_I[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[1]_i_1_n_0 ),
        .Q(r_sdf_ram_I[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[2]_i_1_n_0 ),
        .Q(r_sdf_ram_I[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[3]_i_1_n_0 ),
        .Q(r_sdf_ram_I[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[4]_i_1_n_0 ),
        .Q(r_sdf_ram_I[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[5]_i_1_n_0 ),
        .Q(r_sdf_ram_I[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[6]_i_1_n_0 ),
        .Q(r_sdf_ram_I[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[7]_i_1_n_0 ),
        .Q(r_sdf_ram_I[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[8]_i_1_n_0 ),
        .Q(r_sdf_ram_I[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_I_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_I[9]_i_1_n_0 ),
        .Q(r_sdf_ram_I[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[0]_i_1 
       (.I0(_carry_n_7),
        .I1(Q[0]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[0]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[10]_i_1 
       (.I0(_carry__1_n_5),
        .I1(Q[10]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[10]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[11]_i_1 
       (.I0(_carry__1_n_4),
        .I1(Q[11]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[11]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[12]_i_1 
       (.I0(_carry__2_n_7),
        .I1(Q[12]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[12]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[13]_i_1 
       (.I0(_carry__2_n_6),
        .I1(Q[13]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[13]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[14]_i_1 
       (.I0(_carry__2_n_5),
        .I1(Q[14]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[14]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[15]_i_1 
       (.I0(_carry__2_n_4),
        .I1(Q[15]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[15]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[1]_i_1 
       (.I0(_carry_n_6),
        .I1(Q[1]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[1]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[2]_i_1 
       (.I0(_carry_n_5),
        .I1(Q[2]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[2]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[3]_i_1 
       (.I0(_carry_n_4),
        .I1(Q[3]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[3]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[4]_i_1 
       (.I0(_carry__0_n_7),
        .I1(Q[4]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[4]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[5]_i_1 
       (.I0(_carry__0_n_6),
        .I1(Q[5]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[5]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[6]_i_1 
       (.I0(_carry__0_n_5),
        .I1(Q[6]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[6]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[7]_i_1 
       (.I0(_carry__0_n_4),
        .I1(Q[7]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[7]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[8]_i_1 
       (.I0(_carry__1_n_7),
        .I1(Q[8]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[8]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r_sdf_ram_Q[9]_i_1 
       (.I0(_carry__1_n_6),
        .I1(Q[9]),
        .I2(\r_sdf_ram_I_reg[0]_0 [1]),
        .I3(p_1_out[9]),
        .I4(\r_sdf_ram_I_reg[0]_0 [0]),
        .O(\r_sdf_ram_Q[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[0]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[10]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[11]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[12]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[13]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[14]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[15]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[1]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[2]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[3]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[4]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[5]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[6]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[7]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[8]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_sdf_ram_Q_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\r_sdf_ram_Q[9]_i_1_n_0 ),
        .Q(r_sdf_ram_Q[9]),
        .R(1'b0));
endmodule

module cmplx_mul
   (I_in__0,
    yi1__0_0,
    yi1__0_1,
    yi1__0_2,
    yi1__0_3,
    clk_IBUF_BUFG,
    yr1_0,
    A,
    B,
    yi1_0);
  output [15:0]I_in__0;
  output [3:0]yi1__0_0;
  output [3:0]yi1__0_1;
  output [3:0]yi1__0_2;
  output [3:0]yi1__0_3;
  input clk_IBUF_BUFG;
  input [15:0]yr1_0;
  input [8:0]A;
  input [15:0]B;
  input [8:0]yi1_0;

  wire [8:0]A;
  wire [15:0]B;
  wire [15:0]I_in__0;
  wire clk_IBUF_BUFG;
  wire [15:0]p_1_in;
  wire [15:0]p_1_in1_in;
  wire yi0_carry__0_i_1_n_0;
  wire yi0_carry__0_i_2_n_0;
  wire yi0_carry__0_i_3_n_0;
  wire yi0_carry__0_i_4_n_0;
  wire yi0_carry__0_n_0;
  wire yi0_carry__0_n_1;
  wire yi0_carry__0_n_2;
  wire yi0_carry__0_n_3;
  wire yi0_carry__1_i_1_n_0;
  wire yi0_carry__1_i_2_n_0;
  wire yi0_carry__1_i_3_n_0;
  wire yi0_carry__1_i_4_n_0;
  wire yi0_carry__1_n_0;
  wire yi0_carry__1_n_1;
  wire yi0_carry__1_n_2;
  wire yi0_carry__1_n_3;
  wire yi0_carry__2_i_1_n_0;
  wire yi0_carry__2_i_2_n_0;
  wire yi0_carry__2_i_3_n_0;
  wire yi0_carry__2_i_4_n_0;
  wire yi0_carry__2_n_1;
  wire yi0_carry__2_n_2;
  wire yi0_carry__2_n_3;
  wire yi0_carry_i_1_n_0;
  wire yi0_carry_i_2_n_0;
  wire yi0_carry_i_3_n_0;
  wire yi0_carry_i_4_n_0;
  wire yi0_carry_n_0;
  wire yi0_carry_n_1;
  wire yi0_carry_n_2;
  wire yi0_carry_n_3;
  wire [8:0]yi1_0;
  wire [3:0]yi1__0_0;
  wire [3:0]yi1__0_1;
  wire [3:0]yi1__0_2;
  wire [3:0]yi1__0_3;
  wire yi1__0_n_100;
  wire yi1__0_n_101;
  wire yi1__0_n_102;
  wire yi1__0_n_103;
  wire yi1__0_n_104;
  wire yi1__0_n_105;
  wire yi1__0_n_74;
  wire yi1__0_n_75;
  wire yi1__0_n_76;
  wire yi1__0_n_77;
  wire yi1__0_n_78;
  wire yi1__0_n_79;
  wire yi1__0_n_96;
  wire yi1__0_n_97;
  wire yi1__0_n_98;
  wire yi1__0_n_99;
  wire yi1_n_100;
  wire yi1_n_101;
  wire yi1_n_102;
  wire yi1_n_103;
  wire yi1_n_104;
  wire yi1_n_105;
  wire yi1_n_74;
  wire yi1_n_75;
  wire yi1_n_76;
  wire yi1_n_77;
  wire yi1_n_78;
  wire yi1_n_79;
  wire yi1_n_80;
  wire yi1_n_81;
  wire yi1_n_82;
  wire yi1_n_83;
  wire yi1_n_84;
  wire yi1_n_85;
  wire yi1_n_86;
  wire yi1_n_87;
  wire yi1_n_88;
  wire yi1_n_89;
  wire yi1_n_90;
  wire yi1_n_91;
  wire yi1_n_92;
  wire yi1_n_93;
  wire yi1_n_94;
  wire yi1_n_95;
  wire yi1_n_96;
  wire yi1_n_97;
  wire yi1_n_98;
  wire yi1_n_99;
  wire yr0_carry__0_i_1_n_0;
  wire yr0_carry__0_i_2_n_0;
  wire yr0_carry__0_i_3_n_0;
  wire yr0_carry__0_i_4_n_0;
  wire yr0_carry__0_n_0;
  wire yr0_carry__0_n_1;
  wire yr0_carry__0_n_2;
  wire yr0_carry__0_n_3;
  wire yr0_carry__1_i_1_n_0;
  wire yr0_carry__1_i_2_n_0;
  wire yr0_carry__1_i_3_n_0;
  wire yr0_carry__1_i_4_n_0;
  wire yr0_carry__1_n_0;
  wire yr0_carry__1_n_1;
  wire yr0_carry__1_n_2;
  wire yr0_carry__1_n_3;
  wire yr0_carry__2_i_1_n_0;
  wire yr0_carry__2_i_2_n_0;
  wire yr0_carry__2_i_3_n_0;
  wire yr0_carry__2_i_4_n_0;
  wire yr0_carry__2_n_1;
  wire yr0_carry__2_n_2;
  wire yr0_carry__2_n_3;
  wire yr0_carry_i_1_n_0;
  wire yr0_carry_i_2_n_0;
  wire yr0_carry_i_3_n_0;
  wire yr0_carry_i_4_n_0;
  wire yr0_carry_n_0;
  wire yr0_carry_n_1;
  wire yr0_carry_n_2;
  wire yr0_carry_n_3;
  wire [15:0]yr1_0;
  wire yr1__0_n_100;
  wire yr1__0_n_101;
  wire yr1__0_n_102;
  wire yr1__0_n_103;
  wire yr1__0_n_104;
  wire yr1__0_n_105;
  wire yr1__0_n_74;
  wire yr1__0_n_75;
  wire yr1__0_n_76;
  wire yr1__0_n_77;
  wire yr1__0_n_78;
  wire yr1__0_n_79;
  wire yr1__0_n_96;
  wire yr1__0_n_97;
  wire yr1__0_n_98;
  wire yr1__0_n_99;
  wire yr1_n_100;
  wire yr1_n_101;
  wire yr1_n_102;
  wire yr1_n_103;
  wire yr1_n_104;
  wire yr1_n_105;
  wire yr1_n_74;
  wire yr1_n_75;
  wire yr1_n_76;
  wire yr1_n_77;
  wire yr1_n_78;
  wire yr1_n_79;
  wire yr1_n_80;
  wire yr1_n_81;
  wire yr1_n_82;
  wire yr1_n_83;
  wire yr1_n_84;
  wire yr1_n_85;
  wire yr1_n_86;
  wire yr1_n_87;
  wire yr1_n_88;
  wire yr1_n_89;
  wire yr1_n_90;
  wire yr1_n_91;
  wire yr1_n_92;
  wire yr1_n_93;
  wire yr1_n_94;
  wire yr1_n_95;
  wire yr1_n_96;
  wire yr1_n_97;
  wire yr1_n_98;
  wire yr1_n_99;
  wire [3:3]NLW_yi0_carry__2_CO_UNCONNECTED;
  wire NLW_yi1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_yi1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_yi1_OVERFLOW_UNCONNECTED;
  wire NLW_yi1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_yi1_PATTERNDETECT_UNCONNECTED;
  wire NLW_yi1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_yi1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_yi1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_yi1_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_yi1_P_UNCONNECTED;
  wire [47:0]NLW_yi1_PCOUT_UNCONNECTED;
  wire NLW_yi1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_yi1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_yi1__0_OVERFLOW_UNCONNECTED;
  wire NLW_yi1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_yi1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_yi1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_yi1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_yi1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_yi1__0_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_yi1__0_P_UNCONNECTED;
  wire [47:0]NLW_yi1__0_PCOUT_UNCONNECTED;
  wire [3:3]NLW_yr0_carry__2_CO_UNCONNECTED;
  wire NLW_yr1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_yr1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_yr1_OVERFLOW_UNCONNECTED;
  wire NLW_yr1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_yr1_PATTERNDETECT_UNCONNECTED;
  wire NLW_yr1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_yr1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_yr1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_yr1_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_yr1_P_UNCONNECTED;
  wire [47:0]NLW_yr1_PCOUT_UNCONNECTED;
  wire NLW_yr1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_yr1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_yr1__0_OVERFLOW_UNCONNECTED;
  wire NLW_yr1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_yr1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_yr1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_yr1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_yr1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_yr1__0_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_yr1__0_P_UNCONNECTED;
  wire [47:0]NLW_yr1__0_PCOUT_UNCONNECTED;

  CARRY4 yi0_carry
       (.CI(1'b0),
        .CO({yi0_carry_n_0,yi0_carry_n_1,yi0_carry_n_2,yi0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[3:0]),
        .O(yi1__0_0),
        .S({yi0_carry_i_1_n_0,yi0_carry_i_2_n_0,yi0_carry_i_3_n_0,yi0_carry_i_4_n_0}));
  CARRY4 yi0_carry__0
       (.CI(yi0_carry_n_0),
        .CO({yi0_carry__0_n_0,yi0_carry__0_n_1,yi0_carry__0_n_2,yi0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[7:4]),
        .O(yi1__0_1),
        .S({yi0_carry__0_i_1_n_0,yi0_carry__0_i_2_n_0,yi0_carry__0_i_3_n_0,yi0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__0_i_1
       (.I0(p_1_in1_in[7]),
        .I1(yi1_n_88),
        .O(yi0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__0_i_2
       (.I0(p_1_in1_in[6]),
        .I1(yi1_n_89),
        .O(yi0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__0_i_3
       (.I0(p_1_in1_in[5]),
        .I1(yi1_n_90),
        .O(yi0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__0_i_4
       (.I0(p_1_in1_in[4]),
        .I1(yi1_n_91),
        .O(yi0_carry__0_i_4_n_0));
  CARRY4 yi0_carry__1
       (.CI(yi0_carry__0_n_0),
        .CO({yi0_carry__1_n_0,yi0_carry__1_n_1,yi0_carry__1_n_2,yi0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[11:8]),
        .O(yi1__0_2),
        .S({yi0_carry__1_i_1_n_0,yi0_carry__1_i_2_n_0,yi0_carry__1_i_3_n_0,yi0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__1_i_1
       (.I0(p_1_in1_in[11]),
        .I1(yi1_n_84),
        .O(yi0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__1_i_2
       (.I0(p_1_in1_in[10]),
        .I1(yi1_n_85),
        .O(yi0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__1_i_3
       (.I0(p_1_in1_in[9]),
        .I1(yi1_n_86),
        .O(yi0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__1_i_4
       (.I0(p_1_in1_in[8]),
        .I1(yi1_n_87),
        .O(yi0_carry__1_i_4_n_0));
  CARRY4 yi0_carry__2
       (.CI(yi0_carry__1_n_0),
        .CO({NLW_yi0_carry__2_CO_UNCONNECTED[3],yi0_carry__2_n_1,yi0_carry__2_n_2,yi0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in1_in[14:12]}),
        .O(yi1__0_3),
        .S({yi0_carry__2_i_1_n_0,yi0_carry__2_i_2_n_0,yi0_carry__2_i_3_n_0,yi0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__2_i_1
       (.I0(yi1_n_80),
        .I1(p_1_in1_in[15]),
        .O(yi0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__2_i_2
       (.I0(p_1_in1_in[14]),
        .I1(yi1_n_81),
        .O(yi0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__2_i_3
       (.I0(p_1_in1_in[13]),
        .I1(yi1_n_82),
        .O(yi0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry__2_i_4
       (.I0(p_1_in1_in[12]),
        .I1(yi1_n_83),
        .O(yi0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry_i_1
       (.I0(p_1_in1_in[3]),
        .I1(yi1_n_92),
        .O(yi0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry_i_2
       (.I0(p_1_in1_in[2]),
        .I1(yi1_n_93),
        .O(yi0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry_i_3
       (.I0(p_1_in1_in[1]),
        .I1(yi1_n_94),
        .O(yi0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    yi0_carry_i_4
       (.I0(p_1_in1_in[0]),
        .I1(yi1_n_95),
        .O(yi0_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    yi1
       (.A({yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8:2],yi1_0[6],yi1_0[1],A[6],yi1_0[0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_yi1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({yr1_0[15],yr1_0[15],yr1_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_yi1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_yi1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_yi1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_yi1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_yi1_OVERFLOW_UNCONNECTED),
        .P({NLW_yi1_P_UNCONNECTED[47:32],yi1_n_74,yi1_n_75,yi1_n_76,yi1_n_77,yi1_n_78,yi1_n_79,yi1_n_80,yi1_n_81,yi1_n_82,yi1_n_83,yi1_n_84,yi1_n_85,yi1_n_86,yi1_n_87,yi1_n_88,yi1_n_89,yi1_n_90,yi1_n_91,yi1_n_92,yi1_n_93,yi1_n_94,yi1_n_95,yi1_n_96,yi1_n_97,yi1_n_98,yi1_n_99,yi1_n_100,yi1_n_101,yi1_n_102,yi1_n_103,yi1_n_104,yi1_n_105}),
        .PATTERNBDETECT(NLW_yi1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_yi1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_yi1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_yi1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    yi1__0
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8:3],A[7],A[2:0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_yi1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_yi1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_yi1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_yi1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_yi1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_yi1__0_OVERFLOW_UNCONNECTED),
        .P({NLW_yi1__0_P_UNCONNECTED[47:32],yi1__0_n_74,yi1__0_n_75,yi1__0_n_76,yi1__0_n_77,yi1__0_n_78,yi1__0_n_79,p_1_in1_in,yi1__0_n_96,yi1__0_n_97,yi1__0_n_98,yi1__0_n_99,yi1__0_n_100,yi1__0_n_101,yi1__0_n_102,yi1__0_n_103,yi1__0_n_104,yi1__0_n_105}),
        .PATTERNBDETECT(NLW_yi1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_yi1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_yi1__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_yi1__0_UNDERFLOW_UNCONNECTED));
  CARRY4 yr0_carry
       (.CI(1'b0),
        .CO({yr0_carry_n_0,yr0_carry_n_1,yr0_carry_n_2,yr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(p_1_in[3:0]),
        .O(I_in__0[3:0]),
        .S({yr0_carry_i_1_n_0,yr0_carry_i_2_n_0,yr0_carry_i_3_n_0,yr0_carry_i_4_n_0}));
  CARRY4 yr0_carry__0
       (.CI(yr0_carry_n_0),
        .CO({yr0_carry__0_n_0,yr0_carry__0_n_1,yr0_carry__0_n_2,yr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O(I_in__0[7:4]),
        .S({yr0_carry__0_i_1_n_0,yr0_carry__0_i_2_n_0,yr0_carry__0_i_3_n_0,yr0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__0_i_1
       (.I0(p_1_in[7]),
        .I1(yr1_n_88),
        .O(yr0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__0_i_2
       (.I0(p_1_in[6]),
        .I1(yr1_n_89),
        .O(yr0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__0_i_3
       (.I0(p_1_in[5]),
        .I1(yr1_n_90),
        .O(yr0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__0_i_4
       (.I0(p_1_in[4]),
        .I1(yr1_n_91),
        .O(yr0_carry__0_i_4_n_0));
  CARRY4 yr0_carry__1
       (.CI(yr0_carry__0_n_0),
        .CO({yr0_carry__1_n_0,yr0_carry__1_n_1,yr0_carry__1_n_2,yr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_1_in[11:8]),
        .O(I_in__0[11:8]),
        .S({yr0_carry__1_i_1_n_0,yr0_carry__1_i_2_n_0,yr0_carry__1_i_3_n_0,yr0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__1_i_1
       (.I0(p_1_in[11]),
        .I1(yr1_n_84),
        .O(yr0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__1_i_2
       (.I0(p_1_in[10]),
        .I1(yr1_n_85),
        .O(yr0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__1_i_3
       (.I0(p_1_in[9]),
        .I1(yr1_n_86),
        .O(yr0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__1_i_4
       (.I0(p_1_in[8]),
        .I1(yr1_n_87),
        .O(yr0_carry__1_i_4_n_0));
  CARRY4 yr0_carry__2
       (.CI(yr0_carry__1_n_0),
        .CO({NLW_yr0_carry__2_CO_UNCONNECTED[3],yr0_carry__2_n_1,yr0_carry__2_n_2,yr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[14:12]}),
        .O(I_in__0[15:12]),
        .S({yr0_carry__2_i_1_n_0,yr0_carry__2_i_2_n_0,yr0_carry__2_i_3_n_0,yr0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__2_i_1
       (.I0(p_1_in[15]),
        .I1(yr1_n_80),
        .O(yr0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__2_i_2
       (.I0(p_1_in[14]),
        .I1(yr1_n_81),
        .O(yr0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__2_i_3
       (.I0(p_1_in[13]),
        .I1(yr1_n_82),
        .O(yr0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry__2_i_4
       (.I0(p_1_in[12]),
        .I1(yr1_n_83),
        .O(yr0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry_i_1
       (.I0(p_1_in[3]),
        .I1(yr1_n_92),
        .O(yr0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry_i_2
       (.I0(p_1_in[2]),
        .I1(yr1_n_93),
        .O(yr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry_i_3
       (.I0(p_1_in[1]),
        .I1(yr1_n_94),
        .O(yr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    yr0_carry_i_4
       (.I0(p_1_in[0]),
        .I1(yr1_n_95),
        .O(yr0_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    yr1
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8:3],A[7],A[2:0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_yr1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({yr1_0[15],yr1_0[15],yr1_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_yr1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_yr1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_yr1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_yr1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_yr1_OVERFLOW_UNCONNECTED),
        .P({NLW_yr1_P_UNCONNECTED[47:32],yr1_n_74,yr1_n_75,yr1_n_76,yr1_n_77,yr1_n_78,yr1_n_79,yr1_n_80,yr1_n_81,yr1_n_82,yr1_n_83,yr1_n_84,yr1_n_85,yr1_n_86,yr1_n_87,yr1_n_88,yr1_n_89,yr1_n_90,yr1_n_91,yr1_n_92,yr1_n_93,yr1_n_94,yr1_n_95,yr1_n_96,yr1_n_97,yr1_n_98,yr1_n_99,yr1_n_100,yr1_n_101,yr1_n_102,yr1_n_103,yr1_n_104,yr1_n_105}),
        .PATTERNBDETECT(NLW_yr1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_yr1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_yr1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_yr1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    yr1__0
       (.A({yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8],yi1_0[8:2],yi1_0[6],yi1_0[1],A[6],yi1_0[0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_yr1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_yr1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_yr1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_yr1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_yr1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_yr1__0_OVERFLOW_UNCONNECTED),
        .P({NLW_yr1__0_P_UNCONNECTED[47:32],yr1__0_n_74,yr1__0_n_75,yr1__0_n_76,yr1__0_n_77,yr1__0_n_78,yr1__0_n_79,p_1_in,yr1__0_n_96,yr1__0_n_97,yr1__0_n_98,yr1__0_n_99,yr1__0_n_100,yr1__0_n_101,yr1__0_n_102,yr1__0_n_103,yr1__0_n_104,yr1__0_n_105}),
        .PATTERNBDETECT(NLW_yr1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_yr1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_yr1__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_yr1__0_UNDERFLOW_UNCONNECTED));
endmodule

module fft_ctrl
   (Q,
    \r_cycleCounter_reg[3]_0 ,
    A,
    \FSM_sequential_r_currentState_BF1_reg[0]_0 ,
    \FSM_sequential_r_currentState_BF1_reg[0]_1 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_0 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_1 ,
    \FSM_sequential_r_currentState_BF4_reg[1]_0 ,
    I5,
    sdf_2_addr,
    \FSM_sequential_r_currentState_BF1_reg[0]_2 ,
    \FSM_sequential_r_currentState_BF1_reg[0]_3 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_2 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_3 ,
    S,
    \FSM_sequential_r_currentState_BF1_reg[0]_4 ,
    \FSM_sequential_r_currentState_BF1_reg[0]_5 ,
    \FSM_sequential_r_currentState_BF1_reg[0]_6 ,
    \FSM_sequential_r_currentState_BF1_reg[0]_7 ,
    \FSM_sequential_r_currentState_BF1_reg[0]_8 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_4 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_5 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_6 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_7 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_8 ,
    \FSM_sequential_r_currentState_BF3_reg[0]_9 ,
    sdf_addr,
    fftEn_IBUF,
    I_in_IBUF,
    r_sdf_ram_I_reg_0_7_3_3,
    r_sdf_ram_I_reg_0_7_7_7,
    r_sdf_ram_I_reg_0_7_11_11,
    r_sdf_ram_I_reg_0_7_15_15,
    Q_in_IBUF,
    O,
    r_sdf_ram_Q_reg_0_7_7_7,
    r_sdf_ram_Q_reg_0_7_11_11,
    r_sdf_ram_Q_reg_0_7_15_15,
    \Q_out_reg[3] ,
    r_sdf_ram_Q_reg_0_1_3_3,
    \Q_out_reg[7] ,
    r_sdf_ram_Q_reg_0_1_7_7,
    \Q_out_reg[11] ,
    r_sdf_ram_Q_reg_0_1_11_11,
    \Q_out_reg[15] ,
    r_sdf_ram_Q_reg_0_1_15_15,
    I_in__0,
    r_sdf_ram_I_reg_0_1_3_3,
    r_sdf_ram_I_reg_0_1_7_7,
    r_sdf_ram_I_reg_0_1_11_11,
    r_sdf_ram_I_reg_0_1_15_15,
    Q_out0,
    I_out0,
    \I_out_reg[15] ,
    \Q_out_reg[15]_0 ,
    rstn_IBUF,
    clk_IBUF_BUFG);
  output [1:0]Q;
  output [8:0]\r_cycleCounter_reg[3]_0 ;
  output [8:0]A;
  output [15:0]\FSM_sequential_r_currentState_BF1_reg[0]_0 ;
  output [15:0]\FSM_sequential_r_currentState_BF1_reg[0]_1 ;
  output [15:0]\FSM_sequential_r_currentState_BF3_reg[0]_0 ;
  output [15:0]\FSM_sequential_r_currentState_BF3_reg[0]_1 ;
  output [1:0]\FSM_sequential_r_currentState_BF4_reg[1]_0 ;
  output [2:0]I5;
  output [1:0]sdf_2_addr;
  output [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_2 ;
  output [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_3 ;
  output [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_2 ;
  output [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_3 ;
  output [3:0]S;
  output [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_4 ;
  output [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_5 ;
  output [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_6 ;
  output [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_7 ;
  output [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_8 ;
  output [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_4 ;
  output [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_5 ;
  output [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_6 ;
  output [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_7 ;
  output [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_8 ;
  output [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_9 ;
  output [0:0]sdf_addr;
  input fftEn_IBUF;
  input [15:0]I_in_IBUF;
  input [3:0]r_sdf_ram_I_reg_0_7_3_3;
  input [3:0]r_sdf_ram_I_reg_0_7_7_7;
  input [3:0]r_sdf_ram_I_reg_0_7_11_11;
  input [3:0]r_sdf_ram_I_reg_0_7_15_15;
  input [15:0]Q_in_IBUF;
  input [3:0]O;
  input [3:0]r_sdf_ram_Q_reg_0_7_7_7;
  input [3:0]r_sdf_ram_Q_reg_0_7_11_11;
  input [3:0]r_sdf_ram_Q_reg_0_7_15_15;
  input [3:0]\Q_out_reg[3] ;
  input [3:0]r_sdf_ram_Q_reg_0_1_3_3;
  input [3:0]\Q_out_reg[7] ;
  input [3:0]r_sdf_ram_Q_reg_0_1_7_7;
  input [3:0]\Q_out_reg[11] ;
  input [3:0]r_sdf_ram_Q_reg_0_1_11_11;
  input [3:0]\Q_out_reg[15] ;
  input [3:0]r_sdf_ram_Q_reg_0_1_15_15;
  input [15:0]I_in__0;
  input [3:0]r_sdf_ram_I_reg_0_1_3_3;
  input [3:0]r_sdf_ram_I_reg_0_1_7_7;
  input [3:0]r_sdf_ram_I_reg_0_1_11_11;
  input [3:0]r_sdf_ram_I_reg_0_1_15_15;
  input [15:0]Q_out0;
  input [15:0]I_out0;
  input [15:0]\I_out_reg[15] ;
  input [15:0]\Q_out_reg[15]_0 ;
  input rstn_IBUF;
  input clk_IBUF_BUFG;

  wire [8:0]A;
  wire \FSM_sequential_r_currentState_BF1[0]_i_1_n_0 ;
  wire \FSM_sequential_r_currentState_BF1[0]_i_2_n_0 ;
  wire \FSM_sequential_r_currentState_BF1[0]_i_3_n_0 ;
  wire \FSM_sequential_r_currentState_BF1[0]_i_4_n_0 ;
  wire \FSM_sequential_r_currentState_BF1[1]_i_1_n_0 ;
  wire \FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ;
  wire \FSM_sequential_r_currentState_BF1[1]_i_3_n_0 ;
  wire \FSM_sequential_r_currentState_BF1[1]_i_4_n_0 ;
  wire [15:0]\FSM_sequential_r_currentState_BF1_reg[0]_0 ;
  wire [15:0]\FSM_sequential_r_currentState_BF1_reg[0]_1 ;
  wire [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_2 ;
  wire [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_3 ;
  wire [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_4 ;
  wire [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_5 ;
  wire [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_6 ;
  wire [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_7 ;
  wire [3:0]\FSM_sequential_r_currentState_BF1_reg[0]_8 ;
  wire \FSM_sequential_r_currentState_BF2[0]_i_1_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[0]_i_2_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[0]_i_3_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[0]_i_4_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[0]_i_5_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[1]_i_1_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[1]_i_2_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[1]_i_3_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[1]_i_4_n_0 ;
  wire \FSM_sequential_r_currentState_BF2[1]_i_5_n_0 ;
  wire \FSM_sequential_r_currentState_BF3[0]_i_1_n_0 ;
  wire \FSM_sequential_r_currentState_BF3[0]_i_2_n_0 ;
  wire \FSM_sequential_r_currentState_BF3[0]_i_3_n_0 ;
  wire \FSM_sequential_r_currentState_BF3[1]_i_1_n_0 ;
  wire [15:0]\FSM_sequential_r_currentState_BF3_reg[0]_0 ;
  wire [15:0]\FSM_sequential_r_currentState_BF3_reg[0]_1 ;
  wire [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_2 ;
  wire [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_3 ;
  wire [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_4 ;
  wire [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_5 ;
  wire [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_6 ;
  wire [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_7 ;
  wire [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_8 ;
  wire [3:0]\FSM_sequential_r_currentState_BF3_reg[0]_9 ;
  wire \FSM_sequential_r_currentState_BF4[0]_i_1_n_0 ;
  wire \FSM_sequential_r_currentState_BF4[0]_i_2_n_0 ;
  wire \FSM_sequential_r_currentState_BF4[0]_i_3_n_0 ;
  wire \FSM_sequential_r_currentState_BF4[1]_i_1_n_0 ;
  wire \FSM_sequential_r_currentState_BF4[1]_i_2_n_0 ;
  wire [1:0]\FSM_sequential_r_currentState_BF4_reg[1]_0 ;
  wire [2:0]I5;
  wire [15:0]I_in_IBUF;
  wire [15:0]I_in__0;
  wire [15:0]I_out0;
  wire [15:0]\I_out_reg[15] ;
  wire [3:0]O;
  wire [1:0]Q;
  wire [15:0]Q_in_IBUF;
  wire [15:0]Q_out0;
  wire [3:0]\Q_out_reg[11] ;
  wire [3:0]\Q_out_reg[15] ;
  wire [15:0]\Q_out_reg[15]_0 ;
  wire [3:0]\Q_out_reg[3] ;
  wire [3:0]\Q_out_reg[7] ;
  wire [3:0]S;
  wire clk_IBUF_BUFG;
  wire fftEn_IBUF;
  wire [1:0]p_0_in;
  wire [5:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire \r_addGen1[2]_i_1_n_0 ;
  wire \r_addGen1[3]_i_1_n_0 ;
  wire [2:0]r_addGen1_reg;
  wire [3:3]r_addGen1_reg__0;
  wire [1:0]r_addGen2_reg;
  wire [4:2]r_addGen2_reg__0;
  wire [1:0]r_addGen3;
  wire \r_addGen3[0]_i_1_n_0 ;
  wire \r_addGen3[1]_i_1_n_0 ;
  wire [1:0]r_currentState_BF1;
  wire [1:0]r_currentState_BF3;
  wire \r_cycleCounter[2]_i_1_n_0 ;
  wire [5:0]r_cycleCounter_reg;
  wire [8:0]\r_cycleCounter_reg[3]_0 ;
  wire [3:0]r_sdf_ram_I_reg_0_1_11_11;
  wire [3:0]r_sdf_ram_I_reg_0_1_15_15;
  wire [3:0]r_sdf_ram_I_reg_0_1_3_3;
  wire [3:0]r_sdf_ram_I_reg_0_1_7_7;
  wire [3:0]r_sdf_ram_I_reg_0_7_11_11;
  wire [3:0]r_sdf_ram_I_reg_0_7_15_15;
  wire [3:0]r_sdf_ram_I_reg_0_7_3_3;
  wire [3:0]r_sdf_ram_I_reg_0_7_7_7;
  wire [3:0]r_sdf_ram_Q_reg_0_1_11_11;
  wire [3:0]r_sdf_ram_Q_reg_0_1_15_15;
  wire [3:0]r_sdf_ram_Q_reg_0_1_3_3;
  wire [3:0]r_sdf_ram_Q_reg_0_1_7_7;
  wire [3:0]r_sdf_ram_Q_reg_0_7_11_11;
  wire [3:0]r_sdf_ram_Q_reg_0_7_15_15;
  wire [3:0]r_sdf_ram_Q_reg_0_7_7_7;
  wire rstn_IBUF;
  wire [1:0]sdf_2_addr;
  wire [0:0]sdf_addr;

  LUT6 #(
    .INIT(64'h88888A888AAA8AAA)) 
    \FSM_sequential_r_currentState_BF1[0]_i_1 
       (.I0(fftEn_IBUF),
        .I1(\FSM_sequential_r_currentState_BF1[0]_i_2_n_0 ),
        .I2(r_addGen1_reg__0),
        .I3(\FSM_sequential_r_currentState_BF1[1]_i_4_n_0 ),
        .I4(\FSM_sequential_r_currentState_BF1[1]_i_3_n_0 ),
        .I5(\FSM_sequential_r_currentState_BF1[0]_i_3_n_0 ),
        .O(\FSM_sequential_r_currentState_BF1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001555555555554)) 
    \FSM_sequential_r_currentState_BF1[0]_i_2 
       (.I0(\FSM_sequential_r_currentState_BF1[0]_i_4_n_0 ),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[4]),
        .I5(r_cycleCounter_reg[3]),
        .O(\FSM_sequential_r_currentState_BF1[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_r_currentState_BF1[0]_i_3 
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .O(\FSM_sequential_r_currentState_BF1[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_r_currentState_BF1[0]_i_4 
       (.I0(r_cycleCounter_reg[5]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .O(\FSM_sequential_r_currentState_BF1[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2F000F0000000F00)) 
    \FSM_sequential_r_currentState_BF1[1]_i_1 
       (.I0(r_currentState_BF1[1]),
        .I1(r_currentState_BF1[0]),
        .I2(\FSM_sequential_r_currentState_BF1[1]_i_3_n_0 ),
        .I3(fftEn_IBUF),
        .I4(\FSM_sequential_r_currentState_BF1[1]_i_4_n_0 ),
        .I5(r_addGen1_reg__0),
        .O(\FSM_sequential_r_currentState_BF1[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_r_currentState_BF1[1]_i_2 
       (.I0(rstn_IBUF),
        .O(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFF8FF)) 
    \FSM_sequential_r_currentState_BF1[1]_i_3 
       (.I0(r_cycleCounter_reg[4]),
        .I1(r_cycleCounter_reg[3]),
        .I2(r_currentState_BF1[1]),
        .I3(r_currentState_BF1[0]),
        .I4(r_cycleCounter_reg[5]),
        .O(\FSM_sequential_r_currentState_BF1[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_r_currentState_BF1[1]_i_4 
       (.I0(r_addGen1_reg[1]),
        .I1(r_addGen1_reg[0]),
        .I2(r_addGen1_reg[2]),
        .O(\FSM_sequential_r_currentState_BF1[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "rstnState:00,bufferState:01,activeState:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_currentState_BF1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\FSM_sequential_r_currentState_BF1[0]_i_1_n_0 ),
        .Q(r_currentState_BF1[0]));
  (* FSM_ENCODED_STATES = "rstnState:00,bufferState:01,activeState:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_currentState_BF1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\FSM_sequential_r_currentState_BF1[1]_i_1_n_0 ),
        .Q(r_currentState_BF1[1]));
  LUT6 #(
    .INIT(64'h000E000E0000000E)) 
    \FSM_sequential_r_currentState_BF2[0]_i_1 
       (.I0(\FSM_sequential_r_currentState_BF2[1]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(\FSM_sequential_r_currentState_BF2[0]_i_2_n_0 ),
        .I3(\FSM_sequential_r_currentState_BF2[0]_i_3_n_0 ),
        .I4(\FSM_sequential_r_currentState_BF2[1]_i_4_n_0 ),
        .I5(\FSM_sequential_r_currentState_BF2[0]_i_4_n_0 ),
        .O(\FSM_sequential_r_currentState_BF2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    \FSM_sequential_r_currentState_BF2[0]_i_2 
       (.I0(r_addGen2_reg[0]),
        .I1(r_addGen2_reg[1]),
        .I2(r_addGen2_reg__0[2]),
        .I3(r_addGen2_reg__0[4]),
        .I4(r_addGen2_reg__0[3]),
        .I5(\FSM_sequential_r_currentState_BF2[0]_i_5_n_0 ),
        .O(\FSM_sequential_r_currentState_BF2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \FSM_sequential_r_currentState_BF2[0]_i_3 
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[5]),
        .I2(r_cycleCounter_reg[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fftEn_IBUF),
        .O(\FSM_sequential_r_currentState_BF2[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    \FSM_sequential_r_currentState_BF2[0]_i_4 
       (.I0(r_addGen2_reg__0[2]),
        .I1(r_addGen2_reg[1]),
        .I2(r_addGen2_reg__0[3]),
        .I3(r_addGen2_reg__0[4]),
        .O(\FSM_sequential_r_currentState_BF2[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_r_currentState_BF2[0]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\FSM_sequential_r_currentState_BF2[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \FSM_sequential_r_currentState_BF2[1]_i_1 
       (.I0(fftEn_IBUF),
        .I1(\FSM_sequential_r_currentState_BF2[1]_i_2_n_0 ),
        .I2(\FSM_sequential_r_currentState_BF2[1]_i_3_n_0 ),
        .I3(\FSM_sequential_r_currentState_BF2[1]_i_4_n_0 ),
        .O(\FSM_sequential_r_currentState_BF2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004800000)) 
    \FSM_sequential_r_currentState_BF2[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(r_addGen2_reg__0[4]),
        .I3(r_addGen2_reg__0[3]),
        .I4(r_addGen2_reg__0[2]),
        .I5(\FSM_sequential_r_currentState_BF2[1]_i_5_n_0 ),
        .O(\FSM_sequential_r_currentState_BF2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1555155515555555)) 
    \FSM_sequential_r_currentState_BF2[1]_i_3 
       (.I0(r_cycleCounter_reg[5]),
        .I1(r_cycleCounter_reg[4]),
        .I2(r_cycleCounter_reg[3]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[0]),
        .I5(r_cycleCounter_reg[1]),
        .O(\FSM_sequential_r_currentState_BF2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4440444044400000)) 
    \FSM_sequential_r_currentState_BF2[1]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(r_addGen2_reg__0[3]),
        .I3(r_addGen2_reg__0[4]),
        .I4(\FSM_sequential_r_currentState_BF2[1]_i_5_n_0 ),
        .I5(r_addGen2_reg__0[2]),
        .O(\FSM_sequential_r_currentState_BF2[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_r_currentState_BF2[1]_i_5 
       (.I0(r_addGen2_reg[0]),
        .I1(r_addGen2_reg[1]),
        .O(\FSM_sequential_r_currentState_BF2[1]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "rstnState:00,activeState:10,bufferState:01,activeStateJ:11" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_currentState_BF2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\FSM_sequential_r_currentState_BF2[0]_i_1_n_0 ),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "rstnState:00,activeState:10,bufferState:01,activeStateJ:11" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_currentState_BF2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\FSM_sequential_r_currentState_BF2[1]_i_1_n_0 ),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_r_currentState_BF3[0]_i_1 
       (.I0(fftEn_IBUF),
        .I1(\FSM_sequential_r_currentState_BF3[0]_i_2_n_0 ),
        .O(\FSM_sequential_r_currentState_BF3[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4E0F4FFF4FF)) 
    \FSM_sequential_r_currentState_BF3[0]_i_2 
       (.I0(r_addGen3[0]),
        .I1(r_addGen3[1]),
        .I2(r_currentState_BF3[0]),
        .I3(r_currentState_BF3[1]),
        .I4(r_cycleCounter_reg[5]),
        .I5(\FSM_sequential_r_currentState_BF3[0]_i_3_n_0 ),
        .O(\FSM_sequential_r_currentState_BF3[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \FSM_sequential_r_currentState_BF3[0]_i_3 
       (.I0(r_cycleCounter_reg[2]),
        .I1(r_cycleCounter_reg[3]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[4]),
        .I4(r_cycleCounter_reg[5]),
        .I5(r_currentState_BF3[0]),
        .O(\FSM_sequential_r_currentState_BF3[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h002000000020A800)) 
    \FSM_sequential_r_currentState_BF3[1]_i_1 
       (.I0(fftEn_IBUF),
        .I1(r_addGen3[0]),
        .I2(r_addGen3[1]),
        .I3(r_currentState_BF3[0]),
        .I4(r_currentState_BF3[1]),
        .I5(r_cycleCounter_reg[5]),
        .O(\FSM_sequential_r_currentState_BF3[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "rstnState:00,bufferState:01,activeState:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_currentState_BF3_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\FSM_sequential_r_currentState_BF3[0]_i_1_n_0 ),
        .Q(r_currentState_BF3[0]));
  (* FSM_ENCODED_STATES = "rstnState:00,bufferState:01,activeState:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_currentState_BF3_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\FSM_sequential_r_currentState_BF3[1]_i_1_n_0 ),
        .Q(r_currentState_BF3[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_sequential_r_currentState_BF4[0]_i_1 
       (.I0(fftEn_IBUF),
        .I1(\FSM_sequential_r_currentState_BF4[0]_i_2_n_0 ),
        .I2(\FSM_sequential_r_currentState_BF4_reg[1]_0 [1]),
        .O(\FSM_sequential_r_currentState_BF4[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFE0EFE)) 
    \FSM_sequential_r_currentState_BF4[0]_i_2 
       (.I0(r_cycleCounter_reg[5]),
        .I1(\FSM_sequential_r_currentState_BF4[0]_i_3_n_0 ),
        .I2(\FSM_sequential_r_currentState_BF4_reg[1]_0 [0]),
        .I3(r_addGen3[0]),
        .I4(r_addGen3[1]),
        .I5(\FSM_sequential_r_currentState_BF4[1]_i_2_n_0 ),
        .O(\FSM_sequential_r_currentState_BF4[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \FSM_sequential_r_currentState_BF4[0]_i_3 
       (.I0(r_cycleCounter_reg[4]),
        .I1(r_cycleCounter_reg[2]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[0]),
        .I4(r_cycleCounter_reg[3]),
        .O(\FSM_sequential_r_currentState_BF4[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_sequential_r_currentState_BF4[1]_i_1 
       (.I0(\FSM_sequential_r_currentState_BF4_reg[1]_0 [0]),
        .I1(fftEn_IBUF),
        .I2(\FSM_sequential_r_currentState_BF4_reg[1]_0 [1]),
        .I3(\FSM_sequential_r_currentState_BF4[1]_i_2_n_0 ),
        .O(\FSM_sequential_r_currentState_BF4[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \FSM_sequential_r_currentState_BF4[1]_i_2 
       (.I0(r_cycleCounter_reg[5]),
        .I1(r_cycleCounter_reg[3]),
        .I2(r_cycleCounter_reg[2]),
        .I3(r_cycleCounter_reg[4]),
        .I4(r_cycleCounter_reg[0]),
        .I5(r_cycleCounter_reg[1]),
        .O(\FSM_sequential_r_currentState_BF4[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "bufferState:01,rstnState:00,activeState:11,activeStateJ:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_currentState_BF4_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\FSM_sequential_r_currentState_BF4[0]_i_1_n_0 ),
        .Q(\FSM_sequential_r_currentState_BF4_reg[1]_0 [0]));
  (* FSM_ENCODED_STATES = "bufferState:01,rstnState:00,activeState:11,activeStateJ:10" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_r_currentState_BF4_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\FSM_sequential_r_currentState_BF4[1]_i_1_n_0 ),
        .Q(\FSM_sequential_r_currentState_BF4_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__0_i_1
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[7]),
        .I3(I_out0[7]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_7 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__0_i_1__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[7] [3]),
        .I3(\Q_out_reg[15]_0 [7]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_8 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__0_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[6]),
        .I3(I_out0[6]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_7 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__0_i_2__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[7] [2]),
        .I3(\Q_out_reg[15]_0 [6]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_8 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__0_i_3
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[5]),
        .I3(I_out0[5]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_7 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__0_i_3__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[7] [1]),
        .I3(\Q_out_reg[15]_0 [5]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_8 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__0_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[4]),
        .I3(I_out0[4]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_7 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__0_i_4__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[7] [0]),
        .I3(\Q_out_reg[15]_0 [4]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_8 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__1_i_1
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[11]),
        .I3(I_out0[11]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_8 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__1_i_1__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[11] [3]),
        .I3(\Q_out_reg[15]_0 [11]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_9 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__1_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[10]),
        .I3(I_out0[10]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_8 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__1_i_2__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[11] [2]),
        .I3(\Q_out_reg[15]_0 [10]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_9 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__1_i_3
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[9]),
        .I3(I_out0[9]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_8 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__1_i_3__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[11] [1]),
        .I3(\Q_out_reg[15]_0 [9]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_9 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__1_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[8]),
        .I3(I_out0[8]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_8 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__1_i_4__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[11] [0]),
        .I3(\Q_out_reg[15]_0 [8]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_9 [0]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    __137_carry__2_i_1
       (.I0(I_out0[15]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(I_in_IBUF[15]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_3 [3]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    __137_carry__2_i_1__0
       (.I0(\Q_out_reg[15]_0 [15]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(\Q_out_reg[15] [3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_3 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__2_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[14]),
        .I3(I_out0[14]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_3 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__2_i_2__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[15] [2]),
        .I3(\Q_out_reg[15]_0 [14]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_3 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__2_i_3
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[13]),
        .I3(I_out0[13]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_3 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__2_i_3__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[15] [1]),
        .I3(\Q_out_reg[15]_0 [13]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_3 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__2_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[12]),
        .I3(I_out0[12]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_3 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry__2_i_4__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[15] [0]),
        .I3(\Q_out_reg[15]_0 [12]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_3 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry_i_1
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[3]),
        .I3(I_out0[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_6 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry_i_1__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[3] [3]),
        .I3(\Q_out_reg[15]_0 [3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_7 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[2]),
        .I3(I_out0[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_6 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry_i_2__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[3] [2]),
        .I3(\Q_out_reg[15]_0 [2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_7 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry_i_3
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[1]),
        .I3(I_out0[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_6 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry_i_3__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[3] [1]),
        .I3(\Q_out_reg[15]_0 [1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_7 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(I_in_IBUF[0]),
        .I3(I_out0[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_6 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __137_carry_i_4__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(\Q_out_reg[3] [0]),
        .I3(\Q_out_reg[15]_0 [0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_7 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__0_i_1
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[7]),
        .I3(Q_out0[7]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_4 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__0_i_1__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[7]),
        .I3(\I_out_reg[15] [7]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_5 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__0_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[6]),
        .I3(Q_out0[6]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_4 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__0_i_2__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[6]),
        .I3(\I_out_reg[15] [6]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_5 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__0_i_3
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[5]),
        .I3(Q_out0[5]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_4 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__0_i_3__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[5]),
        .I3(\I_out_reg[15] [5]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_5 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__0_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[4]),
        .I3(Q_out0[4]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_4 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__0_i_4__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[4]),
        .I3(\I_out_reg[15] [4]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_5 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__1_i_1
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[11]),
        .I3(Q_out0[11]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_5 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__1_i_1__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[11]),
        .I3(\I_out_reg[15] [11]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_6 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__1_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[10]),
        .I3(Q_out0[10]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_5 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__1_i_2__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[10]),
        .I3(\I_out_reg[15] [10]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_6 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__1_i_3
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[9]),
        .I3(Q_out0[9]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_5 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__1_i_3__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[9]),
        .I3(\I_out_reg[15] [9]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_6 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__1_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[8]),
        .I3(Q_out0[8]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_5 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__1_i_4__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[8]),
        .I3(\I_out_reg[15] [8]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_6 [0]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    __45_carry__2_i_1
       (.I0(Q_out0[15]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(Q_in_IBUF[15]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_2 [3]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    __45_carry__2_i_1__0
       (.I0(\I_out_reg[15] [15]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(I_in__0[15]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_2 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__2_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[14]),
        .I3(Q_out0[14]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__2_i_2__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[14]),
        .I3(\I_out_reg[15] [14]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__2_i_3
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[13]),
        .I3(Q_out0[13]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__2_i_3__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[13]),
        .I3(\I_out_reg[15] [13]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__2_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[12]),
        .I3(Q_out0[12]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry__2_i_4__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[12]),
        .I3(\I_out_reg[15] [12]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry_i_1
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[3]),
        .I3(Q_out0[3]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry_i_1__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[3]),
        .I3(\I_out_reg[15] [3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_4 [3]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[2]),
        .I3(Q_out0[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry_i_2__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[2]),
        .I3(\I_out_reg[15] [2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_4 [2]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry_i_3
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[1]),
        .I3(Q_out0[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry_i_3__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[1]),
        .I3(\I_out_reg[15] [1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_4 [1]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(Q_in_IBUF[0]),
        .I3(Q_out0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hBF40)) 
    __45_carry_i_4__0
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(I_in__0[0]),
        .I3(\I_out_reg[15] [0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_4 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_addGen1[0]_i_1 
       (.I0(r_addGen1_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_addGen1[1]_i_1 
       (.I0(r_addGen1_reg[0]),
        .I1(r_addGen1_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \r_addGen1[2]_i_1 
       (.I0(r_addGen1_reg[2]),
        .I1(r_addGen1_reg[1]),
        .I2(r_addGen1_reg[0]),
        .O(\r_addGen1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \r_addGen1[3]_i_1 
       (.I0(r_addGen1_reg__0),
        .I1(r_addGen1_reg[2]),
        .I2(r_addGen1_reg[0]),
        .I3(r_addGen1_reg[1]),
        .O(\r_addGen1[3]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(p_0_in[0]),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen1_reg[0]));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(p_0_in[1]),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen1_reg[1]));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(\r_addGen1[2]_i_1_n_0 ),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen1_reg[2]));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(\r_addGen1[3]_i_1_n_0 ),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen1_reg__0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_addGen2[0]_i_1 
       (.I0(r_addGen2_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_addGen2[1]_i_1 
       (.I0(r_addGen2_reg[0]),
        .I1(r_addGen2_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \r_addGen2[2]_i_1 
       (.I0(r_addGen2_reg__0[2]),
        .I1(r_addGen2_reg[1]),
        .I2(r_addGen2_reg[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \r_addGen2[3]_i_1 
       (.I0(r_addGen2_reg__0[2]),
        .I1(r_addGen2_reg[1]),
        .I2(r_addGen2_reg[0]),
        .I3(r_addGen2_reg__0[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \r_addGen2[4]_i_1 
       (.I0(r_addGen2_reg__0[4]),
        .I1(r_addGen2_reg__0[2]),
        .I2(r_addGen2_reg[1]),
        .I3(r_addGen2_reg[0]),
        .I4(r_addGen2_reg__0[3]),
        .O(p_0_in__1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \r_addGen2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(r_addGen2_reg[0]));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(p_0_in__1[1]),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen2_reg[1]));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(p_0_in__1[2]),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen2_reg__0[2]));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(p_0_in__1[3]),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen2_reg__0[3]));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(p_0_in__1[4]),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen2_reg__0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_addGen3[0]_i_1 
       (.I0(r_addGen3[0]),
        .O(\r_addGen3[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_addGen3[1]_i_1 
       (.I0(r_addGen3[0]),
        .I1(r_addGen3[1]),
        .O(\r_addGen3[1]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \r_addGen3_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .D(\r_addGen3[0]_i_1_n_0 ),
        .PRE(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .Q(r_addGen3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \r_addGen3_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\r_addGen3[1]_i_1_n_0 ),
        .Q(r_addGen3[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \r_cycleCounter[0]_i_1 
       (.I0(r_cycleCounter_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_cycleCounter[1]_i_1 
       (.I0(r_cycleCounter_reg[0]),
        .I1(r_cycleCounter_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \r_cycleCounter[2]_i_1 
       (.I0(r_cycleCounter_reg[2]),
        .I1(r_cycleCounter_reg[1]),
        .I2(r_cycleCounter_reg[0]),
        .O(\r_cycleCounter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \r_cycleCounter[3]_i_1 
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \r_cycleCounter[4]_i_1 
       (.I0(r_cycleCounter_reg[1]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[3]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \r_cycleCounter[5]_i_1 
       (.I0(r_cycleCounter_reg[5]),
        .I1(r_cycleCounter_reg[1]),
        .I2(r_cycleCounter_reg[0]),
        .I3(r_cycleCounter_reg[3]),
        .I4(r_cycleCounter_reg[2]),
        .I5(r_cycleCounter_reg[4]),
        .O(p_0_in__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \r_cycleCounter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(r_cycleCounter_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \r_cycleCounter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(r_cycleCounter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \r_cycleCounter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(\r_cycleCounter[2]_i_1_n_0 ),
        .Q(r_cycleCounter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \r_cycleCounter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(r_cycleCounter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \r_cycleCounter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(p_0_in__0[4]),
        .Q(r_cycleCounter_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \r_cycleCounter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(fftEn_IBUF),
        .CLR(\FSM_sequential_r_currentState_BF1[1]_i_2_n_0 ),
        .D(p_0_in__0[5]),
        .Q(r_cycleCounter_reg[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_0_0_i_1
       (.I0(I_in__0[0]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_3_3[0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [0]));
  LUT3 #(
    .INIT(8'h60)) 
    r_sdf_ram_I_reg_0_1_0_0_i_2
       (.I0(r_currentState_BF3[0]),
        .I1(r_currentState_BF3[1]),
        .I2(r_addGen3[0]),
        .O(sdf_addr));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_10_10_i_1
       (.I0(I_in__0[10]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_11_11[2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_11_11_i_1
       (.I0(I_in__0[11]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_11_11[3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_12_12_i_1
       (.I0(I_in__0[12]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_15_15[0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_13_13_i_1
       (.I0(I_in__0[13]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_15_15[1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_14_14_i_1
       (.I0(I_in__0[14]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_15_15[2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_15_15_i_1
       (.I0(I_in__0[15]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_15_15[3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_1_1_i_1
       (.I0(I_in__0[1]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_3_3[1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_2_2_i_1
       (.I0(I_in__0[2]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_3_3[2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_3_3_i_1
       (.I0(I_in__0[3]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_3_3[3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_4_4_i_1
       (.I0(I_in__0[4]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_7_7[0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_5_5_i_1
       (.I0(I_in__0[5]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_7_7[1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_6_6_i_1
       (.I0(I_in__0[6]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_7_7[2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_7_7_i_1
       (.I0(I_in__0[7]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_7_7[3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_8_8_i_1
       (.I0(I_in__0[8]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_11_11[0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_1_9_9_i_1
       (.I0(I_in__0[9]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_I_reg_0_1_11_11[1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_1 [9]));
  LUT3 #(
    .INIT(8'hA8)) 
    r_sdf_ram_I_reg_0_3_0_0_i_2
       (.I0(r_addGen2_reg[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(sdf_2_addr[0]));
  LUT3 #(
    .INIT(8'hA8)) 
    r_sdf_ram_I_reg_0_3_0_0_i_3
       (.I0(r_addGen2_reg[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(sdf_2_addr[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_0_0_i_1
       (.I0(I_in_IBUF[0]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_3_3[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_10_10_i_1
       (.I0(I_in_IBUF[10]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_11_11[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_11_11_i_1
       (.I0(I_in_IBUF[11]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_11_11[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_12_12_i_1
       (.I0(I_in_IBUF[12]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_15_15[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_13_13_i_1
       (.I0(I_in_IBUF[13]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_15_15[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_14_14_i_1
       (.I0(I_in_IBUF[14]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_15_15[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_15_15_i_1
       (.I0(I_in_IBUF[15]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_15_15[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_1_1_i_1
       (.I0(I_in_IBUF[1]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_3_3[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_2_2_i_1
       (.I0(I_in_IBUF[2]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_3_3[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_3_3_i_1
       (.I0(I_in_IBUF[3]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_3_3[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_4_4_i_1
       (.I0(I_in_IBUF[4]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_7_7[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_5_5_i_1
       (.I0(I_in_IBUF[5]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_7_7[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_6_6_i_1
       (.I0(I_in_IBUF[6]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_7_7[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_7_7_i_1
       (.I0(I_in_IBUF[7]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_7_7[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_8_8_i_1
       (.I0(I_in_IBUF[8]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_11_11[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_I_reg_0_7_9_9_i_1
       (.I0(I_in_IBUF[9]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_I_reg_0_7_11_11[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_0_0_i_1
       (.I0(\Q_out_reg[3] [0]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_3_3[0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_10_10_i_1
       (.I0(\Q_out_reg[11] [2]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_11_11[2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_11_11_i_1
       (.I0(\Q_out_reg[11] [3]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_11_11[3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_12_12_i_1
       (.I0(\Q_out_reg[15] [0]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_15_15[0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_13_13_i_1
       (.I0(\Q_out_reg[15] [1]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_15_15[1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_14_14_i_1
       (.I0(\Q_out_reg[15] [2]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_15_15[2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_15_15_i_1
       (.I0(\Q_out_reg[15] [3]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_15_15[3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_1_1_i_1
       (.I0(\Q_out_reg[3] [1]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_3_3[1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_2_2_i_1
       (.I0(\Q_out_reg[3] [2]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_3_3[2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_3_3_i_1
       (.I0(\Q_out_reg[3] [3]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_3_3[3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_4_4_i_1
       (.I0(\Q_out_reg[7] [0]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_7_7[0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_5_5_i_1
       (.I0(\Q_out_reg[7] [1]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_7_7[1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_6_6_i_1
       (.I0(\Q_out_reg[7] [2]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_7_7[2]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_7_7_i_1
       (.I0(\Q_out_reg[7] [3]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_7_7[3]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_8_8_i_1
       (.I0(\Q_out_reg[11] [0]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_11_11[0]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_1_9_9_i_1
       (.I0(\Q_out_reg[11] [1]),
        .I1(r_currentState_BF3[0]),
        .I2(r_currentState_BF3[1]),
        .I3(r_sdf_ram_Q_reg_0_1_11_11[1]),
        .O(\FSM_sequential_r_currentState_BF3_reg[0]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_1
       (.I0(Q_in_IBUF[0]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(O[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [0]));
  LUT3 #(
    .INIT(8'h60)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_2
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(r_addGen1_reg[0]),
        .O(I5[0]));
  LUT3 #(
    .INIT(8'h28)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_3
       (.I0(r_addGen1_reg[1]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .O(I5[1]));
  LUT3 #(
    .INIT(8'h60)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_4
       (.I0(r_currentState_BF1[0]),
        .I1(r_currentState_BF1[1]),
        .I2(r_addGen1_reg[2]),
        .O(I5[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_10_10_i_1
       (.I0(Q_in_IBUF[10]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_11_11[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_11_11_i_1
       (.I0(Q_in_IBUF[11]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_11_11[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_12_12_i_1
       (.I0(Q_in_IBUF[12]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_15_15[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_13_13_i_1
       (.I0(Q_in_IBUF[13]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_15_15[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_14_14_i_1
       (.I0(Q_in_IBUF[14]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_15_15[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_15_15_i_1
       (.I0(Q_in_IBUF[15]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_15_15[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_1_1_i_1
       (.I0(Q_in_IBUF[1]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(O[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_2_2_i_1
       (.I0(Q_in_IBUF[2]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(O[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_3_3_i_1
       (.I0(Q_in_IBUF[3]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(O[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_4_4_i_1
       (.I0(Q_in_IBUF[4]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_7_7[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_5_5_i_1
       (.I0(Q_in_IBUF[5]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_7_7[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_6_6_i_1
       (.I0(Q_in_IBUF[6]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_7_7[2]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_7_7_i_1
       (.I0(Q_in_IBUF[7]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_7_7[3]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_8_8_i_1
       (.I0(Q_in_IBUF[8]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_11_11[0]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    r_sdf_ram_Q_reg_0_7_9_9_i_1
       (.I0(Q_in_IBUF[9]),
        .I1(r_currentState_BF1[0]),
        .I2(r_currentState_BF1[1]),
        .I3(r_sdf_ram_Q_reg_0_7_11_11[1]),
        .O(\FSM_sequential_r_currentState_BF1_reg[0]_1 [9]));
  LUT6 #(
    .INIT(64'h00000C0008000000)) 
    yr1__0_i_1
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[4]),
        .I2(r_cycleCounter_reg[5]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[0]),
        .I5(r_cycleCounter_reg[1]),
        .O(\r_cycleCounter_reg[3]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF8D5FFFFFFFF)) 
    yr1__0_i_2
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[5]),
        .I5(r_cycleCounter_reg[4]),
        .O(\r_cycleCounter_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000000080408)) 
    yr1__0_i_3
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[4]),
        .I2(r_cycleCounter_reg[5]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[0]),
        .I5(r_cycleCounter_reg[1]),
        .O(\r_cycleCounter_reg[3]_0 [6]));
  LUT6 #(
    .INIT(64'h0030101010000000)) 
    yr1__0_i_4
       (.I0(r_cycleCounter_reg[0]),
        .I1(r_cycleCounter_reg[5]),
        .I2(r_cycleCounter_reg[4]),
        .I3(r_cycleCounter_reg[1]),
        .I4(r_cycleCounter_reg[2]),
        .I5(r_cycleCounter_reg[3]),
        .O(\r_cycleCounter_reg[3]_0 [5]));
  LUT6 #(
    .INIT(64'h0017000000100000)) 
    yr1__0_i_5
       (.I0(r_cycleCounter_reg[1]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[2]),
        .I3(r_cycleCounter_reg[5]),
        .I4(r_cycleCounter_reg[4]),
        .I5(r_cycleCounter_reg[3]),
        .O(\r_cycleCounter_reg[3]_0 [4]));
  LUT6 #(
    .INIT(64'h0000020000008400)) 
    yr1__0_i_6
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[2]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[4]),
        .I4(r_cycleCounter_reg[5]),
        .I5(r_cycleCounter_reg[0]),
        .O(\r_cycleCounter_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'h0000180200000000)) 
    yr1__0_i_7
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[5]),
        .I5(r_cycleCounter_reg[4]),
        .O(\r_cycleCounter_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h1030100010000000)) 
    yr1__0_i_8
       (.I0(r_cycleCounter_reg[0]),
        .I1(r_cycleCounter_reg[5]),
        .I2(r_cycleCounter_reg[4]),
        .I3(r_cycleCounter_reg[1]),
        .I4(r_cycleCounter_reg[2]),
        .I5(r_cycleCounter_reg[3]),
        .O(\r_cycleCounter_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h0021000000000000)) 
    yr1__0_i_9
       (.I0(r_cycleCounter_reg[1]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[2]),
        .I3(r_cycleCounter_reg[5]),
        .I4(r_cycleCounter_reg[4]),
        .I5(r_cycleCounter_reg[3]),
        .O(\r_cycleCounter_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h0022022200202020)) 
    yr1_i_17
       (.I0(r_cycleCounter_reg[4]),
        .I1(r_cycleCounter_reg[5]),
        .I2(r_cycleCounter_reg[2]),
        .I3(r_cycleCounter_reg[1]),
        .I4(r_cycleCounter_reg[0]),
        .I5(r_cycleCounter_reg[3]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    yr1_i_18
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[4]),
        .I2(r_cycleCounter_reg[5]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[0]),
        .I5(r_cycleCounter_reg[1]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h0064000000300000)) 
    yr1_i_19
       (.I0(r_cycleCounter_reg[1]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[2]),
        .I3(r_cycleCounter_reg[5]),
        .I4(r_cycleCounter_reg[4]),
        .I5(r_cycleCounter_reg[3]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    yr1_i_20
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[4]),
        .I2(r_cycleCounter_reg[5]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[0]),
        .I5(r_cycleCounter_reg[1]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h0000000800000808)) 
    yr1_i_21
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[4]),
        .I2(r_cycleCounter_reg[5]),
        .I3(r_cycleCounter_reg[2]),
        .I4(r_cycleCounter_reg[0]),
        .I5(r_cycleCounter_reg[1]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h0045000000300000)) 
    yr1_i_22
       (.I0(r_cycleCounter_reg[1]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[2]),
        .I3(r_cycleCounter_reg[5]),
        .I4(r_cycleCounter_reg[4]),
        .I5(r_cycleCounter_reg[3]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'h00000A000000EE00)) 
    yr1_i_23
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[2]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[4]),
        .I4(r_cycleCounter_reg[5]),
        .I5(r_cycleCounter_reg[0]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h0056000000300000)) 
    yr1_i_24
       (.I0(r_cycleCounter_reg[1]),
        .I1(r_cycleCounter_reg[0]),
        .I2(r_cycleCounter_reg[2]),
        .I3(r_cycleCounter_reg[5]),
        .I4(r_cycleCounter_reg[4]),
        .I5(r_cycleCounter_reg[3]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'h0000000000002800)) 
    yr1_i_25
       (.I0(r_cycleCounter_reg[3]),
        .I1(r_cycleCounter_reg[2]),
        .I2(r_cycleCounter_reg[1]),
        .I3(r_cycleCounter_reg[4]),
        .I4(r_cycleCounter_reg[5]),
        .I5(r_cycleCounter_reg[0]),
        .O(A[0]));
endmodule

(* DATA_WIDTH = "16" *) (* ROMAddr = "3" *) (* SDF_1_Addr = "3" *) 
(* SDF_2_Addr = "2" *) (* SDF_3_Addr = "2" *) (* SDF_4_Addr = "1" *) 
(* NotValidForBitStream *)
module fft_top
   (clk,
    rstn,
    fftEn,
    I_in,
    Q_in,
    I_out,
    Q_out,
    fftValid);
  input clk;
  input rstn;
  input fftEn;
  input [15:0]I_in;
  input [15:0]Q_in;
  output [15:0]I_out;
  output [15:0]Q_out;
  output fftValid;

  wire A0;
  wire BF1_n_0;
  wire BF1_n_1;
  wire BF1_n_10;
  wire BF1_n_101;
  wire BF1_n_102;
  wire BF1_n_103;
  wire BF1_n_104;
  wire BF1_n_105;
  wire BF1_n_106;
  wire BF1_n_107;
  wire BF1_n_108;
  wire BF1_n_109;
  wire BF1_n_11;
  wire BF1_n_110;
  wire BF1_n_111;
  wire BF1_n_112;
  wire BF1_n_113;
  wire BF1_n_114;
  wire BF1_n_115;
  wire BF1_n_116;
  wire BF1_n_117;
  wire BF1_n_118;
  wire BF1_n_119;
  wire BF1_n_12;
  wire BF1_n_120;
  wire BF1_n_121;
  wire BF1_n_122;
  wire BF1_n_123;
  wire BF1_n_124;
  wire BF1_n_125;
  wire BF1_n_126;
  wire BF1_n_127;
  wire BF1_n_128;
  wire BF1_n_129;
  wire BF1_n_13;
  wire BF1_n_130;
  wire BF1_n_131;
  wire BF1_n_132;
  wire BF1_n_133;
  wire BF1_n_134;
  wire BF1_n_135;
  wire BF1_n_136;
  wire BF1_n_137;
  wire BF1_n_138;
  wire BF1_n_139;
  wire BF1_n_14;
  wire BF1_n_140;
  wire BF1_n_141;
  wire BF1_n_142;
  wire BF1_n_143;
  wire BF1_n_144;
  wire BF1_n_15;
  wire BF1_n_16;
  wire BF1_n_17;
  wire BF1_n_18;
  wire BF1_n_19;
  wire BF1_n_2;
  wire BF1_n_20;
  wire BF1_n_21;
  wire BF1_n_22;
  wire BF1_n_23;
  wire BF1_n_24;
  wire BF1_n_25;
  wire BF1_n_26;
  wire BF1_n_27;
  wire BF1_n_28;
  wire BF1_n_29;
  wire BF1_n_3;
  wire BF1_n_30;
  wire BF1_n_31;
  wire BF1_n_32;
  wire BF1_n_33;
  wire BF1_n_34;
  wire BF1_n_35;
  wire BF1_n_4;
  wire BF1_n_5;
  wire BF1_n_52;
  wire BF1_n_53;
  wire BF1_n_54;
  wire BF1_n_55;
  wire BF1_n_56;
  wire BF1_n_57;
  wire BF1_n_58;
  wire BF1_n_59;
  wire BF1_n_6;
  wire BF1_n_60;
  wire BF1_n_61;
  wire BF1_n_62;
  wire BF1_n_63;
  wire BF1_n_64;
  wire BF1_n_65;
  wire BF1_n_66;
  wire BF1_n_67;
  wire BF1_n_68;
  wire BF1_n_69;
  wire BF1_n_7;
  wire BF1_n_70;
  wire BF1_n_71;
  wire BF1_n_72;
  wire BF1_n_73;
  wire BF1_n_74;
  wire BF1_n_75;
  wire BF1_n_76;
  wire BF1_n_77;
  wire BF1_n_78;
  wire BF1_n_79;
  wire BF1_n_8;
  wire BF1_n_80;
  wire BF1_n_81;
  wire BF1_n_82;
  wire BF1_n_83;
  wire BF1_n_84;
  wire BF1_n_9;
  wire BF2_n_0;
  wire BF2_n_1;
  wire BF2_n_10;
  wire BF2_n_11;
  wire BF2_n_12;
  wire BF2_n_13;
  wire BF2_n_14;
  wire BF2_n_15;
  wire BF2_n_16;
  wire BF2_n_17;
  wire BF2_n_18;
  wire BF2_n_19;
  wire BF2_n_2;
  wire BF2_n_20;
  wire BF2_n_21;
  wire BF2_n_22;
  wire BF2_n_23;
  wire BF2_n_24;
  wire BF2_n_25;
  wire BF2_n_26;
  wire BF2_n_27;
  wire BF2_n_28;
  wire BF2_n_29;
  wire BF2_n_3;
  wire BF2_n_30;
  wire BF2_n_31;
  wire BF2_n_32;
  wire BF2_n_33;
  wire BF2_n_34;
  wire BF2_n_35;
  wire BF2_n_36;
  wire BF2_n_37;
  wire BF2_n_38;
  wire BF2_n_39;
  wire BF2_n_4;
  wire BF2_n_40;
  wire BF2_n_41;
  wire BF2_n_42;
  wire BF2_n_43;
  wire BF2_n_44;
  wire BF2_n_45;
  wire BF2_n_46;
  wire BF2_n_47;
  wire BF2_n_48;
  wire BF2_n_49;
  wire BF2_n_5;
  wire BF2_n_50;
  wire BF2_n_51;
  wire BF2_n_52;
  wire BF2_n_53;
  wire BF2_n_54;
  wire BF2_n_55;
  wire BF2_n_56;
  wire BF2_n_57;
  wire BF2_n_58;
  wire BF2_n_59;
  wire BF2_n_6;
  wire BF2_n_60;
  wire BF2_n_61;
  wire BF2_n_62;
  wire BF2_n_63;
  wire BF2_n_7;
  wire BF2_n_8;
  wire BF2_n_9;
  wire BF3_n_0;
  wire BF3_n_1;
  wire BF3_n_10;
  wire BF3_n_100;
  wire BF3_n_101;
  wire BF3_n_102;
  wire BF3_n_103;
  wire BF3_n_104;
  wire BF3_n_105;
  wire BF3_n_106;
  wire BF3_n_107;
  wire BF3_n_108;
  wire BF3_n_109;
  wire BF3_n_11;
  wire BF3_n_110;
  wire BF3_n_111;
  wire BF3_n_112;
  wire BF3_n_113;
  wire BF3_n_114;
  wire BF3_n_115;
  wire BF3_n_116;
  wire BF3_n_117;
  wire BF3_n_118;
  wire BF3_n_119;
  wire BF3_n_12;
  wire BF3_n_120;
  wire BF3_n_121;
  wire BF3_n_122;
  wire BF3_n_123;
  wire BF3_n_124;
  wire BF3_n_125;
  wire BF3_n_126;
  wire BF3_n_127;
  wire BF3_n_128;
  wire BF3_n_129;
  wire BF3_n_13;
  wire BF3_n_130;
  wire BF3_n_131;
  wire BF3_n_132;
  wire BF3_n_133;
  wire BF3_n_134;
  wire BF3_n_135;
  wire BF3_n_136;
  wire BF3_n_137;
  wire BF3_n_138;
  wire BF3_n_139;
  wire BF3_n_14;
  wire BF3_n_140;
  wire BF3_n_141;
  wire BF3_n_142;
  wire BF3_n_143;
  wire BF3_n_144;
  wire BF3_n_145;
  wire BF3_n_15;
  wire BF3_n_16;
  wire BF3_n_17;
  wire BF3_n_18;
  wire BF3_n_19;
  wire BF3_n_2;
  wire BF3_n_20;
  wire BF3_n_21;
  wire BF3_n_22;
  wire BF3_n_23;
  wire BF3_n_24;
  wire BF3_n_25;
  wire BF3_n_26;
  wire BF3_n_27;
  wire BF3_n_28;
  wire BF3_n_29;
  wire BF3_n_3;
  wire BF3_n_30;
  wire BF3_n_31;
  wire BF3_n_32;
  wire BF3_n_33;
  wire BF3_n_34;
  wire BF3_n_35;
  wire BF3_n_36;
  wire BF3_n_37;
  wire BF3_n_38;
  wire BF3_n_39;
  wire BF3_n_4;
  wire BF3_n_40;
  wire BF3_n_41;
  wire BF3_n_42;
  wire BF3_n_43;
  wire BF3_n_44;
  wire BF3_n_45;
  wire BF3_n_46;
  wire BF3_n_47;
  wire BF3_n_48;
  wire BF3_n_49;
  wire BF3_n_5;
  wire BF3_n_50;
  wire BF3_n_51;
  wire BF3_n_52;
  wire BF3_n_53;
  wire BF3_n_54;
  wire BF3_n_55;
  wire BF3_n_56;
  wire BF3_n_57;
  wire BF3_n_58;
  wire BF3_n_59;
  wire BF3_n_6;
  wire BF3_n_60;
  wire BF3_n_61;
  wire BF3_n_62;
  wire BF3_n_63;
  wire BF3_n_64;
  wire BF3_n_65;
  wire BF3_n_66;
  wire BF3_n_67;
  wire BF3_n_68;
  wire BF3_n_69;
  wire BF3_n_7;
  wire BF3_n_70;
  wire BF3_n_71;
  wire BF3_n_72;
  wire BF3_n_73;
  wire BF3_n_74;
  wire BF3_n_75;
  wire BF3_n_76;
  wire BF3_n_77;
  wire BF3_n_78;
  wire BF3_n_79;
  wire BF3_n_8;
  wire BF3_n_80;
  wire BF3_n_81;
  wire BF3_n_82;
  wire BF3_n_83;
  wire BF3_n_84;
  wire BF3_n_85;
  wire BF3_n_86;
  wire BF3_n_87;
  wire BF3_n_88;
  wire BF3_n_89;
  wire BF3_n_9;
  wire BF3_n_90;
  wire BF3_n_91;
  wire BF3_n_92;
  wire BF3_n_93;
  wire BF3_n_94;
  wire BF3_n_95;
  wire BF3_n_96;
  wire BF3_n_97;
  wire BF3_n_98;
  wire BF3_n_99;
  wire CMPLX_MUL_n_16;
  wire CMPLX_MUL_n_17;
  wire CMPLX_MUL_n_18;
  wire CMPLX_MUL_n_19;
  wire CMPLX_MUL_n_20;
  wire CMPLX_MUL_n_21;
  wire CMPLX_MUL_n_22;
  wire CMPLX_MUL_n_23;
  wire CMPLX_MUL_n_24;
  wire CMPLX_MUL_n_25;
  wire CMPLX_MUL_n_26;
  wire CMPLX_MUL_n_27;
  wire CMPLX_MUL_n_28;
  wire CMPLX_MUL_n_29;
  wire CMPLX_MUL_n_30;
  wire CMPLX_MUL_n_31;
  wire FFT_CTRL_n_100;
  wire FFT_CTRL_n_101;
  wire FFT_CTRL_n_102;
  wire FFT_CTRL_n_103;
  wire FFT_CTRL_n_104;
  wire FFT_CTRL_n_105;
  wire FFT_CTRL_n_106;
  wire FFT_CTRL_n_107;
  wire FFT_CTRL_n_108;
  wire FFT_CTRL_n_109;
  wire FFT_CTRL_n_110;
  wire FFT_CTRL_n_111;
  wire FFT_CTRL_n_112;
  wire FFT_CTRL_n_113;
  wire FFT_CTRL_n_114;
  wire FFT_CTRL_n_115;
  wire FFT_CTRL_n_116;
  wire FFT_CTRL_n_117;
  wire FFT_CTRL_n_118;
  wire FFT_CTRL_n_119;
  wire FFT_CTRL_n_12;
  wire FFT_CTRL_n_120;
  wire FFT_CTRL_n_121;
  wire FFT_CTRL_n_122;
  wire FFT_CTRL_n_123;
  wire FFT_CTRL_n_124;
  wire FFT_CTRL_n_125;
  wire FFT_CTRL_n_126;
  wire FFT_CTRL_n_127;
  wire FFT_CTRL_n_128;
  wire FFT_CTRL_n_129;
  wire FFT_CTRL_n_130;
  wire FFT_CTRL_n_131;
  wire FFT_CTRL_n_132;
  wire FFT_CTRL_n_133;
  wire FFT_CTRL_n_134;
  wire FFT_CTRL_n_135;
  wire FFT_CTRL_n_136;
  wire FFT_CTRL_n_137;
  wire FFT_CTRL_n_138;
  wire FFT_CTRL_n_139;
  wire FFT_CTRL_n_14;
  wire FFT_CTRL_n_140;
  wire FFT_CTRL_n_141;
  wire FFT_CTRL_n_142;
  wire FFT_CTRL_n_143;
  wire FFT_CTRL_n_144;
  wire FFT_CTRL_n_145;
  wire FFT_CTRL_n_146;
  wire FFT_CTRL_n_147;
  wire FFT_CTRL_n_148;
  wire FFT_CTRL_n_149;
  wire FFT_CTRL_n_15;
  wire FFT_CTRL_n_150;
  wire FFT_CTRL_n_151;
  wire FFT_CTRL_n_152;
  wire FFT_CTRL_n_153;
  wire FFT_CTRL_n_154;
  wire FFT_CTRL_n_155;
  wire FFT_CTRL_n_16;
  wire FFT_CTRL_n_17;
  wire FFT_CTRL_n_18;
  wire FFT_CTRL_n_19;
  wire FFT_CTRL_n_2;
  wire FFT_CTRL_n_20;
  wire FFT_CTRL_n_21;
  wire FFT_CTRL_n_22;
  wire FFT_CTRL_n_23;
  wire FFT_CTRL_n_24;
  wire FFT_CTRL_n_25;
  wire FFT_CTRL_n_26;
  wire FFT_CTRL_n_27;
  wire FFT_CTRL_n_28;
  wire FFT_CTRL_n_29;
  wire FFT_CTRL_n_30;
  wire FFT_CTRL_n_31;
  wire FFT_CTRL_n_32;
  wire FFT_CTRL_n_33;
  wire FFT_CTRL_n_34;
  wire FFT_CTRL_n_35;
  wire FFT_CTRL_n_36;
  wire FFT_CTRL_n_37;
  wire FFT_CTRL_n_38;
  wire FFT_CTRL_n_39;
  wire FFT_CTRL_n_40;
  wire FFT_CTRL_n_41;
  wire FFT_CTRL_n_42;
  wire FFT_CTRL_n_43;
  wire FFT_CTRL_n_44;
  wire FFT_CTRL_n_45;
  wire FFT_CTRL_n_46;
  wire FFT_CTRL_n_47;
  wire FFT_CTRL_n_48;
  wire FFT_CTRL_n_49;
  wire FFT_CTRL_n_50;
  wire FFT_CTRL_n_51;
  wire FFT_CTRL_n_52;
  wire FFT_CTRL_n_53;
  wire FFT_CTRL_n_54;
  wire FFT_CTRL_n_55;
  wire FFT_CTRL_n_56;
  wire FFT_CTRL_n_57;
  wire FFT_CTRL_n_58;
  wire FFT_CTRL_n_59;
  wire FFT_CTRL_n_60;
  wire FFT_CTRL_n_61;
  wire FFT_CTRL_n_62;
  wire FFT_CTRL_n_63;
  wire FFT_CTRL_n_64;
  wire FFT_CTRL_n_65;
  wire FFT_CTRL_n_66;
  wire FFT_CTRL_n_67;
  wire FFT_CTRL_n_68;
  wire FFT_CTRL_n_69;
  wire FFT_CTRL_n_70;
  wire FFT_CTRL_n_71;
  wire FFT_CTRL_n_72;
  wire FFT_CTRL_n_73;
  wire FFT_CTRL_n_74;
  wire FFT_CTRL_n_75;
  wire FFT_CTRL_n_76;
  wire FFT_CTRL_n_77;
  wire FFT_CTRL_n_78;
  wire FFT_CTRL_n_79;
  wire FFT_CTRL_n_80;
  wire FFT_CTRL_n_81;
  wire FFT_CTRL_n_82;
  wire FFT_CTRL_n_83;
  wire FFT_CTRL_n_86;
  wire FFT_CTRL_n_88;
  wire FFT_CTRL_n_91;
  wire FFT_CTRL_n_92;
  wire FFT_CTRL_n_93;
  wire FFT_CTRL_n_94;
  wire FFT_CTRL_n_95;
  wire FFT_CTRL_n_96;
  wire FFT_CTRL_n_97;
  wire FFT_CTRL_n_98;
  wire FFT_CTRL_n_99;
  wire [15:0]I_in;
  wire [15:0]I_in_IBUF;
  wire [15:0]I_in__0;
  wire [15:0]I_out;
  wire [15:0]I_out0;
  wire [15:0]I_out_OBUF;
  wire [15:0]I_out__0;
  wire [15:0]Q_in;
  wire [15:0]Q_in_IBUF;
  wire [15:0]Q_out;
  wire [15:0]Q_out_OBUF;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire fftEn;
  wire fftEn_IBUF;
  wire fftValid;
  wire [0:0]r_currentState_BF2;
  wire [0:0]r_currentState_BF4;
  wire [15:0]r_sdf_ram_I;
  wire [15:0]r_sdf_ram_Q;
  wire rstn;
  wire rstn_IBUF;
  wire s3;
  wire s6;
  wire [1:1]sdf_1_addr;
  wire [1:0]sdf_2_addr;
  wire [10:1]twiddleFactorI;

initial begin
 $sdf_annotate("fft_top_tb_time_synth.sdf",,,,"tool_control");
end
  butterfly_1 BF1
       (.I5({FFT_CTRL_n_86,sdf_1_addr,FFT_CTRL_n_88}),
        .I_in_IBUF(I_in_IBUF),
        .I_out0(I_out0),
        .\I_out_reg[11]_0 ({BF1_n_133,BF1_n_134,BF1_n_135,BF1_n_136}),
        .\I_out_reg[11]_1 ({FFT_CTRL_n_127,FFT_CTRL_n_128,FFT_CTRL_n_129,FFT_CTRL_n_130}),
        .\I_out_reg[14]_0 ({BF1_n_130,BF1_n_131,BF1_n_132}),
        .\I_out_reg[15]_0 (BF1_n_84),
        .\I_out_reg[15]_1 (I_out__0),
        .\I_out_reg[15]_2 ({FFT_CTRL_n_95,FFT_CTRL_n_96,FFT_CTRL_n_97,FFT_CTRL_n_98}),
        .\I_out_reg[3]_0 ({BF1_n_141,BF1_n_142,BF1_n_143,BF1_n_144}),
        .\I_out_reg[3]_1 ({FFT_CTRL_n_119,FFT_CTRL_n_120,FFT_CTRL_n_121,FFT_CTRL_n_122}),
        .\I_out_reg[7]_0 ({BF1_n_137,BF1_n_138,BF1_n_139,BF1_n_140}),
        .\I_out_reg[7]_1 ({FFT_CTRL_n_123,FFT_CTRL_n_124,FFT_CTRL_n_125,FFT_CTRL_n_126}),
        .O({BF1_n_0,BF1_n_1,BF1_n_2,BF1_n_3}),
        .Q({BF1_n_68,BF1_n_69,BF1_n_70,BF1_n_71,BF1_n_72,BF1_n_73,BF1_n_74,BF1_n_75,BF1_n_76,BF1_n_77,BF1_n_78,BF1_n_79,BF1_n_80,BF1_n_81,BF1_n_82,BF1_n_83}),
        .Q_in_IBUF(Q_in_IBUF),
        .Q_out0({BF1_n_4,BF1_n_5,BF1_n_6,BF1_n_7,BF1_n_8,BF1_n_9,BF1_n_10,BF1_n_11,BF1_n_12,BF1_n_13,BF1_n_14,BF1_n_15,BF1_n_16,BF1_n_17,BF1_n_18,BF1_n_19}),
        .Q_out0__45_carry__2({BF2_n_0,BF2_n_1,BF2_n_2,BF2_n_3,BF2_n_4,BF2_n_5,BF2_n_6,BF2_n_7,BF2_n_8,BF2_n_9,BF2_n_10,BF2_n_11,BF2_n_12,BF2_n_13,BF2_n_14,BF2_n_15}),
        .\Q_out_reg[11]_0 ({BF1_n_109,BF1_n_110,BF1_n_111,BF1_n_112}),
        .\Q_out_reg[11]_1 ({BF1_n_121,BF1_n_122,BF1_n_123,BF1_n_124}),
        .\Q_out_reg[11]_2 ({FFT_CTRL_n_115,FFT_CTRL_n_116,FFT_CTRL_n_117,FFT_CTRL_n_118}),
        .\Q_out_reg[15]_0 ({BF1_n_64,BF1_n_65,BF1_n_66,BF1_n_67}),
        .\Q_out_reg[15]_1 ({BF1_n_125,BF1_n_126,BF1_n_127,BF1_n_128}),
        .\Q_out_reg[15]_2 (BF1_n_129),
        .\Q_out_reg[15]_3 ({FFT_CTRL_n_91,FFT_CTRL_n_92,FFT_CTRL_n_93,FFT_CTRL_n_94}),
        .\Q_out_reg[3]_0 ({BF1_n_101,BF1_n_102,BF1_n_103,BF1_n_104}),
        .\Q_out_reg[3]_1 ({BF1_n_113,BF1_n_114,BF1_n_115,BF1_n_116}),
        .\Q_out_reg[7]_0 ({BF1_n_105,BF1_n_106,BF1_n_107,BF1_n_108}),
        .\Q_out_reg[7]_1 ({BF1_n_117,BF1_n_118,BF1_n_119,BF1_n_120}),
        .\Q_out_reg[7]_2 ({FFT_CTRL_n_111,FFT_CTRL_n_112,FFT_CTRL_n_113,FFT_CTRL_n_114}),
        .S({FFT_CTRL_n_107,FFT_CTRL_n_108,FFT_CTRL_n_109,FFT_CTRL_n_110}),
        .__137_carry__2_i_1({FFT_CTRL_n_20,FFT_CTRL_n_21,FFT_CTRL_n_22,FFT_CTRL_n_23,FFT_CTRL_n_24,FFT_CTRL_n_25,FFT_CTRL_n_26,FFT_CTRL_n_27,FFT_CTRL_n_28,FFT_CTRL_n_29,FFT_CTRL_n_30,FFT_CTRL_n_31,FFT_CTRL_n_32,FFT_CTRL_n_33,FFT_CTRL_n_34,FFT_CTRL_n_35}),
        .__91_carry__0_i_4__1_0({BF1_n_52,BF1_n_53,BF1_n_54,BF1_n_55}),
        .__91_carry__1_i_4__1_0({BF1_n_56,BF1_n_57,BF1_n_58,BF1_n_59}),
        .__91_carry__2_i_4__1_0({BF1_n_60,BF1_n_61,BF1_n_62,BF1_n_63}),
        .__91_carry_i_4__1_0({BF1_n_32,BF1_n_33,BF1_n_34,BF1_n_35}),
        ._carry__0_i_4__2_0({BF1_n_20,BF1_n_21,BF1_n_22,BF1_n_23}),
        ._carry__1_i_4__2_0({BF1_n_24,BF1_n_25,BF1_n_26,BF1_n_27}),
        ._carry__2_i_4__2_0({BF1_n_28,BF1_n_29,BF1_n_30,BF1_n_31}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in({FFT_CTRL_n_36,FFT_CTRL_n_37,FFT_CTRL_n_38,FFT_CTRL_n_39,FFT_CTRL_n_40,FFT_CTRL_n_41,FFT_CTRL_n_42,FFT_CTRL_n_43,FFT_CTRL_n_44,FFT_CTRL_n_45,FFT_CTRL_n_46,FFT_CTRL_n_47,FFT_CTRL_n_48,FFT_CTRL_n_49,FFT_CTRL_n_50,FFT_CTRL_n_51}),
        .yr1__0({s3,r_currentState_BF2}),
        .yr1__0_0({BF2_n_16,BF2_n_17,BF2_n_18,BF2_n_19,BF2_n_20,BF2_n_21,BF2_n_22,BF2_n_23,BF2_n_24,BF2_n_25,BF2_n_26,BF2_n_27,BF2_n_28,BF2_n_29,BF2_n_30,BF2_n_31}));
  butterfly_2 BF2
       (.B({BF2_n_32,BF2_n_33,BF2_n_34,BF2_n_35,BF2_n_36,BF2_n_37,BF2_n_38,BF2_n_39,BF2_n_40,BF2_n_41,BF2_n_42,BF2_n_43,BF2_n_44,BF2_n_45,BF2_n_46,BF2_n_47}),
        .\FSM_sequential_r_currentState_BF2_reg[0] ({BF2_n_48,BF2_n_49,BF2_n_50,BF2_n_51,BF2_n_52,BF2_n_53,BF2_n_54,BF2_n_55,BF2_n_56,BF2_n_57,BF2_n_58,BF2_n_59,BF2_n_60,BF2_n_61,BF2_n_62,BF2_n_63}),
        .I_out0({BF2_n_16,BF2_n_17,BF2_n_18,BF2_n_19,BF2_n_20,BF2_n_21,BF2_n_22,BF2_n_23,BF2_n_24,BF2_n_25,BF2_n_26,BF2_n_27,BF2_n_28,BF2_n_29,BF2_n_30,BF2_n_31}),
        .Q({BF1_n_68,BF1_n_69,BF1_n_70,BF1_n_71,BF1_n_72,BF1_n_73,BF1_n_74,BF1_n_75,BF1_n_76,BF1_n_77,BF1_n_78,BF1_n_79,BF1_n_80,BF1_n_81,BF1_n_82,BF1_n_83}),
        .Q_out0({BF2_n_0,BF2_n_1,BF2_n_2,BF2_n_3,BF2_n_4,BF2_n_5,BF2_n_6,BF2_n_7,BF2_n_8,BF2_n_9,BF2_n_10,BF2_n_11,BF2_n_12,BF2_n_13,BF2_n_14,BF2_n_15}),
        .__45_carry__2_0(I_out__0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .r_sdf_ram_I_reg_0_3_12_12_i_1_0(BF1_n_129),
        .r_sdf_ram_Q_reg_0_3_0_0_i_1_0({BF1_n_141,BF1_n_142,BF1_n_143,BF1_n_144}),
        .r_sdf_ram_Q_reg_0_3_12_12_i_1_0({BF1_n_130,BF1_n_131,BF1_n_132}),
        .r_sdf_ram_Q_reg_0_3_4_4_i_1_0({BF1_n_137,BF1_n_138,BF1_n_139,BF1_n_140}),
        .r_sdf_ram_Q_reg_0_3_8_8_i_1_0({BF1_n_133,BF1_n_134,BF1_n_135,BF1_n_136}),
        .sdf_2_addr(sdf_2_addr),
        .yr1({BF1_n_101,BF1_n_102,BF1_n_103,BF1_n_104}),
        .yr1_0({BF1_n_105,BF1_n_106,BF1_n_107,BF1_n_108}),
        .yr1_1({BF1_n_109,BF1_n_110,BF1_n_111,BF1_n_112}),
        .yr1_2({BF1_n_64,BF1_n_65,BF1_n_66,BF1_n_67}),
        .yr1_3(BF1_n_84),
        .yr1_4({s3,r_currentState_BF2}),
        .yr1__0({BF1_n_113,BF1_n_114,BF1_n_115,BF1_n_116}),
        .yr1__0_0({BF1_n_117,BF1_n_118,BF1_n_119,BF1_n_120}),
        .yr1__0_1({BF1_n_121,BF1_n_122,BF1_n_123,BF1_n_124}),
        .yr1__0_2({BF1_n_125,BF1_n_126,BF1_n_127,BF1_n_128}));
  butterfly_1__parameterized0 BF3
       (.I_in__0(I_in__0),
        .I_out0({BF3_n_4,BF3_n_5,BF3_n_6,BF3_n_7,BF3_n_8,BF3_n_9,BF3_n_10,BF3_n_11,BF3_n_12,BF3_n_13,BF3_n_14,BF3_n_15,BF3_n_16,BF3_n_17,BF3_n_18,BF3_n_19}),
        .\I_out_reg[11]_0 ({BF3_n_134,BF3_n_135,BF3_n_136,BF3_n_137}),
        .\I_out_reg[11]_1 ({FFT_CTRL_n_139,FFT_CTRL_n_140,FFT_CTRL_n_141,FFT_CTRL_n_142}),
        .\I_out_reg[14]_0 ({BF3_n_131,BF3_n_132,BF3_n_133}),
        .\I_out_reg[15]_0 ({BF3_n_100,BF3_n_101,BF3_n_102,BF3_n_103,BF3_n_104,BF3_n_105,BF3_n_106,BF3_n_107,BF3_n_108,BF3_n_109,BF3_n_110,BF3_n_111,BF3_n_112,BF3_n_113,BF3_n_114,BF3_n_115}),
        .\I_out_reg[15]_1 (BF3_n_128),
        .\I_out_reg[15]_2 (BF3_n_129),
        .\I_out_reg[15]_3 ({FFT_CTRL_n_99,FFT_CTRL_n_100,FFT_CTRL_n_101,FFT_CTRL_n_102}),
        .\I_out_reg[3]_0 ({BF3_n_142,BF3_n_143,BF3_n_144,BF3_n_145}),
        .\I_out_reg[3]_1 ({s6,r_currentState_BF4}),
        .\I_out_reg[7]_0 ({BF3_n_138,BF3_n_139,BF3_n_140,BF3_n_141}),
        .\I_out_reg[7]_1 ({FFT_CTRL_n_135,FFT_CTRL_n_136,FFT_CTRL_n_137,FFT_CTRL_n_138}),
        .O({BF3_n_0,BF3_n_1,BF3_n_2,BF3_n_3}),
        .Q({BF3_n_65,BF3_n_66,BF3_n_67,BF3_n_68,BF3_n_69,BF3_n_70,BF3_n_71,BF3_n_72,BF3_n_73,BF3_n_74,BF3_n_75,BF3_n_76,BF3_n_77,BF3_n_78,BF3_n_79,BF3_n_80}),
        .Q_out0({BF3_n_36,BF3_n_37,BF3_n_38,BF3_n_39,BF3_n_40,BF3_n_41,BF3_n_42,BF3_n_43,BF3_n_44,BF3_n_45,BF3_n_46,BF3_n_47,BF3_n_48,BF3_n_49,BF3_n_50,BF3_n_51}),
        .\Q_out_reg[11]_0 ({BF3_n_89,BF3_n_90,BF3_n_91,BF3_n_92}),
        .\Q_out_reg[11]_1 ({BF3_n_120,BF3_n_121,BF3_n_122,BF3_n_123}),
        .\Q_out_reg[11]_2 ({FFT_CTRL_n_151,FFT_CTRL_n_152,FFT_CTRL_n_153,FFT_CTRL_n_154}),
        .\Q_out_reg[14]_0 ({BF3_n_93,BF3_n_94,BF3_n_95}),
        .\Q_out_reg[15]_0 (BF3_n_64),
        .\Q_out_reg[15]_1 (BF3_n_130),
        .\Q_out_reg[15]_2 ({FFT_CTRL_n_103,FFT_CTRL_n_104,FFT_CTRL_n_105,FFT_CTRL_n_106}),
        .\Q_out_reg[3]_0 ({BF3_n_81,BF3_n_82,BF3_n_83,BF3_n_84}),
        .\Q_out_reg[3]_1 ({BF3_n_96,BF3_n_97,BF3_n_98,BF3_n_99}),
        .\Q_out_reg[3]_2 ({FFT_CTRL_n_143,FFT_CTRL_n_144,FFT_CTRL_n_145,FFT_CTRL_n_146}),
        .\Q_out_reg[7]_0 ({BF3_n_85,BF3_n_86,BF3_n_87,BF3_n_88}),
        .\Q_out_reg[7]_1 ({BF3_n_116,BF3_n_117,BF3_n_118,BF3_n_119}),
        .\Q_out_reg[7]_2 ({FFT_CTRL_n_147,FFT_CTRL_n_148,FFT_CTRL_n_149,FFT_CTRL_n_150}),
        .S({FFT_CTRL_n_131,FFT_CTRL_n_132,FFT_CTRL_n_133,FFT_CTRL_n_134}),
        .__137_carry__2_i_1__0({FFT_CTRL_n_52,FFT_CTRL_n_53,FFT_CTRL_n_54,FFT_CTRL_n_55,FFT_CTRL_n_56,FFT_CTRL_n_57,FFT_CTRL_n_58,FFT_CTRL_n_59,FFT_CTRL_n_60,FFT_CTRL_n_61,FFT_CTRL_n_62,FFT_CTRL_n_63,FFT_CTRL_n_64,FFT_CTRL_n_65,FFT_CTRL_n_66,FFT_CTRL_n_67}),
        .__91_carry_0({CMPLX_MUL_n_16,CMPLX_MUL_n_17,CMPLX_MUL_n_18,CMPLX_MUL_n_19}),
        .__91_carry__0_0({CMPLX_MUL_n_20,CMPLX_MUL_n_21,CMPLX_MUL_n_22,CMPLX_MUL_n_23}),
        .__91_carry__0_i_4__0_0({BF3_n_52,BF3_n_53,BF3_n_54,BF3_n_55}),
        .__91_carry__1_0({CMPLX_MUL_n_24,CMPLX_MUL_n_25,CMPLX_MUL_n_26,CMPLX_MUL_n_27}),
        .__91_carry__1_i_4__0_0({BF3_n_56,BF3_n_57,BF3_n_58,BF3_n_59}),
        .__91_carry__2_0({CMPLX_MUL_n_28,CMPLX_MUL_n_29,CMPLX_MUL_n_30,CMPLX_MUL_n_31}),
        .__91_carry__2_i_4__0_0({BF3_n_60,BF3_n_61,BF3_n_62,BF3_n_63}),
        .__91_carry_i_4__0_0({BF3_n_32,BF3_n_33,BF3_n_34,BF3_n_35}),
        ._carry__0_i_4__0_0({BF3_n_20,BF3_n_21,BF3_n_22,BF3_n_23}),
        ._carry__1_i_4__0_0({BF3_n_24,BF3_n_25,BF3_n_26,BF3_n_27}),
        ._carry__2_i_4__0_0({BF3_n_28,BF3_n_29,BF3_n_30,BF3_n_31}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .p_0_in({FFT_CTRL_n_68,FFT_CTRL_n_69,FFT_CTRL_n_70,FFT_CTRL_n_71,FFT_CTRL_n_72,FFT_CTRL_n_73,FFT_CTRL_n_74,FFT_CTRL_n_75,FFT_CTRL_n_76,FFT_CTRL_n_77,FFT_CTRL_n_78,FFT_CTRL_n_79,FFT_CTRL_n_80,FFT_CTRL_n_81,FFT_CTRL_n_82,FFT_CTRL_n_83}),
        .r_sdf_ram_I(r_sdf_ram_I),
        .\r_sdf_ram_I_reg[15] ({BF3_n_124,BF3_n_125,BF3_n_126,BF3_n_127}),
        .r_sdf_ram_Q(r_sdf_ram_Q),
        .sdf_addr(FFT_CTRL_n_155));
  butterfly_2__parameterized0 BF4
       (.\I_out_reg[11]_0 ({BF3_n_120,BF3_n_121,BF3_n_122,BF3_n_123}),
        .\I_out_reg[15]_0 (I_out_OBUF),
        .\I_out_reg[15]_1 ({BF3_n_124,BF3_n_125,BF3_n_126,BF3_n_127}),
        .\I_out_reg[3]_0 ({BF3_n_96,BF3_n_97,BF3_n_98,BF3_n_99}),
        .\I_out_reg[7]_0 ({BF3_n_116,BF3_n_117,BF3_n_118,BF3_n_119}),
        .Q({BF3_n_65,BF3_n_66,BF3_n_67,BF3_n_68,BF3_n_69,BF3_n_70,BF3_n_71,BF3_n_72,BF3_n_73,BF3_n_74,BF3_n_75,BF3_n_76,BF3_n_77,BF3_n_78,BF3_n_79,BF3_n_80}),
        .\Q_out_reg[11]_0 ({BF3_n_89,BF3_n_90,BF3_n_91,BF3_n_92}),
        .\Q_out_reg[15]_0 (Q_out_OBUF),
        .\Q_out_reg[15]_1 (BF3_n_129),
        .\Q_out_reg[15]_2 ({BF3_n_93,BF3_n_94,BF3_n_95}),
        .\Q_out_reg[3]_0 ({BF3_n_81,BF3_n_82,BF3_n_83,BF3_n_84}),
        .\Q_out_reg[7]_0 ({BF3_n_85,BF3_n_86,BF3_n_87,BF3_n_88}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .r_sdf_ram_I(r_sdf_ram_I),
        .\r_sdf_ram_I_reg[0]_0 ({s6,r_currentState_BF4}),
        .\r_sdf_ram_I_reg[15]_0 (BF3_n_130),
        .\r_sdf_ram_I_reg[15]_1 (BF3_n_128),
        .\r_sdf_ram_I_reg[15]_2 ({BF3_n_100,BF3_n_101,BF3_n_102,BF3_n_103,BF3_n_104,BF3_n_105,BF3_n_106,BF3_n_107,BF3_n_108,BF3_n_109,BF3_n_110,BF3_n_111,BF3_n_112,BF3_n_113,BF3_n_114,BF3_n_115}),
        .r_sdf_ram_Q(r_sdf_ram_Q),
        .\r_sdf_ram_Q_reg[11]_0 ({BF3_n_134,BF3_n_135,BF3_n_136,BF3_n_137}),
        .\r_sdf_ram_Q_reg[15]_0 ({BF3_n_131,BF3_n_132,BF3_n_133}),
        .\r_sdf_ram_Q_reg[15]_1 (BF3_n_64),
        .\r_sdf_ram_Q_reg[3]_0 ({BF3_n_142,BF3_n_143,BF3_n_144,BF3_n_145}),
        .\r_sdf_ram_Q_reg[7]_0 ({BF3_n_138,BF3_n_139,BF3_n_140,BF3_n_141}));
  cmplx_mul CMPLX_MUL
       (.A({A0,FFT_CTRL_n_12,twiddleFactorI[2],FFT_CTRL_n_14,FFT_CTRL_n_15,FFT_CTRL_n_16,FFT_CTRL_n_17,FFT_CTRL_n_18,FFT_CTRL_n_19}),
        .B({BF2_n_32,BF2_n_33,BF2_n_34,BF2_n_35,BF2_n_36,BF2_n_37,BF2_n_38,BF2_n_39,BF2_n_40,BF2_n_41,BF2_n_42,BF2_n_43,BF2_n_44,BF2_n_45,BF2_n_46,BF2_n_47}),
        .I_in__0(I_in__0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .yi1_0({FFT_CTRL_n_2,twiddleFactorI[10:5],twiddleFactorI[3],twiddleFactorI[1]}),
        .yi1__0_0({CMPLX_MUL_n_16,CMPLX_MUL_n_17,CMPLX_MUL_n_18,CMPLX_MUL_n_19}),
        .yi1__0_1({CMPLX_MUL_n_20,CMPLX_MUL_n_21,CMPLX_MUL_n_22,CMPLX_MUL_n_23}),
        .yi1__0_2({CMPLX_MUL_n_24,CMPLX_MUL_n_25,CMPLX_MUL_n_26,CMPLX_MUL_n_27}),
        .yi1__0_3({CMPLX_MUL_n_28,CMPLX_MUL_n_29,CMPLX_MUL_n_30,CMPLX_MUL_n_31}),
        .yr1_0({BF2_n_48,BF2_n_49,BF2_n_50,BF2_n_51,BF2_n_52,BF2_n_53,BF2_n_54,BF2_n_55,BF2_n_56,BF2_n_57,BF2_n_58,BF2_n_59,BF2_n_60,BF2_n_61,BF2_n_62,BF2_n_63}));
  fft_ctrl FFT_CTRL
       (.A({A0,FFT_CTRL_n_12,twiddleFactorI[2],FFT_CTRL_n_14,FFT_CTRL_n_15,FFT_CTRL_n_16,FFT_CTRL_n_17,FFT_CTRL_n_18,FFT_CTRL_n_19}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_0 ({FFT_CTRL_n_20,FFT_CTRL_n_21,FFT_CTRL_n_22,FFT_CTRL_n_23,FFT_CTRL_n_24,FFT_CTRL_n_25,FFT_CTRL_n_26,FFT_CTRL_n_27,FFT_CTRL_n_28,FFT_CTRL_n_29,FFT_CTRL_n_30,FFT_CTRL_n_31,FFT_CTRL_n_32,FFT_CTRL_n_33,FFT_CTRL_n_34,FFT_CTRL_n_35}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_1 ({FFT_CTRL_n_36,FFT_CTRL_n_37,FFT_CTRL_n_38,FFT_CTRL_n_39,FFT_CTRL_n_40,FFT_CTRL_n_41,FFT_CTRL_n_42,FFT_CTRL_n_43,FFT_CTRL_n_44,FFT_CTRL_n_45,FFT_CTRL_n_46,FFT_CTRL_n_47,FFT_CTRL_n_48,FFT_CTRL_n_49,FFT_CTRL_n_50,FFT_CTRL_n_51}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_2 ({FFT_CTRL_n_91,FFT_CTRL_n_92,FFT_CTRL_n_93,FFT_CTRL_n_94}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_3 ({FFT_CTRL_n_95,FFT_CTRL_n_96,FFT_CTRL_n_97,FFT_CTRL_n_98}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_4 ({FFT_CTRL_n_111,FFT_CTRL_n_112,FFT_CTRL_n_113,FFT_CTRL_n_114}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_5 ({FFT_CTRL_n_115,FFT_CTRL_n_116,FFT_CTRL_n_117,FFT_CTRL_n_118}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_6 ({FFT_CTRL_n_119,FFT_CTRL_n_120,FFT_CTRL_n_121,FFT_CTRL_n_122}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_7 ({FFT_CTRL_n_123,FFT_CTRL_n_124,FFT_CTRL_n_125,FFT_CTRL_n_126}),
        .\FSM_sequential_r_currentState_BF1_reg[0]_8 ({FFT_CTRL_n_127,FFT_CTRL_n_128,FFT_CTRL_n_129,FFT_CTRL_n_130}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_0 ({FFT_CTRL_n_52,FFT_CTRL_n_53,FFT_CTRL_n_54,FFT_CTRL_n_55,FFT_CTRL_n_56,FFT_CTRL_n_57,FFT_CTRL_n_58,FFT_CTRL_n_59,FFT_CTRL_n_60,FFT_CTRL_n_61,FFT_CTRL_n_62,FFT_CTRL_n_63,FFT_CTRL_n_64,FFT_CTRL_n_65,FFT_CTRL_n_66,FFT_CTRL_n_67}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_1 ({FFT_CTRL_n_68,FFT_CTRL_n_69,FFT_CTRL_n_70,FFT_CTRL_n_71,FFT_CTRL_n_72,FFT_CTRL_n_73,FFT_CTRL_n_74,FFT_CTRL_n_75,FFT_CTRL_n_76,FFT_CTRL_n_77,FFT_CTRL_n_78,FFT_CTRL_n_79,FFT_CTRL_n_80,FFT_CTRL_n_81,FFT_CTRL_n_82,FFT_CTRL_n_83}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_2 ({FFT_CTRL_n_99,FFT_CTRL_n_100,FFT_CTRL_n_101,FFT_CTRL_n_102}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_3 ({FFT_CTRL_n_103,FFT_CTRL_n_104,FFT_CTRL_n_105,FFT_CTRL_n_106}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_4 ({FFT_CTRL_n_131,FFT_CTRL_n_132,FFT_CTRL_n_133,FFT_CTRL_n_134}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_5 ({FFT_CTRL_n_135,FFT_CTRL_n_136,FFT_CTRL_n_137,FFT_CTRL_n_138}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_6 ({FFT_CTRL_n_139,FFT_CTRL_n_140,FFT_CTRL_n_141,FFT_CTRL_n_142}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_7 ({FFT_CTRL_n_143,FFT_CTRL_n_144,FFT_CTRL_n_145,FFT_CTRL_n_146}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_8 ({FFT_CTRL_n_147,FFT_CTRL_n_148,FFT_CTRL_n_149,FFT_CTRL_n_150}),
        .\FSM_sequential_r_currentState_BF3_reg[0]_9 ({FFT_CTRL_n_151,FFT_CTRL_n_152,FFT_CTRL_n_153,FFT_CTRL_n_154}),
        .\FSM_sequential_r_currentState_BF4_reg[1]_0 ({s6,r_currentState_BF4}),
        .I5({FFT_CTRL_n_86,sdf_1_addr,FFT_CTRL_n_88}),
        .I_in_IBUF(I_in_IBUF),
        .I_in__0(I_in__0),
        .I_out0(I_out0),
        .\I_out_reg[15] ({BF3_n_4,BF3_n_5,BF3_n_6,BF3_n_7,BF3_n_8,BF3_n_9,BF3_n_10,BF3_n_11,BF3_n_12,BF3_n_13,BF3_n_14,BF3_n_15,BF3_n_16,BF3_n_17,BF3_n_18,BF3_n_19}),
        .O({BF1_n_0,BF1_n_1,BF1_n_2,BF1_n_3}),
        .Q({s3,r_currentState_BF2}),
        .Q_in_IBUF(Q_in_IBUF),
        .Q_out0({BF1_n_4,BF1_n_5,BF1_n_6,BF1_n_7,BF1_n_8,BF1_n_9,BF1_n_10,BF1_n_11,BF1_n_12,BF1_n_13,BF1_n_14,BF1_n_15,BF1_n_16,BF1_n_17,BF1_n_18,BF1_n_19}),
        .\Q_out_reg[11] ({CMPLX_MUL_n_24,CMPLX_MUL_n_25,CMPLX_MUL_n_26,CMPLX_MUL_n_27}),
        .\Q_out_reg[15] ({CMPLX_MUL_n_28,CMPLX_MUL_n_29,CMPLX_MUL_n_30,CMPLX_MUL_n_31}),
        .\Q_out_reg[15]_0 ({BF3_n_36,BF3_n_37,BF3_n_38,BF3_n_39,BF3_n_40,BF3_n_41,BF3_n_42,BF3_n_43,BF3_n_44,BF3_n_45,BF3_n_46,BF3_n_47,BF3_n_48,BF3_n_49,BF3_n_50,BF3_n_51}),
        .\Q_out_reg[3] ({CMPLX_MUL_n_16,CMPLX_MUL_n_17,CMPLX_MUL_n_18,CMPLX_MUL_n_19}),
        .\Q_out_reg[7] ({CMPLX_MUL_n_20,CMPLX_MUL_n_21,CMPLX_MUL_n_22,CMPLX_MUL_n_23}),
        .S({FFT_CTRL_n_107,FFT_CTRL_n_108,FFT_CTRL_n_109,FFT_CTRL_n_110}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .fftEn_IBUF(fftEn_IBUF),
        .\r_cycleCounter_reg[3]_0 ({FFT_CTRL_n_2,twiddleFactorI[10:5],twiddleFactorI[3],twiddleFactorI[1]}),
        .r_sdf_ram_I_reg_0_1_11_11({BF3_n_24,BF3_n_25,BF3_n_26,BF3_n_27}),
        .r_sdf_ram_I_reg_0_1_15_15({BF3_n_28,BF3_n_29,BF3_n_30,BF3_n_31}),
        .r_sdf_ram_I_reg_0_1_3_3({BF3_n_0,BF3_n_1,BF3_n_2,BF3_n_3}),
        .r_sdf_ram_I_reg_0_1_7_7({BF3_n_20,BF3_n_21,BF3_n_22,BF3_n_23}),
        .r_sdf_ram_I_reg_0_7_11_11({BF1_n_56,BF1_n_57,BF1_n_58,BF1_n_59}),
        .r_sdf_ram_I_reg_0_7_15_15({BF1_n_60,BF1_n_61,BF1_n_62,BF1_n_63}),
        .r_sdf_ram_I_reg_0_7_3_3({BF1_n_32,BF1_n_33,BF1_n_34,BF1_n_35}),
        .r_sdf_ram_I_reg_0_7_7_7({BF1_n_52,BF1_n_53,BF1_n_54,BF1_n_55}),
        .r_sdf_ram_Q_reg_0_1_11_11({BF3_n_56,BF3_n_57,BF3_n_58,BF3_n_59}),
        .r_sdf_ram_Q_reg_0_1_15_15({BF3_n_60,BF3_n_61,BF3_n_62,BF3_n_63}),
        .r_sdf_ram_Q_reg_0_1_3_3({BF3_n_32,BF3_n_33,BF3_n_34,BF3_n_35}),
        .r_sdf_ram_Q_reg_0_1_7_7({BF3_n_52,BF3_n_53,BF3_n_54,BF3_n_55}),
        .r_sdf_ram_Q_reg_0_7_11_11({BF1_n_24,BF1_n_25,BF1_n_26,BF1_n_27}),
        .r_sdf_ram_Q_reg_0_7_15_15({BF1_n_28,BF1_n_29,BF1_n_30,BF1_n_31}),
        .r_sdf_ram_Q_reg_0_7_7_7({BF1_n_20,BF1_n_21,BF1_n_22,BF1_n_23}),
        .rstn_IBUF(rstn_IBUF),
        .sdf_2_addr(sdf_2_addr),
        .sdf_addr(FFT_CTRL_n_155));
  IBUF \I_in_IBUF[0]_inst 
       (.I(I_in[0]),
        .O(I_in_IBUF[0]));
  IBUF \I_in_IBUF[10]_inst 
       (.I(I_in[10]),
        .O(I_in_IBUF[10]));
  IBUF \I_in_IBUF[11]_inst 
       (.I(I_in[11]),
        .O(I_in_IBUF[11]));
  IBUF \I_in_IBUF[12]_inst 
       (.I(I_in[12]),
        .O(I_in_IBUF[12]));
  IBUF \I_in_IBUF[13]_inst 
       (.I(I_in[13]),
        .O(I_in_IBUF[13]));
  IBUF \I_in_IBUF[14]_inst 
       (.I(I_in[14]),
        .O(I_in_IBUF[14]));
  IBUF \I_in_IBUF[15]_inst 
       (.I(I_in[15]),
        .O(I_in_IBUF[15]));
  IBUF \I_in_IBUF[1]_inst 
       (.I(I_in[1]),
        .O(I_in_IBUF[1]));
  IBUF \I_in_IBUF[2]_inst 
       (.I(I_in[2]),
        .O(I_in_IBUF[2]));
  IBUF \I_in_IBUF[3]_inst 
       (.I(I_in[3]),
        .O(I_in_IBUF[3]));
  IBUF \I_in_IBUF[4]_inst 
       (.I(I_in[4]),
        .O(I_in_IBUF[4]));
  IBUF \I_in_IBUF[5]_inst 
       (.I(I_in[5]),
        .O(I_in_IBUF[5]));
  IBUF \I_in_IBUF[6]_inst 
       (.I(I_in[6]),
        .O(I_in_IBUF[6]));
  IBUF \I_in_IBUF[7]_inst 
       (.I(I_in[7]),
        .O(I_in_IBUF[7]));
  IBUF \I_in_IBUF[8]_inst 
       (.I(I_in[8]),
        .O(I_in_IBUF[8]));
  IBUF \I_in_IBUF[9]_inst 
       (.I(I_in[9]),
        .O(I_in_IBUF[9]));
  OBUF \I_out_OBUF[0]_inst 
       (.I(I_out_OBUF[0]),
        .O(I_out[0]));
  OBUF \I_out_OBUF[10]_inst 
       (.I(I_out_OBUF[10]),
        .O(I_out[10]));
  OBUF \I_out_OBUF[11]_inst 
       (.I(I_out_OBUF[11]),
        .O(I_out[11]));
  OBUF \I_out_OBUF[12]_inst 
       (.I(I_out_OBUF[12]),
        .O(I_out[12]));
  OBUF \I_out_OBUF[13]_inst 
       (.I(I_out_OBUF[13]),
        .O(I_out[13]));
  OBUF \I_out_OBUF[14]_inst 
       (.I(I_out_OBUF[14]),
        .O(I_out[14]));
  OBUF \I_out_OBUF[15]_inst 
       (.I(I_out_OBUF[15]),
        .O(I_out[15]));
  OBUF \I_out_OBUF[1]_inst 
       (.I(I_out_OBUF[1]),
        .O(I_out[1]));
  OBUF \I_out_OBUF[2]_inst 
       (.I(I_out_OBUF[2]),
        .O(I_out[2]));
  OBUF \I_out_OBUF[3]_inst 
       (.I(I_out_OBUF[3]),
        .O(I_out[3]));
  OBUF \I_out_OBUF[4]_inst 
       (.I(I_out_OBUF[4]),
        .O(I_out[4]));
  OBUF \I_out_OBUF[5]_inst 
       (.I(I_out_OBUF[5]),
        .O(I_out[5]));
  OBUF \I_out_OBUF[6]_inst 
       (.I(I_out_OBUF[6]),
        .O(I_out[6]));
  OBUF \I_out_OBUF[7]_inst 
       (.I(I_out_OBUF[7]),
        .O(I_out[7]));
  OBUF \I_out_OBUF[8]_inst 
       (.I(I_out_OBUF[8]),
        .O(I_out[8]));
  OBUF \I_out_OBUF[9]_inst 
       (.I(I_out_OBUF[9]),
        .O(I_out[9]));
  IBUF \Q_in_IBUF[0]_inst 
       (.I(Q_in[0]),
        .O(Q_in_IBUF[0]));
  IBUF \Q_in_IBUF[10]_inst 
       (.I(Q_in[10]),
        .O(Q_in_IBUF[10]));
  IBUF \Q_in_IBUF[11]_inst 
       (.I(Q_in[11]),
        .O(Q_in_IBUF[11]));
  IBUF \Q_in_IBUF[12]_inst 
       (.I(Q_in[12]),
        .O(Q_in_IBUF[12]));
  IBUF \Q_in_IBUF[13]_inst 
       (.I(Q_in[13]),
        .O(Q_in_IBUF[13]));
  IBUF \Q_in_IBUF[14]_inst 
       (.I(Q_in[14]),
        .O(Q_in_IBUF[14]));
  IBUF \Q_in_IBUF[15]_inst 
       (.I(Q_in[15]),
        .O(Q_in_IBUF[15]));
  IBUF \Q_in_IBUF[1]_inst 
       (.I(Q_in[1]),
        .O(Q_in_IBUF[1]));
  IBUF \Q_in_IBUF[2]_inst 
       (.I(Q_in[2]),
        .O(Q_in_IBUF[2]));
  IBUF \Q_in_IBUF[3]_inst 
       (.I(Q_in[3]),
        .O(Q_in_IBUF[3]));
  IBUF \Q_in_IBUF[4]_inst 
       (.I(Q_in[4]),
        .O(Q_in_IBUF[4]));
  IBUF \Q_in_IBUF[5]_inst 
       (.I(Q_in[5]),
        .O(Q_in_IBUF[5]));
  IBUF \Q_in_IBUF[6]_inst 
       (.I(Q_in[6]),
        .O(Q_in_IBUF[6]));
  IBUF \Q_in_IBUF[7]_inst 
       (.I(Q_in[7]),
        .O(Q_in_IBUF[7]));
  IBUF \Q_in_IBUF[8]_inst 
       (.I(Q_in[8]),
        .O(Q_in_IBUF[8]));
  IBUF \Q_in_IBUF[9]_inst 
       (.I(Q_in[9]),
        .O(Q_in_IBUF[9]));
  OBUF \Q_out_OBUF[0]_inst 
       (.I(Q_out_OBUF[0]),
        .O(Q_out[0]));
  OBUF \Q_out_OBUF[10]_inst 
       (.I(Q_out_OBUF[10]),
        .O(Q_out[10]));
  OBUF \Q_out_OBUF[11]_inst 
       (.I(Q_out_OBUF[11]),
        .O(Q_out[11]));
  OBUF \Q_out_OBUF[12]_inst 
       (.I(Q_out_OBUF[12]),
        .O(Q_out[12]));
  OBUF \Q_out_OBUF[13]_inst 
       (.I(Q_out_OBUF[13]),
        .O(Q_out[13]));
  OBUF \Q_out_OBUF[14]_inst 
       (.I(Q_out_OBUF[14]),
        .O(Q_out[14]));
  OBUF \Q_out_OBUF[15]_inst 
       (.I(Q_out_OBUF[15]),
        .O(Q_out[15]));
  OBUF \Q_out_OBUF[1]_inst 
       (.I(Q_out_OBUF[1]),
        .O(Q_out[1]));
  OBUF \Q_out_OBUF[2]_inst 
       (.I(Q_out_OBUF[2]),
        .O(Q_out[2]));
  OBUF \Q_out_OBUF[3]_inst 
       (.I(Q_out_OBUF[3]),
        .O(Q_out[3]));
  OBUF \Q_out_OBUF[4]_inst 
       (.I(Q_out_OBUF[4]),
        .O(Q_out[4]));
  OBUF \Q_out_OBUF[5]_inst 
       (.I(Q_out_OBUF[5]),
        .O(Q_out[5]));
  OBUF \Q_out_OBUF[6]_inst 
       (.I(Q_out_OBUF[6]),
        .O(Q_out[6]));
  OBUF \Q_out_OBUF[7]_inst 
       (.I(Q_out_OBUF[7]),
        .O(Q_out[7]));
  OBUF \Q_out_OBUF[8]_inst 
       (.I(Q_out_OBUF[8]),
        .O(Q_out[8]));
  OBUF \Q_out_OBUF[9]_inst 
       (.I(Q_out_OBUF[9]),
        .O(Q_out[9]));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  IBUF fftEn_IBUF_inst
       (.I(fftEn),
        .O(fftEn_IBUF));
  OBUF fftValid_OBUF_inst
       (.I(1'b0),
        .O(fftValid));
  IBUF rstn_IBUF_inst
       (.I(rstn),
        .O(rstn_IBUF));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
