# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.09
# platform  : Linux 5.14.0-503.40.1.el9_5.x86_64
# version   : 2023.09p002 64 bits
# build date: 2023.11.21 13:10:30 UTC
# ----------------------------------------
# started   : 2025-06-11 15:51:07 -03
# hostname  : localhost.localdomain.(none)
# pid       : 24756
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:34389' '-style' 'windows' '-data' 'AAAA+nicjY+7CsJAFETPGmzF7xCyxBeIpLCxCWrQgK0EtRMjSURIo5/qn6xjJKCdM9wZuJwLuwYI7845anmVosuCJRvmypitGiLGDJgQMFMHsqXPUGOVVruRiOlfVC3z/DSh4Vtm/fhpaDdgg7Q0PXxSTnLGjR1XzhTKi5yRU3LkoH1MIrrDSr9I9IKSvW7eegErBBxX' '-proj' '/home/pauloldn/poland/Altered-NES/formal/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/pauloldn/poland/Altered-NES/formal/jgproject/.tmp/.initCmds.tcl' 'NES.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/pauloldn/poland/Altered-NES/formal/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/pauloldn/.config/cadence/jasper.conf".
% 
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% # Jasper was complaining that the extraction was happening before the initialization
% # and complained about initialization happening without clear -all, so I moved
% # the initialization here and no more errors were shown.
% check_superlint -init
% # Load checks that will be verified
% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_VHDL.def
% # config_rtlds -rule -load /home/jef/cadence/installs/jasper_2023.09p002/etc/res/rtlds/rules/superlint_Verilog_SystemVerilog.def 
% #config_rtlds -rule -load Superlint_Deployment_Rulefile_Lint_2022_09_Customer.def
% 
% # analyze -register -vhdl -f files_vhd.f
% # analyze -sort -vhdl -f files_vhd.f
% puts "Current directory: [pwd]"
Current directory: /home/pauloldn/poland/Altered-NES/formal
% set file_path "../rtl/statemanager.vhd"
../rtl/statemanager.vhd
% if {[file exists $file_path]} {
    puts "Found file at: $file_path"
} else {
    puts "ERROR: File $file_path not found!"
    exit 1
}
Found file at: ../rtl/statemanager.vhd
% analyze -vhdl ../rtl/statemanager.vhd
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/pauloldn/cadence/installs/jasper_2023.09p002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/statemanager.vhd'
[INFO (VHDL-1012)] ../rtl/statemanager.vhd(5): analyzing entity 'statemanager'
[INFO (VHDL-1010)] ../rtl/statemanager.vhd(33): analyzing architecture 'arch'
% analyze -vhdl ../rtl/bus_savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/bus_savestates.vhd'
[INFO (VHDL-1014)] ../rtl/bus_savestates.vhd(9): analyzing package 'pbus_savestates'
[INFO (VHDL-1012)] ../rtl/bus_savestates.vhd(27): analyzing entity 'ereg_savestatev'
[INFO (VHDL-1010)] ../rtl/bus_savestates.vhd(46): analyzing architecture 'arch'
% analyze -vhdl ../rtl/savestates.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/savestates.vhd'
[INFO (VHDL-1012)] ../rtl/savestates.vhd(7): analyzing entity 'savestates'
[INFO (VHDL-1010)] ../rtl/savestates.vhd(52): analyzing architecture 'arch'
% analyze -vhdl ../rtl/t65/T65_Pack.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_Pack.vhd'
[INFO (VHDL-1014)] ../rtl/t65/T65_Pack.vhd(55): analyzing package 't65_pack'
[INFO (VHDL-1013)] ../rtl/t65/T65_Pack.vhd(154): analyzing package body 't65_pack'
% analyze -vhdl ../rtl/t65/T65_MCode.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_MCode.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_MCode.vhd(58): analyzing entity 't65_mcode'
[INFO (VHDL-1010)] ../rtl/t65/T65_MCode.vhd(95): analyzing architecture 'rtl'
% analyze -vhdl ../rtl/t65/T65_ALU.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65_ALU.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65_ALU.vhd(57): analyzing entity 't65_alu'
[INFO (VHDL-1010)] ../rtl/t65/T65_ALU.vhd(70): analyzing architecture 'rtl'
% analyze -vhdl ../rtl/t65/T65.vhd
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/t65/T65.vhd'
[INFO (VHDL-1012)] ../rtl/t65/T65.vhd(136): analyzing entity 't65'
[INFO (VHDL-1010)] ../rtl/t65/T65.vhd(176): analyzing architecture 'rtl'
% 
% analyze -sv ../rtl/regs_savestates.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/pauloldn/cadence/installs/jasper_2023.09p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/regs_savestates.sv'
% # Adição do macro SVA_ENABLE para os arquivos .sv (que podem conter assertions).
% analyze +define+SVA_ENABLE=true -sv -f files_sv.f
INFO (INL011): Processing "-f" file "/home/pauloldn/poland/Altered-NES/formal/files_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sdram.sv'
[WARN (VERI-2013)] ../rtl/sdram.sv(117): variable 'last_a' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../rtl/sdram.sv(181): variable 'init_old' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ddram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cheatcodes.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/miracle.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/keyboard.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/zapper.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cart.sv'
[INFO (VERI-2561)] ../rtl/cart.sv(427): undeclared symbol 'mmc5_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(430): undeclared symbol 'mmc5_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(880): undeclared symbol 'ss5b_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1677): undeclared symbol 'vrc6_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1715): undeclared symbol 'vrc7_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1746): undeclared symbol 'n163_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(1749): undeclared symbol 'n163_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2178): undeclared symbol 'fds_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/cart.sv(2182): undeclared symbol 'fds_data', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/video_enclosing.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/ppu.sv'
[INFO (VERI-2561)] ../rtl/ppu.sv(1267): undeclared symbol 'oam_bus', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1272): undeclared symbol 'sprite_overflow', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/ppu.sv(1273): undeclared symbol 'obj0_on_line', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/apu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/savestate_ui.sv'
[WARN (VERI-2013)] ../rtl/savestate_ui.sv(40): variable 'alt' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../rtl/nes.v'
[INFO (VERI-2561)] ../rtl/nes.v(437): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(438): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(439): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(440): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(609): undeclared symbol 'Savestate_OAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(610): undeclared symbol 'Savestate_OAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(611): undeclared symbol 'Savestate_OAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(612): undeclared symbol 'Savestate_OAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(613): undeclared symbol 'Savestate_OAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(696): undeclared symbol 'Savestate_MAPRAMactive', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(697): undeclared symbol 'Savestate_MAPRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(698): undeclared symbol 'Savestate_MAPRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(699): undeclared symbol 'Savestate_MAPRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(700): undeclared symbol 'Savestate_MAPRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../rtl/nes.v(701): undeclared symbol 'Savestate_MAPRAMReadData', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/dsp.v'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/compat.v'
[-- (VERI-1482)] Analyzing Verilog file '../NES.sv'
[INFO (VERI-2561)] ../NES.sv(424): undeclared symbol 'mapper_has_savestate', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(424): undeclared symbol 'gg_avail', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(424): undeclared symbol 'bios_loaded', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(424): undeclared symbol 'bk_ena', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(425): undeclared symbol 'ss_slot', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(426): undeclared symbol 'statusUpdate', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(427): undeclared symbol 'info_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(428): undeclared symbol 'info', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(434): undeclared symbol 'loader_clk', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(435): undeclared symbol 'file_input', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(473): undeclared symbol 'reconfig_to_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(474): undeclared symbol 'reconfig_from_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(675): undeclared symbol 'reset_nes', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(706): undeclared symbol 'reticle', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(866): undeclared symbol 'gg_code', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(878): undeclared symbol 'emphasis', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(892): undeclared symbol 'max_diskside', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(895): undeclared symbol 'cpu_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(896): undeclared symbol 'cpu_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(897): undeclared symbol 'cpu_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(898): undeclared symbol 'cpu_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(899): undeclared symbol 'cpu_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(900): undeclared symbol 'ppu_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(901): undeclared symbol 'ppu_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(902): undeclared symbol 'ppu_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(903): undeclared symbol 'ppu_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(904): undeclared symbol 'ppu_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(915): undeclared symbol 'save_written', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(920): undeclared symbol 'ss_save', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(921): undeclared symbol 'ss_load', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(925): undeclared symbol 'Savestate_SDRAMAddr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(926): undeclared symbol 'Savestate_SDRAMRdEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(927): undeclared symbol 'Savestate_SDRAMWrEn', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(928): undeclared symbol 'Savestate_SDRAMWriteData', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(929): undeclared symbol 'Savestate_SDRAMReadData', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(931): undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(932): undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(933): undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(934): undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(935): undeclared symbol 'SaveStateBus_Dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(936): undeclared symbol 'savestate_load', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(938): undeclared symbol 'ss_din', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(939): undeclared symbol 'ss_dout', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(940): undeclared symbol 'ss_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(941): undeclared symbol 'ss_rnw', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(942): undeclared symbol 'ss_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(943): undeclared symbol 'ss_be', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(944): undeclared symbol 'ss_ack', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1052): undeclared symbol 'sdram_ss_in', assumed default net type 'wire'
[INFO (VERI-2561)] ../NES.sv(1054): undeclared symbol 'sdram_ss_out', assumed default net type 'wire'
[WARN (VERI-2013)] ../NES.sv(367): variable 'timeout' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(500): variable 'pald' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(500): variable 'pald2' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(501): variable 'state' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(713): variable 'num' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(798): variable 'cnt' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1324): variable 'old_load' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1324): variable 'old_save' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../NES.sv(1325): variable 'old_downloading' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../sys/video_freak.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/video_mixer.sv'
[WARN (VERI-1875)] ../sys/video_mixer.sv(37): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/video_mixer.sv(38): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/video_mixer.sv(39): identifier 'DWIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/video_freezer.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/scandoubler.v'
[INFO (VERI-2561)] ../sys/scandoubler.v(113): undeclared symbol 'ce_x4o', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/scandoubler.v(114): undeclared symbol 'sd_line', assumed default net type 'wire'
[WARN (VERI-1875)] ../sys/scandoubler.v(34): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(35): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(36): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(44): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(45): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/scandoubler.v(46): identifier 'DWIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/math.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/hq2x.sv'
[INFO (VERI-2561)] ../sys/hq2x.sv(105): undeclared symbol 'offs', assumed default net type 'wire'
[WARN (VERI-1875)] ../sys/hq2x.sv(18): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/hq2x.sv(27): identifier 'DWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/hq2x.sv(230): identifier 'AWIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/hq2x.sv(234): identifier 'AWIDTH' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/gamma_corr.sv'
[WARN (VERI-1875)] ../sys/gamma_corr.sv(25): identifier 'gamma' is used before its declaration
[WARN (VERI-1875)] ../sys/gamma_corr.sv(25): identifier 'gamma_index' is used before its declaration
[WARN (VERI-2013)] ../sys/gamma_corr.sv(34): variable 'ctr' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../sys/sys_top.v'
[INFO (VERI-2561)] ../sys/sys_top.v(534): undeclared symbol 'uart_dsr', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(536): undeclared symbol 'uart_dtr', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(538): undeclared symbol 'uart_cts', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(539): undeclared symbol 'uart_rts', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(540): undeclared symbol 'uart_rxd', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(541): undeclared symbol 'uart_txd', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(586): undeclared symbol 'ram_clk', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(587): undeclared symbol 'ram_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(588): undeclared symbol 'ram_burstcount', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(589): undeclared symbol 'ram_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(590): undeclared symbol 'ram_readdata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(591): undeclared symbol 'ram_readdatavalid', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(592): undeclared symbol 'ram_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(593): undeclared symbol 'ram_writedata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(594): undeclared symbol 'ram_byteenable', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(595): undeclared symbol 'ram_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(598): undeclared symbol 'clk_audio', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(599): undeclared symbol 'ram2_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(600): undeclared symbol 'ram2_burstcount', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(601): undeclared symbol 'ram2_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(602): undeclared symbol 'ram2_readdata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(603): undeclared symbol 'ram2_readdatavalid', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(604): undeclared symbol 'ram2_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(605): undeclared symbol 'ram2_writedata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(606): undeclared symbol 'ram2_byteenable', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(607): undeclared symbol 'ram2_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(612): undeclared symbol 'vbuf_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(613): undeclared symbol 'vbuf_burstcount', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(614): undeclared symbol 'vbuf_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(615): undeclared symbol 'vbuf_writedata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(616): undeclared symbol 'vbuf_byteenable', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(617): undeclared symbol 'vbuf_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(618): undeclared symbol 'vbuf_readdata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(619): undeclared symbol 'vbuf_readdatavalid', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(620): undeclared symbol 'vbuf_read', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(650): undeclared symbol 'alsa_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(652): undeclared symbol 'alsa_readdata', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(653): undeclared symbol 'alsa_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(654): undeclared symbol 'alsa_ready', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(657): undeclared symbol 'pal_addr', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(659): undeclared symbol 'pal_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(660): undeclared symbol 'pal_req', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(661): undeclared symbol 'pal_wr', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(723): undeclared symbol 'clk_ihdmi', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(724): undeclared symbol 'ce_hpix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(725): undeclared symbol 'hr_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(726): undeclared symbol 'hg_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(727): undeclared symbol 'hb_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(728): undeclared symbol 'hhs_fix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(729): undeclared symbol 'hvs_fix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(730): undeclared symbol 'f1', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(731): undeclared symbol 'hde_emu', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(748): undeclared symbol 'lltune', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(749): undeclared symbol 'WIDTH', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(749): undeclared symbol 'HFP', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(749): undeclared symbol 'HBP', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(753): undeclared symbol 'hmin', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(754): undeclared symbol 'hmax', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(755): undeclared symbol 'HEIGHT', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(755): undeclared symbol 'VFP', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(755): undeclared symbol 'VBP', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(759): undeclared symbol 'vmin', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(760): undeclared symbol 'vmax', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(764): undeclared symbol 'LFB_EN', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(764): undeclared symbol 'LFB_FLT', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(765): undeclared symbol 'clk_sys', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(771): undeclared symbol 'pal_d', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(772): undeclared symbol 'pal_a', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(786): undeclared symbol 'FB_EN', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(787): undeclared symbol 'FB_WIDTH', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(788): undeclared symbol 'FB_HEIGHT', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(789): undeclared symbol 'FB_FMT', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(790): undeclared symbol 'FB_BASE', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(791): undeclared symbol 'FB_STRIDE', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(855): undeclared symbol 'clk_vid', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(980): undeclared symbol 'adj_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(981): undeclared symbol 'adj_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(982): undeclared symbol 'adj_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(983): undeclared symbol 'adj_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(984): undeclared symbol 'cfg_waitrequest', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(985): undeclared symbol 'cfg_write', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(986): undeclared symbol 'cfg_address', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(987): undeclared symbol 'cfg_data', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1019): undeclared symbol 'reconfig_to_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1020): undeclared symbol 'reconfig_from_pll', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1360): undeclared symbol 'scanlines', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1361): undeclared symbol 'de_emu', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1361): undeclared symbol 'r_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1361): undeclared symbol 'g_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1361): undeclared symbol 'b_out', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1362): undeclared symbol 'hs_fix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1363): undeclared symbol 'vs_fix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1365): undeclared symbol 'ce_pix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1383): undeclared symbol 'osd_status', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1547): undeclared symbol 'audio_mix', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1559): undeclared symbol 'audio_s', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1560): undeclared symbol 'audio_l', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1561): undeclared symbol 'audio_r', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1564): undeclared symbol 'alsa_l', assumed default net type 'wire'
[INFO (VERI-2561)] ../sys/sys_top.v(1565): undeclared symbol 'alsa_r', assumed default net type 'wire'
[WARN (VERI-1875)] ../sys/sys_top.v(131): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(131): identifier 'mcp_sdcd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(132): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(133): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(133): identifier 'mcp_sdcd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(133): identifier 'sog' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(133): identifier 'cs1' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(134): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(134): identifier 'mcp_sdcd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(135): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(135): identifier 'mcp_sdcd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'av_dis' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'mcp_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'vga_g' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'vga_r' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(136): identifier 'vga_b' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(150): identifier 'led_power' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(150): identifier 'led_power' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(151): identifier 'led_disk' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(151): identifier 'led_disk' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(151): identifier 'led_disk' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(151): identifier 'gp_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(152): identifier 'led_user' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(180): identifier 'de1' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(181): identifier 'sog' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(181): identifier 'cs1' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(183): identifier 'VGA_TX_CLK' is used before its declaration
[WARN (VERI-2013)] ../sys/sys_top.v(196): variable 'btn_up' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(197): variable 'btn_en' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/sys_top.v(200): identifier 'reset' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'btn' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'btn' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_ver' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_ack' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_wide' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_dout' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(233): identifier 'io_dout_sys' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(240): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(241): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(242): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(243): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(244): identifier 'gp_outr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(257): identifier 'clk_sys' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(258): identifier 'vs_wait' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(265): identifier 'clk_sys' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(294): identifier 'vga_force_scaler' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(307): identifier 'vga_force_scaler' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(350): identifier 'clk_sys' is used before its declaration
[WARN (VERI-2013)] ../sys/sys_top.v(353): variable 'cnt' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/sys_top.v(361): identifier 'shadowmask_wr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(407): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(407): identifier 'WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(408): identifier 'HFP' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(409): identifier 'HS' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(410): identifier 'HBP' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(411): identifier 'HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(412): identifier 'VFP' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(413): identifier 'VS' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(414): identifier 'VBP' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(437): identifier 'LFB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(437): identifier 'LFB_FLT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(437): identifier 'LFB_FMT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(438): identifier 'LFB_BASE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(439): identifier 'LFB_BASE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(440): identifier 'LFB_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(441): identifier 'LFB_HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(442): identifier 'LFB_HMIN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(443): identifier 'LFB_HMAX' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(444): identifier 'LFB_VMIN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(445): identifier 'LFB_VMAX' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(446): identifier 'LFB_STRIDE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(487): identifier 'shadowmask_wr' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(487): identifier 'shadowmask_data' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(490): identifier 'arxy' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(490): identifier 'arx' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(491): identifier 'arxy' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(491): identifier 'ary' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(492): identifier 'LFB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(492): identifier 'FB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(492): identifier 'FB_FMT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(493): identifier 'FB_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(494): identifier 'FB_HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(495): identifier 'FB_BASE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(496): identifier 'FB_BASE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(497): identifier 'FB_STRIDE' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(504): identifier 'pal_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(504): identifier 'cvbs' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(504): identifier 'yc_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(505): identifier 'PhaseInc' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(506): identifier 'PhaseInc' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(507): identifier 'PhaseInc' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(508): identifier 'ColorBurst_Range' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(509): identifier 'ColorBurst_Range' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(517): identifier 'LFB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(517): identifier 'FB_EN' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(517): identifier 'FB_FMT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(518): identifier 'FB_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(518): identifier 'FB_WIDTH' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(519): identifier 'FB_HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(519): identifier 'FB_HEIGHT' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(520): identifier 'arx' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(520): identifier 'arx' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(520): identifier 'arxy' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(521): identifier 'ary' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(521): identifier 'ary' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(544): identifier 'video_sync' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(558): identifier 'reset' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(559): identifier 'reset' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(690): identifier 'hdmi_clk_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(826): identifier 'fb_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(835): identifier 'fb_fmt' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(836): identifier 'fb_width' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(837): identifier 'fb_height' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(838): identifier 'fb_base' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(839): identifier 'fb_stride' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(883): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(883): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(952): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(952): identifier 'HDMI_PR' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1062): identifier 'cfg_ready' is used before its declaration
[WARN (VERI-2013)] ../sys/sys_top.v(1072): variable 'gotd' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1072): variable 'gotd2' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1073): variable 'custd' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1073): variable 'custd2' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1074): variable 'old_wait' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/sys_top.v(1102): identifier 'hdmi_scl_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1103): identifier 'hdmi_sda_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1193): identifier 'ce_pix' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'yc_en' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'vga_data_osd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'vga_hs_osd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'vga_vs_osd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'vga_cs_osd' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'yc_o' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'yc_hs' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'yc_vs' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1230): identifier 'yc_cs' is used before its declaration
[WARN (VERI-2013)] ../sys/sys_top.v(1495): variable 'line_cnt' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1496): variable 'sync_line' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/sys_top.v(1497): variable 'hs_cnt' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/sys_top.v(1520): identifier 'spdif' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1525): identifier 'spdif' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1621): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1622): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1623): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1624): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1625): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1626): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1627): identifier 'user_out' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1629): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1630): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1631): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1632): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1633): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1634): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1635): identifier 'user_in' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1852): identifier 'pol' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1885): identifier 'csync_vs' is used before its declaration
[WARN (VERI-1875)] ../sys/sys_top.v(1885): identifier 'csync_hs' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/mcp23009.sv'
[WARN (VERI-2013)] ../sys/mcp23009.sv(44): variable 'idx' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/mcp23009.sv(45): variable 'state' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/mcp23009.sv(46): variable 'timeout' must explicitly be declared as automatic or static
[WARN (VERI-1875)] ../sys/mcp23009.sv(60): identifier 'init_data' is used before its declaration
[WARN (VERI-1875)] ../sys/mcp23009.sv(65): identifier 'init_data' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/i2c.v'
[WARN (VERI-1875)] ../sys/i2c.v(40): identifier 'SCLK' is used before its declaration
[WARN (VERI-1875)] ../sys/i2c.v(41): identifier 'SDO' is used before its declaration
[-- (VERI-1482)] Analyzing Verilog file '../sys/shadowmask.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/osd.v'
[WARN (VERI-2013)] ../sys/osd.v(54): variable 'highres' must explicitly be declared as automatic or static
[WARN (VERI-2013)] ../sys/osd.v(104): variable 'cnt' must explicitly be declared as automatic or static
[-- (VERI-1482)] Analyzing Verilog file '../sys/scanlines.v'
[-- (VERI-1482)] Analyzing Verilog file '../sys/yc_out.sv'
[-- (VERI-1482)] Analyzing Verilog file '../sys/vga_out.sv'
% analyze -sv -f files_mappers_sv.f
INFO (INL011): Processing "-f" file "/home/pauloldn/poland/Altered-NES/formal/files_mappers_sv.f".
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/FDS.sv'
[INFO (VERI-2561)] ../rtl/mappers/FDS.sv(470): undeclared symbol 'audio_exp', assumed default net type 'wire'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/generic.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/JYCompany.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/misc.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/MMC1.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/MMC2.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/MMC3.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/MMC5.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/Namco.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/Sachen.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/Sunsoft.sv'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/mappers/VRC.sv'
% 
% # config_rtlds -report_macros
% elaborate -top sys_top -bbox_m DSP48A1 -bbox_m dpram -bbox_m EEPROM_24C0x -bbox_m IIR_filter -bbox_m eseopll -bbox_m altddio_out -bbox_m spram -bbox_m hps_io -bbox_m pll -bbox_m pll_cfg -bbox_m sysmem -bbox_m cyclonev_hps_interface_mpu_general_purpose -bbox_m cyclonev_hps_interface_peripheral_uart -bbox_m sysmem_lite -bbox_m cyclonev_hps_interface_interrupts -bbox_m ddr_svc -bbox_m ascal -bbox_m pll_hdmi_adj -bbox_m pll_cfg_hdmi -bbox_m pll_hdmi -bbox_m cyclonev_hps_interface_peripheral_i2c -bbox_m cyclonev_clkselect -bbox_m pll_audio -bbox_m audio_out -bbox_m cyclonev_hps_interface_peripheral_spi_master -bbox_m alsa
INFO (ISW003): Top module name is "sys_top".
[INFO (HIER-8002)] ../sys/sys_top.v(1840): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ../sys/sys_top.v(863): port 'remainder' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/sys_top.v(1174): port 'osd_status' remains unconnected for this instance
[WARN (VERI-1214)] ../sys/sys_top.v(1783): assignment to input 'ADC_SDO'
[WARN (VERI-1927)] ../NES.sv(945): port 'state_loaded' remains unconnected for this instance
[WARN (VERI-2435)] ../NES.sv(1265): port 'ce_pix' is not connected on this instance
[WARN (VERI-1927)] ../NES.sv(1265): port 'VIDEO_ARX' remains unconnected for this instance
[WARN (VERI-1927)] ../rtl/nes.v(401): port 'end_of_line' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/nes.v(401): port 'SaveStateBus_Din' is not connected on this instance
[WARN (VERI-2435)] ../rtl/nes.v(443): port 'abort_n' is not connected on this instance
[WARN (VERI-1927)] ../rtl/nes.v(443): port 'so_n' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/nes.v(514): port 'allow_us' is not connected on this instance
[WARN (VERI-1214)] ../rtl/nes.v(579): assignment to input 'sys_type'
[WARN (VERI-1927)] ../rtl/apu.sv(1050): port 'allow_us' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/mappers/MMC1.sv(275): port 'chr_read' is not connected on this instance
[WARN (VERI-1927)] ../rtl/mappers/MMC1.sv(275): port 'SaveStateBus_load' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/mappers/VRC.sv(717): port 'SaveStateBus_Din' is not connected on this instance
[WARN (VERI-1927)] ../rtl/mappers/VRC.sv(717): port 'SaveStateBus_load' remains unconnected for this instance
[WARN (VERI-2435)] ../rtl/mappers/MMC5.sv(803): port 'cold_reset' is not connected on this instance
[WARN (VERI-1214)] ../rtl/video_enclosing.sv(122): assignment to input 'ce_pix'
[WARN (VERI-1927)] ../rtl/video_enclosing.sv(160): port 'gamma_bus' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/video_freezer.sv(47): port 'sync_pt' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/video_freezer.sv(59): port 'valid' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/scandoubler.v(117): port 'mono' remains unconnected for this instance
[WARN (VERI-1927)] ../sys/video_freak.sv(238): port 'remainder' remains unconnected for this instance
[INFO (VERI-1018)] ../sys/i2c.v(2): compiling module 'i2c:(I2C_Freq=500000)'
[INFO (VERI-1018)] ../sys/mcp23009.sv(5): compiling module 'mcp23009'
[WARN (VERI-1330)] ../sys/mcp23009.sv(33): actual bit length 32 differs from formal bit length 1 for port 'I2C_WLEN'
[WARN (VDB-1002)] ../sys/mcp23009.sv(25): net 'din[15]' does not have a driver
[INFO (VERI-1018)] ../sys/math.sv(46): compiling module 'sys_umul:(NB_MUL1=12,NB_MUL2=12)'
[INFO (VERI-1018)] ../sys/math.sv(3): compiling module 'sys_udiv:(NB_NUM=24,NB_DIV=12)'
[INFO (VERI-1018)] ../sys/math.sv(85): compiling module 'sys_umuldiv:(NB_MUL1=12,NB_MUL2=12,NB_DIV=12)'
[INFO (VERI-1018)] ../sys/shadowmask.sv(1): compiling module 'shadowmask'
[INFO (VERI-2571)] ../sys/shadowmask.sv(27): extracting RAM for identifier 'mask_lut'
[INFO (VERI-1018)] ../sys/osd.v(4): compiling module 'osd'
[INFO (VERI-2571)] ../sys/osd.v(36): extracting RAM for identifier 'osd_buffer'
[INFO (VERI-1018)] ../sys/sys_top.v(1876): compiling module 'csync'
[INFO (VERI-1018)] ../sys/scanlines.v(1): compiling module 'scanlines'
[INFO (VERI-1018)] ../sys/yc_out.sv(28): compiling module 'yc_out'
[WARN (VERI-1220)] ../sys/yc_out.sv(76): using initial value of 'vref' since it is never assigned
[INFO (VERI-1018)] ../sys/vga_out.sv(2): compiling module 'vga_out'
[INFO (VERI-1018)] ../sys/sys_top.v(1844): compiling module 'sync_fix'
[INFO (VERI-1018)] ../rtl/keyboard.sv(4): compiling module 'keyboard'
[WARN (VERI-1220)] ../rtl/keyboard.sv(53): using initial value of 'btn_lb' since it is never assigned
[INFO (VERI-1018)] ../rtl/miracle.sv(199): compiling module 'midi_uart'
[INFO (VERI-1018)] ../rtl/miracle.sv(28): compiling module 'miraclepiano'
[INFO (VERI-1018)] ../rtl/zapper.sv(4): compiling module 'zapper'
[INFO (VERI-1018)] ../NES.sv(1455): compiling module 'GameLoader'
[INFO (VERI-1018)] ../rtl/ppu.sv(172): compiling module 'ClockGen'
[INFO (VERI-1018)] ../rtl/nes.v(32): compiling module 'DmaController'
[INFO (VERI-1018)] ../rtl/apu.sv(4): compiling module 'LenCounterUnit'
[INFO (VERI-1018)] ../rtl/apu.sv(65): compiling module 'EnvelopeUnit'
[INFO (VERI-1018)] ../rtl/apu.sv(117): compiling module 'SquareChan'
[INFO (VERI-1018)] ../rtl/apu.sv(266): compiling module 'TriangleChan'
[INFO (VERI-1018)] ../rtl/apu.sv(375): compiling module 'NoiseChan'
[INFO (VERI-1018)] ../rtl/apu.sv(485): compiling module 'DmcChan:(SSREG_INDEX_DMC1=10'b010001,SSREG_INDEX_DMC2=10'b010010)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=17,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[WARN (VHDL-1129)] ../rtl/bus_savestates.vhd(48): initial value for signal is ignored
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=18,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/apu.sv(1163): compiling module 'APUMixer'
[INFO (VERI-1018)] ../rtl/apu.sv(723): compiling module 'FrameCtr:(SSREG_INDEX_FCT=10'b010011)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=19,def="0000000000000000000000000000000000000000000000000111111111111111")(arch)'
[INFO (VERI-1018)] ../rtl/apu.sv(871): compiling module 'APU:(SSREG_INDEX_TOP=10'b010000,SSREG_INDEX_DMC1=10'b010001,SSREG_INDEX_DMC2=10'b010010,SSREG_INDEX_FCT=10'b010011)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=16,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[WARN (VERI-8028)] ../rtl/apu.sv(1031): missing/open ports on instance Squ2 of module SquareChan
[WARN (VDB-1013)] ../rtl/apu.sv(1050): input port 'allow_us' is not connected on this instance
[INFO (VERI-1018)] ../rtl/ppu.sv(172): compiling module 'ClockGen:(USE_SAVESTATE=1)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=6,def="0000000000000000000000000000000000000000000000000000000101010010")(arch)'
[INFO (VERI-1018)] ../rtl/ppu.sv(10): compiling module 'LoopyGen'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=11,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/ppu.sv(907): compiling module 'BgPainter'
[INFO (VERI-1018)] ../rtl/ppu.sv(419): compiling module 'OAMEval'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=12,def="0000000000000000000000000000000000000000000000000000000111111111")(arch)'
[INFO (VERI-1018)] ../rtl/ppu.sv(779): compiling module 'SpriteAddressGen'
[INFO (VERI-1018)] ../rtl/ppu.sv(834): compiling module 'SpriteAddressGenEx'
[INFO (VERI-1018)] ../rtl/ppu.sv(314): compiling module 'Sprite'
[INFO (VERI-1018)] ../rtl/ppu.sv(353): compiling module 'SpriteSet'
[INFO (VERI-1018)] ../rtl/ppu.sv(986): compiling module 'PixelMuxer'
[INFO (VERI-1018)] ../rtl/ppu.sv(1003): compiling module 'PaletteRam'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=7,def="0000000000001000000000000000100100000000000010000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=8,def="0010000000111010000001000000000100000000000100000000001000000001")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=9,def="0010110000000000000000000011010000000100000010000000001000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=10,def="0000100000000010000101000000001100101100001001000000110100000001")(arch)'
[WARN (VDB-1002)] ../rtl/ppu.sv(1026): net 'SS_PAL_BACK[3][63]' does not have a driver
[INFO (VERI-1018)] ../rtl/ppu.sv(1081): compiling module 'PPU'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=5,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=4,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(4): compiling module 'MMC0'
[INFO (VERI-1018)] ../rtl/mappers/MMC1.sv(4): compiling module 'MMC1'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=32,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(1103): compiling module 'Mapper28'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(121): compiling module 'Mapper30'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(640): compiling module 'Mapper32'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=33,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/MMC2.sv(4): compiling module 'MMC2'
[INFO (VERI-1018)] ../rtl/mappers/MMC3.sv(292): compiling module 'MMC3'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=34,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/MMC2.sv(204): compiling module 'MMC4'
[INFO (VERI-1018)] ../rtl/mappers/MMC5.sv(3): compiling module 'MMC5'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=35,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=36,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(58): compiling module 'Mapper13'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(4): compiling module 'Mapper15'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(106): compiling module 'Mapper16'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(386): compiling module 'Mapper18'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(367): compiling module 'Mapper34'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1119): compiling module 'Mapper41'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(812): compiling module 'Mapper42'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(918): compiling module 'Mapper65'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(238): compiling module 'Mapper66'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(491): compiling module 'Mapper67'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(678): compiling module 'Mapper68'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(2): compiling module 'Mapper69'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(475): compiling module 'Mapper71'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1497): compiling module 'Mapper72'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(583): compiling module 'Mapper77'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(681): compiling module 'Mapper78'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(795): compiling module 'Mapper79'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2860): compiling module 'Mapper83'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(902): compiling module 'Mapper89'
[INFO (VERI-1018)] ../rtl/mappers/generic.sv(1035): compiling module 'Mapper107'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2759): compiling module 'Mapper111'
[INFO (VERI-1018)] ../rtl/mappers/MMC3.sv(820): compiling module 'Mapper165'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1192): compiling module 'Mapper218'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2156): compiling module 'Mapper227'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1247): compiling module 'Mapper228'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1317): compiling module 'Mapper234'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1393): compiling module 'Mapper246'
[INFO (VERI-1018)] ../rtl/mappers/MMC3.sv(4): compiling module 'Rambo1'
[INFO (VERI-1018)] ../rtl/mappers/MMC1.sv(217): compiling module 'NesEvent'
[WARN (VERI-1330)] ../rtl/mappers/MMC1.sv(258): actual bit length 32 differs from formal bit length 64 for port 'flags'
[WARN (VERI-8028)] ../rtl/mappers/MMC1.sv(254): missing/open ports on instance mmc1_nesevent of module MMC1
[WARN (VDB-1013)] ../rtl/mappers/MMC1.sv(275): input port 'chr_read' is not connected on this instance
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(4): compiling module 'VRC1'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(137): compiling module 'VRC3'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(922): compiling module 'vrcIRQ'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=40,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(275): compiling module 'VRC24'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(1333): compiling module 'VRC5'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(724): compiling module 'MAPVRC6'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(492): compiling module 'VRC6'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(595): compiling module 'VRC7'
[WARN (VERI-8028)] ../rtl/mappers/VRC.sv(717): missing/open ports on instance vrc7irq of module vrcIRQ
[WARN (VDB-1013)] ../rtl/mappers/VRC.sv(717): input port 'SaveStateBus_Din[63]' is not connected on this instance
[INFO (VERI-1018)] ../rtl/mappers/Namco.sv(116): compiling module 'MAPN163'
[INFO (VERI-1018)] ../rtl/mappers/Namco.sv(3): compiling module 'N163'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1606): compiling module 'Mapper162'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1761): compiling module 'Nanjing'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1689): compiling module 'Mapper164'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(1899): compiling module 'Mapper156'
[INFO (VERI-8005)] ../rtl/mappers/misc.sv(1946): Unintentional sequential element inferred for prg_bank read before write using blocking assignment
[INFO (VERI-1018)] ../rtl/mappers/Sachen.sv(5): compiling module 'Sachen8259'
[INFO (VERI-8005)] ../rtl/mappers/Sachen.sv(40): Unintentional sequential element inferred for prg_bank read before write using blocking assignment
[INFO (VERI-8005)] ../rtl/mappers/Sachen.sv(41): Unintentional sequential element inferred for chr_bank_2 read before write using blocking assignment
[INFO (VERI-8005)] ../rtl/mappers/Sachen.sv(41): Unintentional sequential element inferred for chr_bank_o read before write using blocking assignment
[INFO (VERI-8005)] ../rtl/mappers/Sachen.sv(41): Unintentional sequential element inferred for chr_bank_p read before write using blocking assignment
[INFO (VERI-1018)] ../rtl/mappers/Sachen.sv(187): compiling module 'SachenJV001'
[INFO (VERI-1018)] ../rtl/mappers/Sachen.sv(339): compiling module 'SachenNROM'
[INFO (VERI-1018)] ../rtl/mappers/JYCompany.sv(3): compiling module 'multiplier'
[INFO (VERI-1018)] ../rtl/mappers/JYCompany.sv(59): compiling module 'JYCompany'
[INFO (VERI-8005)] ../rtl/mappers/JYCompany.sv(144): Unintentional sequential element inferred for bank_mode read before write using blocking assignment
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=37,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(3072): compiling module 'Mapper91'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2069): compiling module 'Mapper225'
[INFO (VERI-1018)] ../rtl/mappers/MMC3.sv(1003): compiling module 'Mapper413'
[INFO (VERI-1018)] ../rtl/mappers/FDS.sv(3): compiling module 'MapperFDS'
[INFO (VERI-1018)] ../rtl/mappers/misc.sv(2266): compiling module 'NSF'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(253): compiling module 'SS5b_audio'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=48,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=49,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=50,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=51,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/mappers/Sunsoft.sv(204): compiling module 'SS5b_mixed'
[INFO (VERI-1018)] ../rtl/mappers/Namco.sv(458): compiling module 'namco163_sound'
[WARN (VDB-1002)] ../rtl/mappers/Namco.sv(486): net 'SS_MAP1_BACK[12]' does not have a driver
[INFO (VERI-1018)] ../rtl/mappers/Namco.sv(373): compiling module 'namco163_mixed'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=52,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VERI-1018)] ../rtl/apu.sv(485): compiling module 'DmcChan:(SSREG_INDEX_DMC1=10'b0110001,SSREG_INDEX_DMC2=10'b0110010)'
[INFO (VERI-1018)] ../rtl/apu.sv(723): compiling module 'FrameCtr:(SSREG_INDEX_FCT=10'b0110011)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=51,def="0000000000000000000000000000000000000000000000000111111111111111")(arch)'
[INFO (VERI-1018)] ../rtl/apu.sv(871): compiling module 'APU:(SSREG_INDEX_TOP=10'b0110000,SSREG_INDEX_DMC1=10'b0110001,SSREG_INDEX_DMC2=10'b0110010,SSREG_INDEX_FCT=10'b0110011)'
[INFO (VERI-1018)] ../rtl/mappers/MMC5.sv(710): compiling module 'mmc5_mixed'
[WARN (VERI-8028)] ../rtl/mappers/MMC5.sv(777): missing/open ports on instance mmc5apu of module APU
[WARN (VDB-1013)] ../rtl/mappers/MMC5.sv(803): input port 'cold_reset' is not connected on this instance
[INFO (VERI-1018)] ../rtl/mappers/FDS.sv(519): compiling module 'fds_audio'
[INFO (VERI-1018)] ../rtl/mappers/FDS.sv(448): compiling module 'fds_mixed'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(1053): compiling module 'vrc7_mixed'
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(1168): compiling module 'vrc6sound'
[WARN (VDB-1002)] ../rtl/mappers/VRC.sv(1191): net 'SS_MAP1_BACK[2]' does not have a driver
[INFO (VERI-1018)] ../rtl/mappers/VRC.sv(1107): compiling module 'vrc6_mixed'
[INFO (VERI-1018)] ../rtl/cart.sv(18): compiling module 'cart_top'
[WARN (VERI-1330)] ../rtl/cart.sv(95): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(206): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(244): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(282): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(328): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(370): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(411): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(464): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(495): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(529): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(573): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(611): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(649): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(680): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(711): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(750): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(788): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(826): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(864): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(902): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(940): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(978): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1016): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1055): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1093): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1124): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1162): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1193): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1231): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1266): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1299): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1330): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1363): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1394): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1425): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1465): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1497): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1535): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1573): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1611): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1661): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1699): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1730): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1770): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1801): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1835): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1867): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1906): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1945): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(1983): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2017): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2060): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2092): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2125): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2162): actual bit length 64 differs from formal bit length 32 for port 'flags'
[WARN (VERI-1330)] ../rtl/cart.sv(2202): actual bit length 64 differs from formal bit length 32 for port 'flags'
[INFO (VERI-1018)] ../rtl/cheatcodes.sv(10): compiling module 'CODES'
[INFO (VHDL-1067)] ../rtl/savestates.vhd(7): processing 'savestates(arch)'
[INFO (VHDL-9044)] ../rtl/savestates.vhd(50): creating type property for input port 'savestate_address'
[INFO (VHDL-9046)] ../rtl/savestates.vhd(62): creating type property for signal 'savetype_counter'
[WARN (VHDL-1129)] ../rtl/savestates.vhd(99): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/savestates.vhd(101): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/savestates.vhd(101): creating type property for signal 'count'
[INFO (VHDL-9046)] ../rtl/savestates.vhd(102): creating type property for signal 'maxcount'
[WARN (VHDL-1129)] ../rtl/savestates.vhd(104): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/savestates.vhd(104): creating type property for signal 'settle'
[WARN (VHDL-1129)] ../rtl/savestates.vhd(106): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/savestates.vhd(107): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/savestates.vhd(108): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/savestates.vhd(110): initial value for signal is ignored
[INFO (VHDL-1067)] ../rtl/statemanager.vhd(5): processing 'statemanager(softmap_savestate_addr=58720256,softmap_rewind_addr=33554432)(arch)'
[INFO (VHDL-9044)] ../rtl/statemanager.vhd(31): creating type property for input port 'savestate_number'
[INFO (VHDL-9045)] ../rtl/statemanager.vhd(31): creating type property for output port 'request_address'
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(40): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(41): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(42): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(43): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(45): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(46): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(48): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/statemanager.vhd(48): creating type property for signal 'timer_rewind'
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(49): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/statemanager.vhd(49): creating type property for signal 'rewind_slow'
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(50): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/statemanager.vhd(50): creating type property for signal 'savestatecount'
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(51): initial value for signal is ignored
[WARN (VHDL-1129)] ../rtl/statemanager.vhd(53): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/statemanager.vhd(53): creating type property for signal 'vsync_counter'
[INFO (VERI-1018)] ../rtl/nes.v(83): compiling module 'NES'
[WARN (VERI-8028)] ../rtl/nes.v(384): missing/open ports on instance clockgen_pause of module ClockGen
[INFO (VHDL-1067)] ../rtl/t65/T65.vhd(136): processing 'T65(rtl)'
[WARN (VHDL-1129)] ../rtl/t65/T65.vhd(180): initial value for signal is ignored
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(199): creating type property for signal 'ALU_Op_r'
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(200): creating type property for signal 'Write_Data_r'
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(225): creating type property for signal 'ALU_Op'
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(226): creating type property for signal 'Set_BusA_To'
[INFO (VHDL-9046)] ../rtl/t65/T65.vhd(228): creating type property for signal 'Write_Data'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=0,def="1110000001100100000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=1,def="0000000000000000000000010010000000000000000000000000000000000001")(arch)'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=2,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[INFO (VHDL-1067)] ../rtl/t65/T65_MCode.vhd(58): processing 'T65_MCode(rtl)'
[INFO (VHDL-9045)] ../rtl/t65/T65_MCode.vhd(93): creating type property for output port 'ALU_Op'
[INFO (VHDL-9045)] ../rtl/t65/T65_MCode.vhd(93): creating type property for output port 'Set_BusA_To'
[INFO (VHDL-9045)] ../rtl/t65/T65_MCode.vhd(93): creating type property for output port 'Write_Data'
[INFO (VHDL-1172)] ../rtl/t65/T65_MCode.vhd(1089): 'others' clause is never selected
[INFO (VHDL-1067)] ../rtl/t65/T65_ALU.vhd(57): processing 'T65_ALU(rtl)'
[INFO (VHDL-9044)] ../rtl/t65/T65_ALU.vhd(68): creating type property for input port 'Op'
[WARN (VERI-1330)] ../rtl/nes.v(418): actual bit length 32 differs from formal bit length 2 for port 'Mode'
[WARN (VERI-1330)] ../rtl/nes.v(419): actual bit length 32 differs from formal bit length 1 for port 'BCD_en'
[WARN (VERI-1330)] ../rtl/nes.v(430): actual bit length 16 differs from formal bit length 24 for port 'A'
[WARN (VERI-8028)] ../rtl/nes.v(486): missing/open ports on instance apu of module APU
[WARN (VERI-1330)] ../rtl/nes.v(666): actual bit length 21 differs from formal bit length 10 for port 'prg_mask'
[WARN (VERI-1330)] ../rtl/nes.v(667): actual bit length 20 differs from formal bit length 10 for port 'chr_mask'
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=24,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[WARN (VERI-1330)] ../rtl/nes.v(885): actual bit length 2 differs from formal bit length 32 for port 'savestate_number'
[WARN (VDB-1002)] ../rtl/nes.v(609): net 'Savestate_OAMAddr[7]' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(610): net 'Savestate_OAMRdEn' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(611): net 'Savestate_OAMWrEn' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(612): net 'Savestate_OAMWriteData[7]' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(696): net 'Savestate_MAPRAMactive' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(697): net 'Savestate_MAPRAMAddr[12]' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(698): net 'Savestate_MAPRAMRdEn' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(699): net 'Savestate_MAPRAMWrEn' does not have a driver
[WARN (VDB-1002)] ../rtl/nes.v(700): net 'Savestate_MAPRAMWriteData[7]' does not have a driver
[WARN (VDB-1013)] ../rtl/nes.v(401): input port 'SaveStateBus_Din[63]' is not connected on this instance
[WARN (VDB-1013)] ../rtl/nes.v(417): input port 'Abort_n' is not connected on this instance
[WARN (VDB-1013)] ../rtl/nes.v(514): input port 'allow_us' is not connected on this instance
[INFO (VERI-1018)] ../rtl/sdram.sv(22): compiling module 'sdram'
[INFO (VERI-8005)] ../rtl/sdram.sv(97): Unintentional sequential element inferred for controle read before write using blocking assignment
[INFO (VERI-1018)] ../rtl/video.sv(4): compiling module 'video'
[INFO (VERI-1018)] ../sys/video_freezer.sv(80): compiling module 'sync_lock:(WIDTH=33)'
[INFO (VERI-1018)] ../sys/video_freezer.sv(80): compiling module 'sync_lock'
[INFO (VERI-1018)] ../sys/video_freezer.sv(21): compiling module 'video_freezer'
[WARN (VERI-8028)] ../sys/video_freezer.sv(39): missing/open ports on instance vs_lock of module sync_lock
[WARN (VERI-8028)] ../sys/video_freezer.sv(50): missing/open ports on instance hs_lock of module sync_lock
[INFO (VERI-1018)] ../sys/hq2x.sv(271): compiling module 'DiffCheck'
[INFO (VERI-1018)] ../sys/hq2x.sv(298): compiling module 'Blend'
[INFO (VERI-1018)] ../sys/hq2x.sv(250): compiling module 'hq2x_buf:(NUMWORDS=260,AWIDTH=8,DWIDTH=23)'
[INFO (VERI-2571)] ../sys/hq2x.sv(260): extracting RAM for identifier 'ram'
[INFO (VERI-1018)] ../sys/hq2x.sv(226): compiling module 'hq2x_in:(LENGTH=260,DWIDTH=23)'
[INFO (VERI-1018)] ../sys/hq2x.sv(250): compiling module 'hq2x_buf:(NUMWORDS=520,AWIDTH=9,DWIDTH=95)'
[INFO (VERI-2571)] ../sys/hq2x.sv(260): extracting RAM for identifier 'ram'
[INFO (VERI-1018)] ../sys/hq2x.sv(13): compiling module 'Hq2x:(LENGTH=260)'
[WARN (VDB-1002)] ../sys/hq2x.sv(40): net 'hqTable[0][5]' does not have a driver
[INFO (VERI-1018)] ../sys/scandoubler.v(22): compiling module 'scandoubler:(LENGTH=260)'
[WARN (VERI-8028)] ../sys/scandoubler.v(103): missing/open ports on instance Hq2x of module Hq2x
[WARN (VDB-1013)] ../sys/scandoubler.v(117): input port 'mono' is not connected on this instance
[INFO (VERI-1018)] ../sys/gamma_corr.sv(1): compiling module 'gamma_corr'
[INFO (VERI-2571)] ../sys/gamma_corr.sv(22): extracting RAM for identifier 'gamma_curve'
[INFO (VERI-1018)] ../sys/video_mixer.sv(19): compiling module 'video_mixer:(LINE_LENGTH=260,GAMMA=1)'
[INFO (VERI-1018)] ../sys/video_freak.sv(214): compiling module 'video_scale_int'
[WARN (VERI-8028)] ../sys/video_freak.sv(238): missing/open ports on instance div of module sys_udiv
[INFO (VERI-8005)] ../sys/video_freak.sv(246): Unintentional sequential element inferred for hinteger read before write using blocking assignment
[INFO (VERI-1018)] ../sys/video_freak.sv(16): compiling module 'video_freak'
[INFO (VERI-1018)] ../rtl/video_enclosing.sv(1): compiling module 'video_enclosing'
[WARN (VERI-8028)] ../rtl/video_enclosing.sv(136): missing/open ports on instance video_mixer of module video_mixer
[INFO (VERI-1018)] ../rtl/ddram.sv(22): compiling module 'ddram'
[INFO (VERI-1018)] ../rtl/savestate_ui.sv(1): compiling module 'savestate_ui:(INFO_TIMEOUT_BITS=25)'
[INFO (VERI-1018)] ../NES.sv(6): compiling module 'emu'
[WARN (VERI-1330)] ../NES.sv(907): actual bit length 10 differs from formal bit length 21 for port 'prg_mask'
[WARN (VERI-1330)] ../NES.sv(908): actual bit length 10 differs from formal bit length 20 for port 'chr_mask'
[WARN (VERI-8028)] ../NES.sv(856): missing/open ports on instance nes of module NES
[WARN (VERI-1330)] ../NES.sv(1257): actual bit length 10 differs from formal bit length 12 for port 'CROP_SIZE'
[WARN (VERI-1330)] ../NES.sv(1259): actual bit length 2 differs from formal bit length 3 for port 'SCALE'
[WARN (VERI-8028)] ../NES.sv(1200): missing/open ports on instance video_enclosing of module video_enclosing
[INFO (VHDL-1067)] ../rtl/bus_savestates.vhd(27): processing 'eReg_SavestateV(adr=28,def="0000000000000000000000000000000000000000000000000000000000000000")(arch)'
[WARN (VDB-1002)] ../NES.sv(675): net 'reset_nes' does not have a driver
[WARN (VDB-1002)] ../NES.sv(1052): net 'sdram_ss_in[15]' does not have a driver
[WARN (VDB-1013)] ../NES.sv(1265): input port 'ce_pix' is not connected on this instance
[INFO (VERI-1018)] ../sys/sys_top.v(22): compiling module 'sys_top'
[WARN (VERI-1166)] ../sys/sys_top.v(409): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(410): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(411): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(412): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(413): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(414): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(439): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(440): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(441): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(442): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(443): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(444): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(445): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(446): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(463): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(464): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(465): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(466): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(467): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(468): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(469): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(470): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(471): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(472): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(473): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(474): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(475): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(482): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(483): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(492): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(493): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(494): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(495): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(496): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(497): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(506): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(507): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(508): case condition never applies
[WARN (VERI-1166)] ../sys/sys_top.v(509): case condition never applies
[WARN (VERI-1330)] ../sys/sys_top.v(862): actual bit length 12 differs from formal bit length 24 for port 'result'
[WARN (VERI-8028)] ../sys/sys_top.v(853): missing/open ports on instance ar_muldiv of module sys_umuldiv
[WARN (VERI-8028)] ../sys/sys_top.v(1156): missing/open ports on instance hdmi_osd of module osd
[WARN (VDB-1002)] ../sys/sys_top.v(311): net 'cfg_custom_t' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(312): net 'cfg_custom_p1[5]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(313): net 'cfg_custom_p2[31]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(327): net 'cfg_done' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(345): net 'arc1y[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(346): net 'arc2x[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(347): net 'arc2y[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(809): net 'LFB_WIDTH[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(810): net 'LFB_HEIGHT[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(811): net 'LFB_HMIN[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(812): net 'LFB_HMAX[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(813): net 'LFB_VMIN[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(814): net 'LFB_VMAX[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(815): net 'LFB_BASE[31]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(816): net 'LFB_STRIDE[13]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(749): net 'HFP[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(1028): net 'HS[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(749): net 'HBP[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(755): net 'VFP[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(1032): net 'VS[12]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(755): net 'VBP[11]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(1404): net 'ColorBurst_Range[16]' does not have a driver
[WARN (VDB-1002)] ../sys/sys_top.v(1405): net 'PhaseInc[39]' does not have a driver
WARNING (WNL008): Module "dpram" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "EEPROM_24C0x" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "IIR_filter" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "eseopll" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "altddio_out" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "spram" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "hps_io" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_cfg" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_mpu_general_purpose" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_peripheral_uart" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_interrupts" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "sysmem_lite" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "ddr_svc" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "ascal" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_hdmi_adj" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_hdmi" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_cfg_hdmi" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_peripheral_i2c" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_clkselect" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "pll_audio" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "audio_out" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "cyclonev_hps_interface_peripheral_spi_master" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "alsa" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          212 (8 packages)
  Single run mode                         On
  Pipeline                                On (174 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      143 (134 synthesized)
  Number of analyzed VHDL entities        15 (36 synthesized)
WARNING (WNL018): ../sys/yc_out.sv(193): multiplication operator mult_21s_11s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../sys/yc_out.sv(194): multiplication operator mult_21s_11s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/zapper.sv(98): multiplication operator mult_16u_8u (size 24) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/MMC5.sv(112): multiplication operator mult_8u_8u (size 16) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/misc.sv(2308): multiplication operator mult_8u_8u (size 16) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/Namco.sv(501): multiplication operator mult_4u_4u (size 8) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/FDS.sv(573): multiplication operator mult_7s_7s (size 14) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/FDS.sv(576): multiplication operator mult_8u_12u (size 20) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../rtl/mappers/FDS.sv(579): multiplication operator mult_6u_12u (size 18) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../rtl/mappers/FDS.sv(587): division operator div_13u_2u (size 13) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../rtl/mappers/FDS.sv(589): division operator div_13u_3u (size 13) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WOBS004): ../NES.sv(1787): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): ../sys/video_freak.sv(167): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): ../sys/video_freak.sv(171): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WNL010): Input port "ce_pix" of module "video_enclosing" is also being driven at ../rtl/video_enclosing.sv(122).
WARNING (WNL010): Input port "ADC_SDO" of module "sys_top" is also being driven at ../sys/sys_top.v(1720).
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 5436. Use "get_design_info -list multiple_driven" for more information.
sys_top
[<embedded>] % 
[<embedded>] % clock FPGA_CLK1_50 -factor 1 -phase 1
[<embedded>] % clock FPGA_CLK2_50 -factor 1 -phase 1
[<embedded>] % clock pll_hdmi.outclk_0 -factor 1 -phase 1
[<embedded>] % clock emu.pll.outclk_0 -factor 1 -phase 1
[<embedded>] % clock emu.pll.outclk_1 -factor 1 -phase 1
[<embedded>] % clock sysmem.ram2_clk -factor 1 -phase 1
[<embedded>] % clock hdmi_clk_sw.outclk -factor 1 -phase 1
[<embedded>] % clock {emu.hps_io.HPS_BUS[36]} -factor 1 -phase 1
[<embedded>] % clock emu.hps_io.clk_sys -both_edges -factor 1 -phase 1
[<embedded>] % 
[<embedded>] % #reset -expression ~BTN_RESET;
[<embedded>] % reset -expression emu.reset_nes;
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "emu.reset_nes".
[<embedded>] % 
[<embedded>] % #clock CLK_50M -factor 1 -phase 1
[<embedded>] % #clock pll.outclk_1 -factor 1 -phase 1
[<embedded>] % #clock pll.outclk_0 -factor 1 -phase 1
[<embedded>] % #clock hps_io.clk_sys -both_edges -factor 1 -phase 1
[<embedded>] % #reset -none -non_resettable_regs 0;
[<embedded>] % #reset -expression ~RESET;
[<embedded>] % #reset -none;
[<embedded>] % 
[<embedded>] % # # Extract properties
[<embedded>] % check_superlint -extract
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 9 analyzed.
INFO (IRS024): Reset iterations 10 to 19 analyzed.
INFO (IRS018): Reset analysis simulation executed for 18 iterations. Assigned values for 1551 of 29249 design flops, 0 of 8 design latches, 4153 of 4167 internal elements.
WARNING (WRS031): 2 of 29249 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (ISL009): Started detection of ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ checks
INFO (ISL014): Started extracting properties for ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ checks
INFO (ISL015): Extracted 7026 properties of ASG_AR_OVFL, CAS_NO_UNIQ, CAS_NO_PRIO, BLK_NO_RCHB, ARY_IS_OOBI, EXP_AR_OVFL, ASG_IS_OVFL, EXP_IS_DVBZ
INFO (ISL009): Started detection of BUS_IS_CONT, BUS_IS_FLOT checks
WARNING (WSL077): Some signals were filtered and not extracted as bus checks.
    These signals exceed maximum multiple-driven number limit.
    For message help, type "help -message WSL044".
INFO (ISL014): Started extracting properties for BUS_IS_CONT, BUS_IS_FLOT checks
INFO (ISL015): Extracted 29 properties of BUS_IS_CONT, BUS_IS_FLOT
7055
[<embedded>] % 
[<embedded>] % 
[<embedded>] % schematic_viewer -draw -instance emu.video_enclosing
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL018): The peak resident set memory use for this session was 0.739 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
