--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168958 paths analyzed, 6804 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.086ns.
--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_12 (SLICE_X7Y54.C3), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.024ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.AMUX     Tcina                 0.220   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X4Y58.A1       net (fanout=7)        1.762   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<4>
    SLICE_X4Y58.COUT     Topcya                0.482   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_lutdi
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A1       net (fanout=8)        1.494   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X7Y54.C3       net (fanout=9)        1.041   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X7Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT81
                                                       displayer_inst/lcd_controller_inst/clk_count_12
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (2.621ns logic, 6.403ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.016ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.AMUX     Tcina                 0.220   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X4Y58.A1       net (fanout=7)        1.762   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<4>
    SLICE_X4Y58.COUT     Topcya                0.474   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_lut<0>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A1       net (fanout=8)        1.494   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X7Y54.C3       net (fanout=9)        1.041   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X7Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT81
                                                       displayer_inst/lcd_controller_inst/clk_count_12
    -------------------------------------------------  ---------------------------
    Total                                      9.016ns (2.613ns logic, 6.403ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.993ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.DMUX     Topdd                 0.463   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X8Y57.A2       net (fanout=5)        2.096   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<3>
    SLICE_X8Y57.COUT     Topcya                0.474   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_lut<0>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
    SLICE_X8Y58.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
    SLICE_X5Y53.A3       net (fanout=9)        1.209   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X7Y54.C3       net (fanout=9)        1.041   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X7Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<12>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT81
                                                       displayer_inst/lcd_controller_inst/clk_count_12
    -------------------------------------------------  ---------------------------
    Total                                      8.993ns (2.544ns logic, 6.449ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_6 (SLICE_X5Y54.A3), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.984ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.AMUX     Tcina                 0.220   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X4Y58.A1       net (fanout=7)        1.762   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<4>
    SLICE_X4Y58.COUT     Topcya                0.482   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_lutdi
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A1       net (fanout=8)        1.494   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X5Y54.A3       net (fanout=9)        1.001   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X5Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT561
                                                       displayer_inst/lcd_controller_inst/clk_count_6
    -------------------------------------------------  ---------------------------
    Total                                      8.984ns (2.621ns logic, 6.363ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.976ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.AMUX     Tcina                 0.220   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X4Y58.A1       net (fanout=7)        1.762   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<4>
    SLICE_X4Y58.COUT     Topcya                0.474   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_lut<0>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A1       net (fanout=8)        1.494   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X5Y54.A3       net (fanout=9)        1.001   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X5Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT561
                                                       displayer_inst/lcd_controller_inst/clk_count_6
    -------------------------------------------------  ---------------------------
    Total                                      8.976ns (2.613ns logic, 6.363ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.953ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.DMUX     Topdd                 0.463   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X8Y57.A2       net (fanout=5)        2.096   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<3>
    SLICE_X8Y57.COUT     Topcya                0.474   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_lut<0>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
    SLICE_X8Y58.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
    SLICE_X5Y53.A3       net (fanout=9)        1.209   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X5Y54.A3       net (fanout=9)        1.001   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X5Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT561
                                                       displayer_inst/lcd_controller_inst/clk_count_6
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (2.544ns logic, 6.409ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_7 (SLICE_X5Y54.B4), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.977ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.AMUX     Tcina                 0.220   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X4Y58.A1       net (fanout=7)        1.762   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<4>
    SLICE_X4Y58.COUT     Topcya                0.482   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_lutdi
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A1       net (fanout=8)        1.494   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X5Y54.B4       net (fanout=9)        0.994   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X5Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT581
                                                       displayer_inst/lcd_controller_inst/clk_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.977ns (2.621ns logic, 6.356ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.969ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.COUT     Topcyd                0.312   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X4Y53.AMUX     Tcina                 0.220   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<7>
    SLICE_X4Y58.A1       net (fanout=7)        1.762   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<4>
    SLICE_X4Y58.COUT     Topcya                0.474   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_lut<0>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<3>
    SLICE_X4Y59.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A1       net (fanout=8)        1.494   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_12_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X5Y54.B4       net (fanout=9)        0.994   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X5Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT581
                                                       displayer_inst/lcd_controller_inst/clk_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.969ns (2.613ns logic, 6.356ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.946ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.322 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y53.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X4Y52.D2       net (fanout=5)        1.227   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X4Y52.DMUX     Topdd                 0.463   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_24_o_add_5_OUT_cy<3>
    SLICE_X8Y57.A2       net (fanout=5)        2.096   displayer_inst/lcd_controller_inst/clk_count[30]_GND_24_o_add_5_OUT<3>
    SLICE_X8Y57.COUT     Topcya                0.474   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_lut<0>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<3>
    SLICE_X8Y58.BMUX     Tcinb                 0.286   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
    SLICE_X5Y53.A3       net (fanout=9)        1.209   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_24_o_LessThan_11_o_cy<5>
    SLICE_X5Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A4       net (fanout=2)        0.873   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1022
    SLICE_X3Y53.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023_1
    SLICE_X5Y54.B4       net (fanout=9)        0.994   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT1023
    SLICE_X5Y54.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<9>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_21_o_wide_mux_107_OUT581
                                                       displayer_inst/lcd_controller_inst/clk_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.946ns (2.544ns logic, 6.402ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point communicator_inst/receiver_inst/internal_buffer_8 (SLICE_X18Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/receiver_inst/internal_buffer_8 (FF)
  Destination:          communicator_inst/receiver_inst/internal_buffer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/receiver_inst/internal_buffer_8 to communicator_inst/receiver_inst/internal_buffer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.200   communicator_inst/receiver_inst/internal_buffer<10>
                                                       communicator_inst/receiver_inst/internal_buffer_8
    SLICE_X18Y51.A6      net (fanout=2)        0.024   communicator_inst/receiver_inst/internal_buffer<8>
    SLICE_X18Y51.CLK     Tah         (-Th)    -0.190   communicator_inst/receiver_inst/internal_buffer<10>
                                                       communicator_inst/receiver_inst/Mmux_internal_buffer[8]_data_in[0]_MUX_1192_o11
                                                       communicator_inst/receiver_inst/internal_buffer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_tx_data_vec_4 (SLICE_X22Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_tx_data_vec_4 (FF)
  Destination:          communicator_inst/uart_inst/uart_tx_data_vec_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_tx_data_vec_4 to communicator_inst/uart_inst/uart_tx_data_vec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.AQ      Tcko                  0.200   communicator_inst/uart_inst/uart_tx_data_vec<6>
                                                       communicator_inst/uart_inst/uart_tx_data_vec_4
    SLICE_X22Y36.A6      net (fanout=2)        0.027   communicator_inst/uart_inst/uart_tx_data_vec<4>
    SLICE_X22Y36.CLK     Tah         (-Th)    -0.190   communicator_inst/uart_inst/uart_tx_data_vec<6>
                                                       communicator_inst/uart_inst/mux411
                                                       communicator_inst/uart_inst/uart_tx_data_vec_4
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point editor_inst/internal_message_buffer_158 (SLICE_X14Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               editor_inst/internal_message_buffer_158 (FF)
  Destination:          editor_inst/internal_message_buffer_158 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: editor_inst/internal_message_buffer_158 to editor_inst/internal_message_buffer_158
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.200   editor_inst/internal_message_buffer<158>
                                                       editor_inst/internal_message_buffer_158
    SLICE_X14Y30.D6      net (fanout=4)        0.030   editor_inst/internal_message_buffer<158>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.190   editor_inst/internal_message_buffer<158>
                                                       editor_inst/internal_message_buffer[239]_internal_message_buffer[239]_mux_618_OUT<158>1
                                                       editor_inst/internal_message_buffer_158
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_sw_debounce[0].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_sw_debounce[0].debounce_inst/count_0/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_sw_debounce[0].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_sw_debounce[0].debounce_inst/count_1/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.086|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 168958 paths, 0 nets, and 8669 connections

Design statistics:
   Minimum period:   9.086ns{1}   (Maximum frequency: 110.059MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  8 15:40:22 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



