Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Jun 22 10:35:20 2024
| Host         : DESKTOP-PF8MJD1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SF51_JR6101_top_timing_summary_routed.rpt -pb SF51_JR6101_top_timing_summary_routed.pb -rpx SF51_JR6101_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SF51_JR6101_top
| Device       : 7vx690t-ffg1157
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
LUTAR-1    Warning           LUT drives async reset alert                        14          
PDRC-190   Warning           Suboptimally placed synchronized register chain     22          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          52          
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               24          
TIMING-20  Warning           Non-clocked latch                                   3           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                   26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2597)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4341)
5. checking no_input_delay (26)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2597)
---------------------------
 There are 1479 register/latch pins with no clock driven by root clock pin: clk_p11 (HIGH)

 There are 412 register/latch pins with no clock driven by root clock pin: clk_p21 (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: clk_p31 (HIGH)

 There are 308 register/latch pins with no clock driven by root clock pin: clk_p41 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: u_pixl_top/clk_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/delay_cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/delay_cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/delay_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/delay_cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/delay_cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/delay_cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/delay_cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_pixl_top/delay_cnt_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4341)
---------------------------------------------------
 There are 4315 pins that are not constrained for maximum delay. (HIGH)

 There are 26 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.676    -8899.512                   2098                51873        0.053        0.000                      0                51777        0.264        0.000                       0                 32227  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
F1_EMCCLK                                                                                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 4.000}        8.000           125.000         
  clk_out2_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
clk_wiz_1_inst/inst/clk_in1                                                                 {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_1                                                                        {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_1                                                                        {0.000 25.000}       50.000          20.000          
  clk_out4_clk_wiz_1                                                                        {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_1                                                                        {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
F1_EMCCLK                                                                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -1.541      -23.946                     50                21858        0.053        0.000                      0                21858        3.358        0.000                       0                 15063  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                         18.591        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.591        0.000                       0                     3  
clk_wiz_1_inst/inst/clk_in1                                                                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                             86.979        0.000                      0                26387        0.054        0.000                      0                26387       49.232        0.000                       0                 16506  
  clk_out2_clk_wiz_1                                                                             44.500        0.000                      0                  107        0.082        0.000                      0                  107       24.600        0.000                       0                    99  
  clk_out4_clk_wiz_1                                                                                                                                                                                                                          0.264        0.000                       0                    34  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                         18.591        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.400        0.000                      0                  968        0.068        0.000                      0                  968       15.732        0.000                       0                   515  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                                                            clk_out1_clk_wiz_0                                                                              999.160        0.000                      0                   40                                                                        
clk_out2_clk_wiz_1                                                                          clk_out1_clk_wiz_0                                                                               -4.466      -67.181                     16                   16        1.475        0.000                      0                   16  
clk_out2_clk_wiz_1                                                                          clk_out1_clk_wiz_1                                                                               46.358        0.000                      0                    3        0.591        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_1                                                                               32.364        0.000                      0                    8                                                                        
clk_out4_clk_wiz_1                                                                          clk_out2_clk_wiz_1                                                                                1.810        0.000                      0                   20        0.063        0.000                      0                   20  
clk_out2_clk_wiz_1                                                                          clk_out4_clk_wiz_1                                                                                1.465        0.000                      0                  140        0.134        0.000                      0                  140  
clk_out1_clk_wiz_1                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       99.318        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_clk_wiz_1                                                                          clk_out1_clk_wiz_0                                                                               -4.676    -8808.385                   2032                 2032        1.492        0.000                      0                 2032  
**async_default**                                                                           clk_out1_clk_wiz_1                                                                          clk_out1_clk_wiz_1                                                                               97.409        0.000                      0                  149        0.260        0.000                      0                  149  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.127        0.000                      0                  100        0.267        0.000                      0                  100  
**default**                                                                                 clk_out1_clk_wiz_0                                                                                                                                                                            7.323        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_out1_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      clk_out1_clk_wiz_1                                                                                                                                                                      
(none)                                                                                      clk_out2_clk_wiz_1                                                                                                                                                                      
(none)                                                                                                                                                                                  clk_out1_clk_wiz_0                                                                          
(none)                                                                                      clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                          
(none)                                                                                      clk_out1_clk_wiz_1                                                                          clk_out1_clk_wiz_0                                                                          
(none)                                                                                      clk_out2_clk_wiz_1                                                                          clk_out1_clk_wiz_0                                                                          
(none)                                                                                                                                                                                  clk_out1_clk_wiz_1                                                                          
(none)                                                                                      clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_1                                                                          
(none)                                                                                      clk_out1_clk_wiz_1                                                                          clk_out1_clk_wiz_1                                                                          
(none)                                                                                      clk_out2_clk_wiz_1                                                                          clk_out1_clk_wiz_1                                                                          
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_1                                                                          
(none)                                                                                      clk_out1_clk_wiz_1                                                                          clk_out2_clk_wiz_1                                                                          
(none)                                                                                      clk_out1_clk_wiz_1                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_out1_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      clk_out1_clk_wiz_1                                                                                                                                                                      
(none)                                                                                      clk_out2_clk_wiz_1                                                                                                                                                                      
(none)                                                                                      clk_out4_clk_wiz_1                                                                                                                                                                      
(none)                                                                                      clkfbout_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      clkfbout_clk_wiz_1                                                                                                                                                                      
(none)                                                                                                                                                                                  clk_out1_clk_wiz_0                                                                          
(none)                                                                                                                                                                                  clk_out1_clk_wiz_1                                                                          
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  F1_EMCCLK
  To Clock:  F1_EMCCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         F1_EMCCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { F1_EMCCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           50  Failing Endpoints,  Worst Slack       -1.541ns,  Total Violation      -23.946ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.359ns (3.861%)  route 8.939ns (96.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        8.939     6.927    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y382       LUT2 (Prop_lut2_I1_O)        0.123     7.050 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[444]_i_1__2/O
                         net (fo=1, routed)           0.000     7.050    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2446]
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.337     6.200    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[444]/C
                         clock pessimism             -0.639     5.561    
                         clock uncertainty           -0.085     5.476    
    SLICE_X105Y382       FDRE (Setup_fdre_C_D)        0.034     5.510    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[444]
  -------------------------------------------------------------------
                         required time                          5.510    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                 -1.541    

Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[386]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 0.359ns (3.862%)  route 8.937ns (96.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        8.937     6.925    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y382       LUT2 (Prop_lut2_I1_O)        0.123     7.048 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[386]_i_1__2/O
                         net (fo=1, routed)           0.000     7.048    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2388]
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[386]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.337     6.200    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[386]/C
                         clock pessimism             -0.639     5.561    
                         clock uncertainty           -0.085     5.476    
    SLICE_X105Y382       FDRE (Setup_fdre_C_D)        0.034     5.510    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[386]
  -------------------------------------------------------------------
                         required time                          5.510    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 0.359ns (3.868%)  route 8.922ns (96.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 6.202 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        8.922     6.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y384       LUT2 (Prop_lut2_I1_O)        0.123     7.034 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[390]_i_1__2/O
                         net (fo=1, routed)           0.000     7.034    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2392]
    SLICE_X105Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.339     6.202    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[390]/C
                         clock pessimism             -0.639     5.563    
                         clock uncertainty           -0.085     5.478    
    SLICE_X105Y384       FDRE (Setup_fdre_C_D)        0.034     5.512    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[390]
  -------------------------------------------------------------------
                         required time                          5.512    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[445]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 0.364ns (3.913%)  route 8.939ns (96.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        8.939     6.927    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y382       LUT2 (Prop_lut2_I1_O)        0.128     7.055 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[445]_i_1__2/O
                         net (fo=1, routed)           0.000     7.055    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2447]
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[445]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.337     6.200    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[445]/C
                         clock pessimism             -0.639     5.561    
                         clock uncertainty           -0.085     5.476    
    SLICE_X105Y382       FDRE (Setup_fdre_C_D)        0.058     5.534    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[445]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.365ns (3.924%)  route 8.937ns (96.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        8.937     6.925    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y382       LUT2 (Prop_lut2_I1_O)        0.129     7.054 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[387]_i_1__2/O
                         net (fo=1, routed)           0.000     7.054    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2389]
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.337     6.200    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[387]/C
                         clock pessimism             -0.639     5.561    
                         clock uncertainty           -0.085     5.476    
    SLICE_X105Y382       FDRE (Setup_fdre_C_D)        0.058     5.534    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[387]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                 -1.521    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[408]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 0.359ns (3.873%)  route 8.911ns (96.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        8.911     6.899    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y382       LUT2 (Prop_lut2_I1_O)        0.123     7.022 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[408]_i_1__2/O
                         net (fo=1, routed)           0.000     7.022    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2410]
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.337     6.200    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[408]/C
                         clock pessimism             -0.639     5.561    
                         clock uncertainty           -0.085     5.476    
    SLICE_X105Y382       FDRE (Setup_fdre_C_D)        0.033     5.509    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[408]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[391]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 0.367ns (3.951%)  route 8.922ns (96.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 6.202 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        8.922     6.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y384       LUT2 (Prop_lut2_I1_O)        0.131     7.042 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[391]_i_1__2/O
                         net (fo=1, routed)           0.000     7.042    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2393]
    SLICE_X105Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[391]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.339     6.202    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[391]/C
                         clock pessimism             -0.639     5.563    
                         clock uncertainty           -0.085     5.478    
    SLICE_X105Y384       FDRE (Setup_fdre_C_D)        0.058     5.536    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[391]
  -------------------------------------------------------------------
                         required time                          5.536    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.501ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 0.371ns (3.997%)  route 8.911ns (96.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        8.911     6.899    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y382       LUT2 (Prop_lut2_I1_O)        0.135     7.034 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[409]_i_1__2/O
                         net (fo=1, routed)           0.000     7.034    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2411]
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.337     6.200    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[409]/C
                         clock pessimism             -0.639     5.561    
                         clock uncertainty           -0.085     5.476    
    SLICE_X105Y382       FDRE (Setup_fdre_C_D)        0.058     5.534    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[409]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 -1.501    

Slack (VIOLATED) :        -0.547ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[418]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 0.359ns (4.321%)  route 7.949ns (95.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        7.949     5.938    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y388       LUT2 (Prop_lut2_I1_O)        0.123     6.061 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[418]_i_1__2/O
                         net (fo=1, routed)           0.000     6.061    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2420]
    SLICE_X105Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[418]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.341     6.204    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[418]/C
                         clock pessimism             -0.639     5.565    
                         clock uncertainty           -0.085     5.480    
    SLICE_X105Y388       FDRE (Setup_fdre_C_D)        0.034     5.514    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[418]
  -------------------------------------------------------------------
                         required time                          5.514    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                 -0.547    

Slack (VIOLATED) :        -0.529ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[419]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.365ns (4.390%)  route 7.949ns (95.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.602    -2.247    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.236    -2.011 f  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=3023, routed)        7.949     5.938    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[959]_0
    SLICE_X105Y388       LUT2 (Prop_lut2_I1_O)        0.129     6.067 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[419]_i_1__2/O
                         net (fo=1, routed)           0.000     6.067    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2421]
    SLICE_X105Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[419]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    AL29                                              0.000     8.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     8.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     3.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     4.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.341     6.204    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[419]/C
                         clock pessimism             -0.639     5.565    
                         clock uncertainty           -0.085     5.480    
    SLICE_X105Y388       FDRE (Setup_fdre_C_D)        0.058     5.538    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[419]
  -------------------------------------------------------------------
                         required time                          5.538    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 -0.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[514]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[514]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.881%)  route 0.118ns (54.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.771    -0.571    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X113Y400       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[514]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y400       FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[514]/Q
                         net (fo=3, routed)           0.118    -0.353    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[514]
    SLICE_X113Y399       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[514]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.937    -0.548    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X113Y399       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[514]/C
                         clock pessimism              0.095    -0.453    
    SLICE_X113Y399       FDRE (Hold_fdre_C_D)         0.047    -0.406    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[514]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_pixl_top/linePix_out_reg[993]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2035]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.107ns (25.059%)  route 0.320ns (74.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.681    -0.661    u_pixl_top/clk125m
    SLICE_X114Y376       FDCE                                         r  u_pixl_top/linePix_out_reg[993]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y376       FDCE (Prop_fdce_C_Q)         0.107    -0.554 r  u_pixl_top/linePix_out_reg[993]/Q
                         net (fo=2, routed)           0.320    -0.234    u_ila_0/inst/ila_core_inst/TRIGGER_I[2035]
    SLICE_X114Y402       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2035]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.041    -0.444    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X114Y402       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2035]_srl8/CLK
                         clock pessimism              0.095    -0.349    
    SLICE_X114Y402       SRL16E (Hold_srl16e_CLK_D)
                                                      0.059    -0.290    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2035]_srl8
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.146ns (32.764%)  route 0.300ns (67.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.650    -0.692    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X136Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y349       FDRE (Prop_fdre_C_Q)         0.118    -0.574 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.300    -0.275    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X134Y350       LUT6 (Prop_lut6_I0_O)        0.028    -0.247 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[5]
    SLICE_X134Y350       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.977    -0.508    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X134Y350       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.115    -0.393    
    SLICE_X134Y350       FDRE (Hold_fdre_C_D)         0.087    -0.306    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.169ns (37.163%)  route 0.286ns (62.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.650    -0.692    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X134Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y349       FDRE (Prop_fdre_C_Q)         0.107    -0.585 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.286    -0.300    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X134Y350       LUT5 (Prop_lut5_I0_O)        0.062    -0.238 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[9]
    SLICE_X134Y350       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.977    -0.508    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X134Y350       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.115    -0.393    
    SLICE_X134Y350       FDRE (Hold_fdre_C_D)         0.096    -0.297    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_pixl_top/linePix_out_reg[478]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][999]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.449%)  route 0.101ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.688    -0.654    u_pixl_top/clk125m
    SLICE_X117Y383       FDCE                                         r  u_pixl_top/linePix_out_reg[478]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y383       FDCE (Prop_fdce_C_Q)         0.091    -0.563 r  u_pixl_top/linePix_out_reg[478]/Q
                         net (fo=2, routed)           0.101    -0.463    u_ila_0/inst/ila_core_inst/TRIGGER_I[999]
    SLICE_X116Y382       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][999]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.932    -0.553    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X116Y382       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][999]_srl8/CLK
                         clock pessimism             -0.090    -0.643    
    SLICE_X116Y382       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.525    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][999]_srl8
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.114%)  route 0.221ns (68.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.727    -0.615    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X139Y387       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y387       FDRE (Prop_fdre_C_Q)         0.100    -0.515 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=88, routed)          0.221    -0.294    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X9Y77         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.009    -0.477    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y77         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.070    -0.547    
    RAMB36_X9Y77         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.364    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.171ns (37.438%)  route 0.286ns (62.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.650    -0.692    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X134Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y349       FDRE (Prop_fdre_C_Q)         0.107    -0.585 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.286    -0.300    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X134Y350       LUT4 (Prop_lut4_I2_O)        0.064    -0.236 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[8]
    SLICE_X134Y350       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.977    -0.508    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X134Y350       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.115    -0.393    
    SLICE_X134Y350       FDRE (Hold_fdre_C_D)         0.087    -0.306    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][2046]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.107ns (16.066%)  route 0.559ns (83.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.693    -0.649    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X114Y395       FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][2046]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y395       FDRE (Prop_fdre_C_Q)         0.107    -0.542 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][2046]/Q
                         net (fo=1, routed)           0.559     0.017    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[24]
    RAMB36_X7Y88         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.066    -0.420    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y88         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.095    -0.325    
    RAMB36_X7Y88         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.260    -0.065    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_pixl_top/linePix_out_reg[1360]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.146ns (43.103%)  route 0.193ns (56.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.684    -0.658    u_pixl_top/clk125m
    SLICE_X110Y385       FDCE                                         r  u_pixl_top/linePix_out_reg[1360]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y385       FDCE (Prop_fdce_C_Q)         0.118    -0.540 r  u_pixl_top/linePix_out_reg[1360]/Q
                         net (fo=2, routed)           0.193    -0.348    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[400]
    SLICE_X105Y384       LUT2 (Prop_lut2_I0_O)        0.028    -0.320 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[400]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.320    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2402]
    SLICE_X105Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.928    -0.557    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X105Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[400]/C
                         clock pessimism              0.095    -0.462    
    SLICE_X105Y384       FDRE (Hold_fdre_C_D)         0.060    -0.402    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[400]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_pixl_top/linePix_out_reg[1315]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2357]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.065%)  route 0.096ns (48.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.683    -0.659    u_pixl_top/clk125m
    SLICE_X117Y378       FDCE                                         r  u_pixl_top/linePix_out_reg[1315]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y378       FDCE (Prop_fdce_C_Q)         0.100    -0.559 r  u_pixl_top/linePix_out_reg[1315]/Q
                         net (fo=2, routed)           0.096    -0.463    u_ila_0/inst/ila_core_inst/TRIGGER_I[2357]
    SLICE_X114Y378       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2357]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.928    -0.557    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X114Y378       SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2357]_srl8/CLK
                         clock pessimism             -0.090    -0.647    
    SLICE_X114Y378       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.548    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2357]_srl8
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X9Y65     u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X10Y66    u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X10Y70    u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X7Y71     u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X6Y75     u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X7Y63     u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X6Y78     u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X12Y78    u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X11Y71    u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X9Y79     u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X132Y327   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X132Y327   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1000]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1000]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1002]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1002]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1003]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1003]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X132Y327   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X132Y327   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1000]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1000]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1001]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1002]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1002]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1003]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X108Y384   u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1003]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y7    clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         20.000      18.591     BUFGCTRL_X0Y6    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y4  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_1_inst/inst/clk_in1
  To Clock:  clk_wiz_1_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_1_inst/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       86.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.979ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.790ns  (logic 0.595ns (4.652%)  route 12.195ns (95.348%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 101.337 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         9.129    10.918    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X131Y409       MUXF8 (Prop_muxf8_S_O)       0.222    11.140 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[8]_i_12/O
                         net (fo=1, routed)           1.344    12.483    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[8]_i_12_n_0
    SLICE_X94Y402        LUT6 (Prop_lut6_I5_O)        0.126    12.609 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[8]_i_3/O
                         net (fo=1, routed)           1.722    14.332    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[8]_i_3_n_0
    SLICE_X127Y380       LUT5 (Prop_lut5_I2_O)        0.043    14.375 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.375    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[8]
    SLICE_X127Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.337   101.337    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X127Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C
                         clock pessimism              0.153   101.490    
                         clock uncertainty           -0.170   101.320    
    SLICE_X127Y380       FDRE (Setup_fdre_C_D)        0.033   101.353    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        101.353    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                 86.979    

Slack (MET) :             87.116ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 0.598ns (4.726%)  route 12.057ns (95.274%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 101.339 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         9.214    11.003    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X130Y411       MUXF8 (Prop_muxf8_S_O)       0.226    11.229 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[9]_i_12/O
                         net (fo=1, routed)           1.329    12.558    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[9]_i_12_n_0
    SLICE_X97Y405        LUT6 (Prop_lut6_I5_O)        0.125    12.683 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[9]_i_3/O
                         net (fo=1, routed)           1.514    14.197    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[9]_i_3_n_0
    SLICE_X129Y383       LUT5 (Prop_lut5_I2_O)        0.043    14.240 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.240    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[9]
    SLICE_X129Y383       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.339   101.339    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X129Y383       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                         clock pessimism              0.153   101.492    
                         clock uncertainty           -0.170   101.322    
    SLICE_X129Y383       FDRE (Setup_fdre_C_D)        0.033   101.355    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        101.355    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                 87.116    

Slack (MET) :             87.145ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.624ns  (logic 0.595ns (4.713%)  route 12.029ns (95.287%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 101.337 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         9.263    11.052    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X129Y406       MUXF8 (Prop_muxf8_S_O)       0.222    11.274 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[14]_i_12/O
                         net (fo=1, routed)           1.326    12.601    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[14]_i_12_n_0
    SLICE_X97Y404        LUT6 (Prop_lut6_I5_O)        0.126    12.727 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[14]_i_3/O
                         net (fo=1, routed)           1.440    14.166    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[14]_i_3_n_0
    SLICE_X127Y380       LUT5 (Prop_lut5_I2_O)        0.043    14.209 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    14.209    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[14]
    SLICE_X127Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.337   101.337    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X127Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
                         clock pessimism              0.153   101.490    
                         clock uncertainty           -0.170   101.320    
    SLICE_X127Y380       FDRE (Setup_fdre_C_D)        0.034   101.354    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        101.354    
                         arrival time                         -14.209    
  -------------------------------------------------------------------
                         slack                                 87.145    

Slack (MET) :             87.239ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.530ns  (logic 0.595ns (4.749%)  route 11.935ns (95.251%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 101.337 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         8.930    10.719    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X127Y408       MUXF8 (Prop_muxf8_S_O)       0.222    10.941 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[12]_i_12/O
                         net (fo=1, routed)           1.350    12.291    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[12]_i_12_n_0
    SLICE_X95Y403        LUT6 (Prop_lut6_I5_O)        0.126    12.417 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[12]_i_3/O
                         net (fo=1, routed)           1.655    14.072    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[12]_i_3_n_0
    SLICE_X127Y381       LUT5 (Prop_lut5_I2_O)        0.043    14.115 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    14.115    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[12]
    SLICE_X127Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.337   101.337    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X127Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/C
                         clock pessimism              0.153   101.490    
                         clock uncertainty           -0.170   101.320    
    SLICE_X127Y381       FDRE (Setup_fdre_C_D)        0.034   101.354    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        101.354    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                 87.239    

Slack (MET) :             87.324ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.478ns  (logic 0.595ns (4.768%)  route 11.883ns (95.232%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 101.338 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         9.214    11.003    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X131Y411       MUXF8 (Prop_muxf8_S_O)       0.222    11.225 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[6]_i_12/O
                         net (fo=1, routed)           1.297    12.523    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[6]_i_12_n_0
    SLICE_X99Y401        LUT6 (Prop_lut6_I5_O)        0.126    12.649 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[6]_i_3/O
                         net (fo=1, routed)           1.371    14.020    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[6]_i_3_n_0
    SLICE_X126Y382       LUT5 (Prop_lut5_I2_O)        0.043    14.063 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.063    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[6]
    SLICE_X126Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.338   101.338    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X126Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
                         clock pessimism              0.153   101.491    
                         clock uncertainty           -0.170   101.321    
    SLICE_X126Y382       FDRE (Setup_fdre_C_D)        0.066   101.387    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        101.387    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 87.324    

Slack (MET) :             87.334ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.467ns  (logic 0.598ns (4.796%)  route 11.869ns (95.204%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 101.338 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         8.930    10.719    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X126Y408       MUXF8 (Prop_muxf8_S_O)       0.226    10.945 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[10]_i_12/O
                         net (fo=1, routed)           1.235    12.180    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[10]_i_12_n_0
    SLICE_X94Y401        LUT6 (Prop_lut6_I5_O)        0.125    12.305 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_3/O
                         net (fo=1, routed)           1.704    14.009    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_3_n_0
    SLICE_X126Y382       LUT5 (Prop_lut5_I2_O)        0.043    14.052 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.052    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[10]
    SLICE_X126Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.338   101.338    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X126Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C
                         clock pessimism              0.153   101.491    
                         clock uncertainty           -0.170   101.321    
    SLICE_X126Y382       FDRE (Setup_fdre_C_D)        0.065   101.386    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        101.386    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                 87.334    

Slack (MET) :             87.548ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.222ns  (logic 0.595ns (4.868%)  route 11.627ns (95.132%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 101.337 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         8.801    10.590    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X127Y409       MUXF8 (Prop_muxf8_S_O)       0.222    10.812 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[13]_i_12/O
                         net (fo=1, routed)           1.231    12.043    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[13]_i_12_n_0
    SLICE_X94Y400        LUT6 (Prop_lut6_I5_O)        0.126    12.169 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[13]_i_3/O
                         net (fo=1, routed)           1.595    13.764    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[13]_i_3_n_0
    SLICE_X129Y380       LUT5 (Prop_lut5_I2_O)        0.043    13.807 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    13.807    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[13]
    SLICE_X129Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.337   101.337    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X129Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/C
                         clock pessimism              0.153   101.490    
                         clock uncertainty           -0.170   101.320    
    SLICE_X129Y380       FDRE (Setup_fdre_C_D)        0.034   101.354    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        101.354    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                 87.548    

Slack (MET) :             87.612ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 0.595ns (4.895%)  route 11.561ns (95.105%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 101.337 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         9.237    11.026    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X131Y407       MUXF8 (Prop_muxf8_S_O)       0.222    11.248 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[7]_i_12/O
                         net (fo=1, routed)           1.043    12.292    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[7]_i_12_n_0
    SLICE_X102Y405       LUT6 (Prop_lut6_I5_O)        0.126    12.418 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_3/O
                         net (fo=1, routed)           1.281    13.698    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_3_n_0
    SLICE_X127Y381       LUT5 (Prop_lut5_I2_O)        0.043    13.741 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.741    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[7]
    SLICE_X127Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.337   101.337    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X127Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C
                         clock pessimism              0.153   101.490    
                         clock uncertainty           -0.170   101.320    
    SLICE_X127Y381       FDRE (Setup_fdre_C_D)        0.033   101.353    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.353    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                 87.612    

Slack (MET) :             87.730ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.070ns  (logic 0.595ns (4.930%)  route 11.475ns (95.070%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 101.337 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         8.625    10.414    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X129Y412       MUXF8 (Prop_muxf8_S_O)       0.222    10.636 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_i_12/O
                         net (fo=1, routed)           1.310    11.946    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_i_12_n_0
    SLICE_X94Y400        LUT6 (Prop_lut6_I5_O)        0.126    12.072 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[15]_i_3/O
                         net (fo=1, routed)           1.540    13.612    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[15]_i_3_n_0
    SLICE_X126Y381       LUT5 (Prop_lut5_I2_O)        0.043    13.655 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    13.655    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[15]
    SLICE_X126Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.337   101.337    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X126Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/C
                         clock pessimism              0.153   101.490    
                         clock uncertainty           -0.170   101.320    
    SLICE_X126Y381       FDRE (Setup_fdre_C_D)        0.064   101.384    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        101.384    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                 87.730    

Slack (MET) :             87.885ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.885ns  (logic 0.595ns (5.006%)  route 11.290ns (94.994%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 101.338 - 100.000 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.585     1.585    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X131Y376       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y376       FDRE (Prop_fdre_C_Q)         0.204     1.789 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/Q
                         net (fo=138, routed)         8.726    10.515    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]
    SLICE_X129Y410       MUXF8 (Prop_muxf8_S_O)       0.222    10.737 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[11]_i_12/O
                         net (fo=1, routed)           1.032    11.770    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[11]_i_12_n_0
    SLICE_X95Y403        LUT6 (Prop_lut6_I5_O)        0.126    11.896 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[11]_i_3/O
                         net (fo=1, routed)           1.531    13.427    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[11]_i_3_n_0
    SLICE_X127Y382       LUT5 (Prop_lut5_I2_O)        0.043    13.470 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    13.470    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/CAPTURE_DATA_OUT_SS_DATA_I[11]
    SLICE_X127Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.338   101.338    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X127Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C
                         clock pessimism              0.153   101.491    
                         clock uncertainty           -0.170   101.321    
    SLICE_X127Y382       FDRE (Setup_fdre_C_D)        0.034   101.355    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        101.355    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                 87.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X149Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y368       FDRE (Prop_fdre_C_Q)         0.100     0.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.096     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X146Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X146Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.234     0.741    
    SLICE_X146Y369       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X149Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y367       FDRE (Prop_fdre_C_Q)         0.100     0.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.102     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.234     0.741    
    SLICE_X148Y369       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.702%)  route 0.098ns (45.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.855     0.855    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X100Y450       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y450       FDRE (Prop_fdre_C_Q)         0.118     0.973 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.098     1.071    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X99Y449        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.041     1.041    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X99Y449        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                         clock pessimism             -0.068     0.973    
    SLICE_X99Y449        FDRE (Hold_fdre_C_D)         0.032     1.005    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.727     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X149Y371       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y371       FDRE (Prop_fdre_C_Q)         0.100     0.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.095     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X148Y370       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.974     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X148Y370       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.740    
    SLICE_X148Y370       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.847%)  route 0.195ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X147Y370       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y370       FDCE (Prop_fdce_C_Q)         0.091     0.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.195     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.234     0.741    
    SLICE_X148Y369       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.847%)  route 0.195ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X147Y370       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y370       FDCE (Prop_fdce_C_Q)         0.091     0.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.195     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.234     0.741    
    SLICE_X148Y369       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.847%)  route 0.195ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X147Y370       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y370       FDCE (Prop_fdce_C_Q)         0.091     0.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.195     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.234     0.741    
    SLICE_X148Y369       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.847%)  route 0.195ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X147Y370       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y370       FDCE (Prop_fdce_C_Q)         0.091     0.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.195     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.234     0.741    
    SLICE_X148Y369       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.847%)  route 0.195ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X147Y370       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y370       FDCE (Prop_fdce_C_Q)         0.091     0.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.195     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.234     0.741    
    SLICE_X148Y369       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.847%)  route 0.195ns (68.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X147Y370       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y370       FDCE (Prop_fdce_C_Q)         0.091     0.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.195     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.975     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X148Y369       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.234     0.741    
    SLICE_X148Y369       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB18_X8Y130    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X11Y77    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X10Y78    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X11Y76    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X10Y77    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X11Y78    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X8Y69     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X8Y72     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X8Y70     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         100.000     97.905     RAMB36_X9Y71     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X148Y370   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       44.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.204ns (3.875%)  route 5.061ns (96.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 51.699 - 50.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.204     1.810 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=20, routed)          5.061     6.871    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]_0[0]
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699    51.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                         clock pessimism              0.073    51.772    
                         clock uncertainty           -0.140    51.632    
    SLICE_X54Y462        FDRE (Setup_fdre_C_CE)      -0.261    51.371    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]
  -------------------------------------------------------------------
                         required time                         51.371    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.204ns (3.875%)  route 5.061ns (96.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 51.699 - 50.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.204     1.810 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=20, routed)          5.061     6.871    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]_0[0]
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699    51.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
                         clock pessimism              0.073    51.772    
                         clock uncertainty           -0.140    51.632    
    SLICE_X54Y462        FDRE (Setup_fdre_C_CE)      -0.261    51.371    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]
  -------------------------------------------------------------------
                         required time                         51.371    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.204ns (3.875%)  route 5.061ns (96.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 51.699 - 50.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.204     1.810 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=20, routed)          5.061     6.871    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]_0[0]
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699    51.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
                         clock pessimism              0.073    51.772    
                         clock uncertainty           -0.140    51.632    
    SLICE_X54Y462        FDRE (Setup_fdre_C_CE)      -0.261    51.371    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]
  -------------------------------------------------------------------
                         required time                         51.371    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.500ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.204ns (3.875%)  route 5.061ns (96.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 51.699 - 50.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.204     1.810 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=20, routed)          5.061     6.871    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]_0[0]
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699    51.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
                         clock pessimism              0.073    51.772    
                         clock uncertainty           -0.140    51.632    
    SLICE_X54Y462        FDRE (Setup_fdre_C_CE)      -0.261    51.371    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]
  -------------------------------------------------------------------
                         required time                         51.371    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                 44.500    

Slack (MET) :             44.676ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.204ns (4.026%)  route 4.863ns (95.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 51.699 - 50.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.204     1.810 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=20, routed)          4.863     6.673    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]_0[0]
    SLICE_X55Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699    51.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X55Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                         clock pessimism              0.073    51.772    
                         clock uncertainty           -0.140    51.632    
    SLICE_X55Y462        FDRE (Setup_fdre_C_CE)      -0.284    51.348    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                         51.348    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                 44.676    

Slack (MET) :             45.246ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pixl_rstn_cnt_reg[21]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.345ns (7.868%)  route 4.040ns (92.132%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 51.324 - 50.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.528     1.528    clk20m
    SLICE_X122Y376       FDRE                                         r  pixl_rstn_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y376       FDRE (Prop_fdre_C_Q)         0.259     1.787 f  pixl_rstn_cnt_reg[11]/Q
                         net (fo=8, routed)           1.622     3.409    pixl_rstn_cnt_reg[11]
    SLICE_X119Y395       LUT6 (Prop_lut6_I3_O)        0.043     3.452 r  pixl_rstn_cnt[0]_i_7/O
                         net (fo=1, routed)           0.553     4.005    pixl_rstn_cnt[0]_i_7_n_0
    SLICE_X121Y398       LUT5 (Prop_lut5_I4_O)        0.043     4.048 r  pixl_rstn_cnt[0]_i_2/O
                         net (fo=31, routed)          1.865     5.913    sel
    SLICE_X106Y372       FDRE                                         r  pixl_rstn_cnt_reg[21]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.324    51.324    clk20m
    SLICE_X106Y372       FDRE                                         r  pixl_rstn_cnt_reg[21]_replica_1/C
                         clock pessimism              0.153    51.477    
                         clock uncertainty           -0.140    51.337    
    SLICE_X106Y372       FDRE (Setup_fdre_C_CE)      -0.178    51.159    pixl_rstn_cnt_reg[21]_replica_1
  -------------------------------------------------------------------
                         required time                         51.159    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 45.246    

Slack (MET) :             45.496ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.204ns (5.477%)  route 3.520ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 51.214 - 50.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.204     1.810 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=20, routed)          3.520     5.330    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[4]_0[0]
    SLICE_X164Y254       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.214    51.214    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X164Y254       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                         clock pessimism              0.013    51.227    
                         clock uncertainty           -0.140    51.087    
    SLICE_X164Y254       FDRE (Setup_fdre_C_CE)      -0.261    50.826    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                         50.826    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 45.496    

Slack (MET) :             45.496ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.204ns (5.477%)  route 3.520ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 51.214 - 50.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.204     1.810 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=20, routed)          3.520     5.330    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[4]_0[0]
    SLICE_X164Y254       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.214    51.214    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X164Y254       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/C
                         clock pessimism              0.013    51.227    
                         clock uncertainty           -0.140    51.087    
    SLICE_X164Y254       FDRE (Setup_fdre_C_CE)      -0.261    50.826    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]
  -------------------------------------------------------------------
                         required time                         50.826    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 45.496    

Slack (MET) :             45.496ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.204ns (5.477%)  route 3.520ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 51.214 - 50.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.204     1.810 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/Q
                         net (fo=20, routed)          3.520     5.330    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[4]_0[0]
    SLICE_X164Y254       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.214    51.214    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X164Y254       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C
                         clock pessimism              0.013    51.227    
                         clock uncertainty           -0.140    51.087    
    SLICE_X164Y254       FDRE (Setup_fdre_C_CE)      -0.261    50.826    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]
  -------------------------------------------------------------------
                         required time                         50.826    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 45.496    

Slack (MET) :             45.686ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pixl_rstn_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.345ns (8.633%)  route 3.651ns (91.367%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 51.331 - 50.000 ) 
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.528     1.528    clk20m
    SLICE_X122Y376       FDRE                                         r  pixl_rstn_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y376       FDRE (Prop_fdre_C_Q)         0.259     1.787 f  pixl_rstn_cnt_reg[11]/Q
                         net (fo=8, routed)           1.622     3.409    pixl_rstn_cnt_reg[11]
    SLICE_X119Y395       LUT6 (Prop_lut6_I3_O)        0.043     3.452 r  pixl_rstn_cnt[0]_i_7/O
                         net (fo=1, routed)           0.553     4.005    pixl_rstn_cnt[0]_i_7_n_0
    SLICE_X121Y398       LUT5 (Prop_lut5_I4_O)        0.043     4.048 r  pixl_rstn_cnt[0]_i_2/O
                         net (fo=31, routed)          1.476     5.524    sel
    SLICE_X122Y376       FDRE                                         r  pixl_rstn_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.331    51.331    clk20m
    SLICE_X122Y376       FDRE                                         r  pixl_rstn_cnt_reg[11]/C
                         clock pessimism              0.197    51.528    
                         clock uncertainty           -0.140    51.388    
    SLICE_X122Y376       FDRE (Setup_fdre_C_CE)      -0.178    51.210    pixl_rstn_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         51.210    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                 45.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 led_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.253ns (72.831%)  route 0.094ns (27.169%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y249        FDRE                                         r  led_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y249        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[15]
    SLICE_X51Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.928 r  led_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    led_cnt_reg[12]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.969 r  led_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.969    led_cnt_reg[16]_i_1_n_7
    SLICE_X51Y250        FDRE                                         r  led_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.816     0.816    clk20m
    SLICE_X51Y250        FDRE                                         r  led_cnt_reg[16]/C
                         clock pessimism              0.000     0.816    
    SLICE_X51Y250        FDRE (Hold_fdre_C_D)         0.071     0.887    led_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 led_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.264ns (73.665%)  route 0.094ns (26.335%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y249        FDRE                                         r  led_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y249        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[15]
    SLICE_X51Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.928 r  led_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    led_cnt_reg[12]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.980 r  led_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.980    led_cnt_reg[16]_i_1_n_5
    SLICE_X51Y250        FDRE                                         r  led_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.816     0.816    clk20m
    SLICE_X51Y250        FDRE                                         r  led_cnt_reg[18]/C
                         clock pessimism              0.000     0.816    
    SLICE_X51Y250        FDRE (Hold_fdre_C_D)         0.071     0.887    led_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 led_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.272ns (74.240%)  route 0.094ns (25.760%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y249        FDRE                                         r  led_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y249        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[15]
    SLICE_X51Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.928 r  led_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    led_cnt_reg[12]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.988 r  led_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.988    led_cnt_reg[16]_i_1_n_6
    SLICE_X51Y250        FDRE                                         r  led_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.816     0.816    clk20m
    SLICE_X51Y250        FDRE                                         r  led_cnt_reg[17]/C
                         clock pessimism              0.000     0.816    
    SLICE_X51Y250        FDRE (Hold_fdre_C_D)         0.071     0.887    led_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 led_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.277ns (74.587%)  route 0.094ns (25.413%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y249        FDRE                                         r  led_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y249        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[15]
    SLICE_X51Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.928 r  led_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    led_cnt_reg[12]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     0.993 r  led_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.993    led_cnt_reg[16]_i_1_n_4
    SLICE_X51Y250        FDRE                                         r  led_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.816     0.816    clk20m
    SLICE_X51Y250        FDRE                                         r  led_cnt_reg[19]/C
                         clock pessimism              0.000     0.816    
    SLICE_X51Y250        FDRE (Hold_fdre_C_D)         0.071     0.887    led_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 led_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.278ns (74.655%)  route 0.094ns (25.345%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y249        FDRE                                         r  led_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y249        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[15]
    SLICE_X51Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.928 r  led_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    led_cnt_reg[12]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.953 r  led_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    led_cnt_reg[16]_i_1_n_0
    SLICE_X51Y251        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.994 r  led_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.994    led_cnt_reg[20]_i_1_n_7
    SLICE_X51Y251        FDRE                                         r  led_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.816     0.816    clk20m
    SLICE_X51Y251        FDRE                                         r  led_cnt_reg[20]/C
                         clock pessimism              0.000     0.816    
    SLICE_X51Y251        FDRE (Hold_fdre_C_D)         0.071     0.887    led_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.730     0.730    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y369       FDRE (Prop_fdre_C_Q)         0.100     0.830 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/Q
                         net (fo=1, routed)           0.055     0.885    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_1
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.976     0.976    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                         clock pessimism             -0.246     0.730    
    SLICE_X151Y369       FDRE (Hold_fdre_C_D)         0.047     0.777    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 led_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.289ns (75.383%)  route 0.094ns (24.617%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y249        FDRE                                         r  led_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y249        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[15]
    SLICE_X51Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.928 r  led_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    led_cnt_reg[12]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.953 r  led_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    led_cnt_reg[16]_i_1_n_0
    SLICE_X51Y251        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.005 r  led_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.005    led_cnt_reg[20]_i_1_n_5
    SLICE_X51Y251        FDRE                                         r  led_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.816     0.816    clk20m
    SLICE_X51Y251        FDRE                                         r  led_cnt_reg[22]/C
                         clock pessimism              0.000     0.816    
    SLICE_X51Y251        FDRE (Hold_fdre_C_D)         0.071     0.887    led_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 led_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.297ns (75.886%)  route 0.094ns (24.114%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y249        FDRE                                         r  led_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y249        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[15]
    SLICE_X51Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.928 r  led_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    led_cnt_reg[12]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.953 r  led_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    led_cnt_reg[16]_i_1_n_0
    SLICE_X51Y251        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.013 r  led_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.013    led_cnt_reg[20]_i_1_n_6
    SLICE_X51Y251        FDRE                                         r  led_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.816     0.816    clk20m
    SLICE_X51Y251        FDRE                                         r  led_cnt_reg[21]/C
                         clock pessimism              0.000     0.816    
    SLICE_X51Y251        FDRE (Hold_fdre_C_D)         0.071     0.887    led_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 led_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.302ns (76.190%)  route 0.094ns (23.810%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y249        FDRE                                         r  led_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y249        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[15]
    SLICE_X51Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.928 r  led_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.928    led_cnt_reg[12]_i_1_n_0
    SLICE_X51Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.953 r  led_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    led_cnt_reg[16]_i_1_n_0
    SLICE_X51Y251        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.018 r  led_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.018    led_cnt_reg[20]_i_1_n_4
    SLICE_X51Y251        FDRE                                         r  led_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.816     0.816    clk20m
    SLICE_X51Y251        FDRE                                         r  led_cnt_reg[23]/C
                         clock pessimism              0.000     0.816    
    SLICE_X51Y251        FDRE (Hold_fdre_C_D)         0.071     0.887    led_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 led_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.622     0.622    clk20m
    SLICE_X51Y248        FDRE                                         r  led_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y248        FDRE (Prop_fdre_C_Q)         0.100     0.722 r  led_cnt_reg[11]/Q
                         net (fo=1, routed)           0.094     0.816    led_cnt_reg_n_0_[11]
    SLICE_X51Y248        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.893 r  led_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.893    led_cnt_reg[8]_i_1_n_4
    SLICE_X51Y248        FDRE                                         r  led_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.825     0.825    clk20m
    SLICE_X51Y248        FDRE                                         r  led_cnt_reg[11]/C
                         clock pessimism             -0.203     0.622    
    SLICE_X51Y248        FDRE (Hold_fdre_C_D)         0.071     0.693    led_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         50.000      48.592     BUFGCTRL_X0Y4    clk_wiz_1_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            0.750         50.000      49.250     SLICE_X151Y369   u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X51Y246    led_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X51Y248    led_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X51Y248    led_cnt_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X167Y362   u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X151Y369   u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         25.000      24.600     SLICE_X151Y369   u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y246    led_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y246    led_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y248    led_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y248    led_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y248    led_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y248    led_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y249    led_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y249    led_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y249    led_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         25.000      24.650     SLICE_X51Y249    led_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y4  u_pixl_top/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y6  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y8  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y9  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X1Y446    u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X1Y420    u_pixl_top/u_pixl_receive1/pins[10].idelaye2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X1Y416    u_pixl_top/u_pixl_receive1/pins[11].idelaye2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X1Y406    u_pixl_top/u_pixl_receive1/pins[12].idelaye2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X1Y414    u_pixl_top/u_pixl_receive1/pins[13].idelaye2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.000         5.000       3.000      IDELAY_X1Y438    u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst/C
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y4  u_pixl_top/IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y6  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y8  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y9  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         20.000      18.591     BUFGCTRL_X0Y8    clk_wiz_1_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.871ns (24.302%)  route 2.713ns (75.698%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 35.608 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y355       FDRE (Prop_fdre_C_Q)         0.204     3.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.775     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X121Y354       LUT4 (Prop_lut4_I3_O)        0.123     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.641     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X121Y356       LUT6 (Prop_lut6_I1_O)        0.043     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X121Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X121Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.806     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X122Y355       LUT5 (Prop_lut5_I1_O)        0.047     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.491     6.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X124Y355       LUT3 (Prop_lut3_I1_O)        0.134     6.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X124Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.346    35.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X124Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.360    35.968    
                         clock uncertainty           -0.035    35.933    
    SLICE_X124Y355       FDRE (Setup_fdre_C_D)        0.066    35.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 29.400    

Slack (MET) :             29.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.871ns (24.363%)  route 2.704ns (75.637%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 35.608 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y355       FDRE (Prop_fdre_C_Q)         0.204     3.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.775     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X121Y354       LUT4 (Prop_lut4_I3_O)        0.123     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.641     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X121Y356       LUT6 (Prop_lut6_I1_O)        0.043     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X121Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X121Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.806     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X122Y355       LUT5 (Prop_lut5_I1_O)        0.047     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.482     6.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X124Y355       LUT3 (Prop_lut3_I1_O)        0.134     6.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     6.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X124Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.346    35.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X124Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.360    35.968    
                         clock uncertainty           -0.035    35.933    
    SLICE_X124Y355       FDRE (Setup_fdre_C_D)        0.066    35.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 29.409    

Slack (MET) :             29.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.871ns (25.150%)  route 2.592ns (74.850%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 35.607 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y355       FDRE (Prop_fdre_C_Q)         0.204     3.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.775     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X121Y354       LUT4 (Prop_lut4_I3_O)        0.123     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.641     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X121Y356       LUT6 (Prop_lut6_I1_O)        0.043     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X121Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X121Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.806     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X122Y355       LUT5 (Prop_lut5_I1_O)        0.047     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.370     6.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X124Y356       LUT3 (Prop_lut3_I1_O)        0.134     6.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X124Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345    35.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X124Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.360    35.967    
                         clock uncertainty           -0.035    35.932    
    SLICE_X124Y356       FDRE (Setup_fdre_C_D)        0.065    35.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                 29.518    

Slack (MET) :             29.519ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.871ns (25.164%)  route 2.590ns (74.836%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 35.607 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y355       FDRE (Prop_fdre_C_Q)         0.204     3.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.775     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X121Y354       LUT4 (Prop_lut4_I3_O)        0.123     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.641     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X121Y356       LUT6 (Prop_lut6_I1_O)        0.043     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X121Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X121Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.806     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X122Y355       LUT5 (Prop_lut5_I1_O)        0.047     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.368     6.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X124Y356       LUT3 (Prop_lut3_I1_O)        0.134     6.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X124Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345    35.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X124Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.360    35.967    
                         clock uncertainty           -0.035    35.932    
    SLICE_X124Y356       FDRE (Setup_fdre_C_D)        0.064    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                 29.519    

Slack (MET) :             29.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.871ns (25.254%)  route 2.578ns (74.746%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 35.607 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y355       FDRE (Prop_fdre_C_Q)         0.204     3.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.775     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X121Y354       LUT4 (Prop_lut4_I3_O)        0.123     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.641     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X121Y356       LUT6 (Prop_lut6_I1_O)        0.043     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X121Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X121Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.806     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X122Y355       LUT5 (Prop_lut5_I1_O)        0.047     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.356     6.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X123Y355       LUT6 (Prop_lut6_I2_O)        0.134     6.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345    35.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.408    36.015    
                         clock uncertainty           -0.035    35.980    
    SLICE_X123Y355       FDRE (Setup_fdre_C_D)        0.033    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.013    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 29.549    

Slack (MET) :             29.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.871ns (25.822%)  route 2.502ns (74.178%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 35.608 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y355       FDRE (Prop_fdre_C_Q)         0.204     3.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.775     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X121Y354       LUT4 (Prop_lut4_I3_O)        0.123     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.641     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X121Y356       LUT6 (Prop_lut6_I1_O)        0.043     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X121Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X121Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.806     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X122Y355       LUT5 (Prop_lut5_I1_O)        0.047     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.280     6.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X124Y355       LUT3 (Prop_lut3_I1_O)        0.134     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     6.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X124Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.346    35.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X124Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.360    35.968    
                         clock uncertainty           -0.035    35.933    
    SLICE_X124Y355       FDRE (Setup_fdre_C_D)        0.065    35.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.998    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 29.610    

Slack (MET) :             29.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.871ns (25.837%)  route 2.500ns (74.163%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 35.608 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y355       FDRE (Prop_fdre_C_Q)         0.204     3.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.775     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X121Y354       LUT4 (Prop_lut4_I3_O)        0.123     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.641     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X121Y356       LUT6 (Prop_lut6_I1_O)        0.043     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X121Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X121Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.806     5.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X122Y355       LUT5 (Prop_lut5_I1_O)        0.047     5.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.278     6.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X124Y355       LUT3 (Prop_lut3_I1_O)        0.134     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X124Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.346    35.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X124Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.360    35.968    
                         clock uncertainty           -0.035    35.933    
    SLICE_X124Y355       FDRE (Setup_fdre_C_D)        0.064    35.997    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 29.611    

Slack (MET) :             29.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.395ns (12.744%)  route 2.704ns (87.256%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 35.664 - 33.000 ) 
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.608     3.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X135Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y355       FDRE (Prop_fdre_C_Q)         0.223     3.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/Q
                         net (fo=4, routed)           0.998     4.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg_0
    SLICE_X138Y365       LUT4 (Prop_lut4_I0_O)        0.043     4.340 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_12/O
                         net (fo=1, routed)           0.688     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_3
    SLICE_X136Y359       LUT6 (Prop_lut6_I4_O)        0.043     5.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_7/O
                         net (fo=1, routed)           0.447     5.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_reg_3
    SLICE_X136Y360       LUT6 (Prop_lut6_I1_O)        0.043     5.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_3/O
                         net (fo=1, routed)           0.572     6.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_3_n_0
    SLICE_X132Y356       LUT5 (Prop_lut5_I1_O)        0.043     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
                         net (fo=1, routed)           0.000     6.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X132Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.402    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X132Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.360    36.024    
                         clock uncertainty           -0.035    35.989    
    SLICE_X132Y356       FDRE (Setup_fdre_C_D)        0.064    36.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.053    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                 29.876    

Slack (MET) :             29.926ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.776ns (25.474%)  route 2.270ns (74.526%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 35.606 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y355       FDRE (Prop_fdre_C_Q)         0.204     3.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.775     3.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X121Y354       LUT4 (Prop_lut4_I3_O)        0.123     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.641     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X121Y356       LUT6 (Prop_lut6_I1_O)        0.043     4.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X121Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X121Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.121 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.425     5.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X123Y355       LUT6 (Prop_lut6_I5_O)        0.043     5.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.429     6.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X123Y356       LUT6 (Prop_lut6_I5_O)        0.043     6.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X123Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.344    35.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.383    35.989    
                         clock uncertainty           -0.035    35.954    
    SLICE_X123Y356       FDRE (Setup_fdre_C_D)        0.034    35.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.988    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                 29.926    

Slack (MET) :             30.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.399ns (16.007%)  route 2.094ns (83.993%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.607ns = ( 35.607 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.107     4.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y355       LUT5 (Prop_lut5_I3_O)        0.043     4.045 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X134Y355       LUT4 (Prop_lut4_I1_O)        0.043     4.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.243     5.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y356       LUT5 (Prop_lut5_I4_O)        0.047     5.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     5.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345    35.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.360    35.967    
                         clock uncertainty           -0.035    35.932    
    SLICE_X129Y357       FDRE (Setup_fdre_C_R)       -0.395    35.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.537    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 30.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.158%)  route 0.060ns (39.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.694     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X125Y359       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y359       FDCE (Prop_fdce_C_Q)         0.091     1.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X124Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X124Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.359     1.454    
    SLICE_X124Y359       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.695     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X121Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y355       FDRE (Prop_fdre_C_Q)         0.100     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/Q
                         net (fo=3, routed)           0.072     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]
    SLICE_X120Y355       LUT5 (Prop_lut5_I2_O)        0.028     1.644 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
    SLICE_X120Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X120Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                         clock pessimism             -0.358     1.455    
    SLICE_X120Y355       FDRE (Hold_fdre_C_D)         0.087     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (43.989%)  route 0.150ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.694     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X126Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y360       FDCE (Prop_fdce_C_Q)         0.118     1.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.150     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X124Y360       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.940     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X124Y360       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.336     1.476    
    SLICE_X124Y360       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.073%)  route 0.075ns (36.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.695     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y357       FDRE (Prop_fdre_C_Q)         0.100     1.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/Q
                         net (fo=7, routed)           0.075     1.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
    SLICE_X128Y357       LUT6 (Prop_lut6_I4_O)        0.028     1.647 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_i_1/O
                         net (fo=1, routed)           0.000     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iTDO_next
    SLICE_X128Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.942     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X128Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
                         clock pessimism             -0.359     1.455    
    SLICE_X128Y357       FDRE (Hold_fdre_C_D)         0.087     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.694     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y359       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y359       FDPE (Prop_fdpe_C_Q)         0.100     1.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X121Y359       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.940     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y359       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.369     1.443    
    SLICE_X121Y359       FDPE (Hold_fdpe_C_D)         0.047     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.596%)  route 0.102ns (44.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.727     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X143Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y366       FDRE (Prop_fdre_C_Q)         0.100     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/Q
                         net (fo=1, routed)           0.102     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[5]
    SLICE_X144Y366       LUT3 (Prop_lut3_I2_O)        0.028     1.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]_i_1_n_0
    SLICE_X144Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.974     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X144Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                         clock pessimism             -0.336     1.510    
    SLICE_X144Y366       FDRE (Hold_fdre_C_D)         0.087     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.107ns (48.965%)  route 0.112ns (51.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.694     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X126Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y360       FDCE (Prop_fdce_C_Q)         0.107     1.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.112     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X126Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.942     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.356     1.458    
    SLICE_X126Y359       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y364       FDRE (Prop_fdre_C_Q)         0.100     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.062     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X139Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.973     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                         clock pessimism             -0.370     1.475    
    SLICE_X139Y364       FDRE (Hold_fdre_C_D)         0.049     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y363       FDRE (Prop_fdre_C_Q)         0.100     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.062     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X139Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.973     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.370     1.475    
    SLICE_X139Y363       FDRE (Hold_fdre_C_D)         0.049     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y365       FDRE (Prop_fdre_C_Q)         0.100     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.062     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X139Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.972     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.369     1.475    
    SLICE_X139Y365       FDRE (Hold_fdre_C_D)         0.049     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y3   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X128Y354  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X133Y355  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X132Y357  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X142Y368  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X142Y367  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X142Y367  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X142Y367  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X142Y367  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X136Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X126Y359  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      999.160ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.160ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.753ns  (logic 0.204ns (27.079%)  route 0.549ns (72.921%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y450        FDRE                         0.000     0.000 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X94Y450        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.549     0.753    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X93Y449        FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X93Y449        FDRE (Setup_fdre_C_D)       -0.087   999.913    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.913    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                999.160    

Slack (MET) :             999.293ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.649ns  (logic 0.236ns (36.385%)  route 0.413ns (63.615%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y400       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X140Y400       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.413     0.649    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X140Y398       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X140Y398       FDRE (Setup_fdre_C_D)       -0.058   999.942    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.942    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                999.293    

Slack (MET) :             999.315ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.708ns  (logic 0.259ns (36.604%)  route 0.449ns (63.396%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y400       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X140Y400       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.449     0.708    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X140Y398       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X140Y398       FDRE (Setup_fdre_C_D)        0.023  1000.023    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                       1000.023    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                999.315    

Slack (MET) :             999.325ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.615ns  (logic 0.236ns (38.396%)  route 0.379ns (61.604%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y347       FDRE                         0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X136Y347       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.379     0.615    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X138Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X138Y348       FDRE (Setup_fdre_C_D)       -0.060   999.940    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.940    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                999.325    

Slack (MET) :             999.359ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.632ns  (logic 0.259ns (40.952%)  route 0.373ns (59.048%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y400       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X140Y400       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.373     0.632    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X141Y400       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X141Y400       FDRE (Setup_fdre_C_D)       -0.009   999.991    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                999.359    

Slack (MET) :             999.361ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.630ns  (logic 0.223ns (35.371%)  route 0.407ns (64.629%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y452        FDRE                         0.000     0.000 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X93Y452        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.407     0.630    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X93Y448        FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X93Y448        FDRE (Setup_fdre_C_D)       -0.009   999.991    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                999.361    

Slack (MET) :             999.366ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.334%)  route 0.309ns (56.666%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y243       FDRE                         0.000     0.000 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X138Y243       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.309     0.545    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X137Y244       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X137Y244       FDRE (Setup_fdre_C_D)       -0.089   999.911    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.911    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                999.366    

Slack (MET) :             999.374ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.648ns  (logic 0.259ns (39.985%)  route 0.389ns (60.015%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y400       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X138Y400       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.389     0.648    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X138Y399       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X138Y399       FDRE (Setup_fdre_C_D)        0.022  1000.022    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                       1000.022    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                999.374    

Slack (MET) :             999.377ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.533ns  (logic 0.204ns (38.293%)  route 0.329ns (61.707%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y450        FDRE                         0.000     0.000 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X94Y450        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.329     0.533    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X94Y449        FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X94Y449        FDRE (Setup_fdre_C_D)       -0.090   999.910    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                999.377    

Slack (MET) :             999.384ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.906%)  route 0.290ns (55.094%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y400       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X140Y400       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.290     0.526    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X141Y400       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X141Y400       FDRE (Setup_fdre_C_D)       -0.090   999.910    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                999.384    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -4.466ns,  Total Violation      -67.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.466ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.448ns  (logic 0.352ns (14.378%)  route 2.096ns (85.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 150.192 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 f  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 f  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.281   153.991    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329   150.192    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[1]/C
                         clock pessimism              0.000   150.192    
                         clock uncertainty           -0.363   149.829    
    SLICE_X115Y373       FDRE (Setup_fdre_C_R)       -0.304   149.525    u_pixl_top/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        149.525    
                         arrival time                        -153.991    
  -------------------------------------------------------------------
                         slack                                 -4.466    

Slack (VIOLATED) :        -4.466ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.448ns  (logic 0.352ns (14.378%)  route 2.096ns (85.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 150.192 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 f  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 f  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.281   153.991    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329   150.192    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[2]/C
                         clock pessimism              0.000   150.192    
                         clock uncertainty           -0.363   149.829    
    SLICE_X115Y373       FDRE (Setup_fdre_C_R)       -0.304   149.525    u_pixl_top/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        149.525    
                         arrival time                        -153.991    
  -------------------------------------------------------------------
                         slack                                 -4.466    

Slack (VIOLATED) :        -4.466ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.448ns  (logic 0.352ns (14.378%)  route 2.096ns (85.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 150.192 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 f  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 f  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.281   153.991    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329   150.192    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[3]/C
                         clock pessimism              0.000   150.192    
                         clock uncertainty           -0.363   149.829    
    SLICE_X115Y373       FDRE (Setup_fdre_C_R)       -0.304   149.525    u_pixl_top/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        149.525    
                         arrival time                        -153.991    
  -------------------------------------------------------------------
                         slack                                 -4.466    

Slack (VIOLATED) :        -4.466ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.448ns  (logic 0.352ns (14.378%)  route 2.096ns (85.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 150.192 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 f  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 f  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.281   153.991    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329   150.192    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[5]/C
                         clock pessimism              0.000   150.192    
                         clock uncertainty           -0.363   149.829    
    SLICE_X115Y373       FDRE (Setup_fdre_C_R)       -0.304   149.525    u_pixl_top/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        149.525    
                         arrival time                        -153.991    
  -------------------------------------------------------------------
                         slack                                 -4.466    

Slack (VIOLATED) :        -4.466ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/fifo_rst_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.448ns  (logic 0.352ns (14.378%)  route 2.096ns (85.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 150.192 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 f  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 f  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.281   153.991    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329   150.192    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
                         clock pessimism              0.000   150.192    
                         clock uncertainty           -0.363   149.829    
    SLICE_X115Y373       FDSE (Setup_fdse_C_S)       -0.304   149.525    u_pixl_top/fifo_rst_reg
  -------------------------------------------------------------------
                         required time                        149.525    
                         arrival time                        -153.991    
  -------------------------------------------------------------------
                         slack                                 -4.466    

Slack (VIOLATED) :        -4.310ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.634ns  (logic 0.395ns (14.997%)  route 2.239ns (85.003%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 150.196 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.423   154.134    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X121Y378       LUT2 (Prop_lut2_I1_O)        0.043   154.177 r  u_pixl_top/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000   154.177    u_pixl_top/FSM_sequential_c_state[2]_i_1_n_0
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.333   150.196    u_pixl_top/clk125m
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.000   150.196    
                         clock uncertainty           -0.363   149.833    
    SLICE_X121Y378       FDRE (Setup_fdre_C_D)        0.034   149.867    u_pixl_top/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                        149.867    
                         arrival time                        -154.177    
  -------------------------------------------------------------------
                         slack                                 -4.310    

Slack (VIOLATED) :        -4.307ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.631ns  (logic 0.395ns (15.014%)  route 2.236ns (84.986%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 150.196 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.420   154.131    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X121Y378       LUT2 (Prop_lut2_I1_O)        0.043   154.174 r  u_pixl_top/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000   154.174    u_pixl_top/FSM_sequential_c_state[0]_i_1_n_0
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.333   150.196    u_pixl_top/clk125m
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.000   150.196    
                         clock uncertainty           -0.363   149.833    
    SLICE_X121Y378       FDRE (Setup_fdre_C_D)        0.034   149.867    u_pixl_top/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                        149.867    
                         arrival time                        -154.174    
  -------------------------------------------------------------------
                         slack                                 -4.307    

Slack (VIOLATED) :        -4.238ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/data1_frome_fifo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.241ns  (logic 0.352ns (15.706%)  route 1.889ns (84.294%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -3.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 150.191 - 152.000 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 151.544 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544   151.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223   151.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512   152.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043   152.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234   152.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043   152.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767   153.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043   153.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.377   153.785    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data1_frome_fifo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328   150.191    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data1_frome_fifo_en_reg/C
                         clock pessimism              0.000   150.191    
                         clock uncertainty           -0.363   149.828    
    SLICE_X106Y369       FDRE (Setup_fdre_C_R)       -0.281   149.547    u_pixl_top/data1_frome_fifo_en_reg
  -------------------------------------------------------------------
                         required time                        149.547    
                         arrival time                        -153.785    
  -------------------------------------------------------------------
                         slack                                 -4.238    

Slack (VIOLATED) :        -4.238ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/data2_frome_fifo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.241ns  (logic 0.352ns (15.706%)  route 1.889ns (84.294%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -3.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 150.191 - 152.000 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 151.544 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544   151.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223   151.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512   152.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043   152.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234   152.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043   152.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767   153.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043   153.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.377   153.785    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data2_frome_fifo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328   150.191    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data2_frome_fifo_en_reg/C
                         clock pessimism              0.000   150.191    
                         clock uncertainty           -0.363   149.828    
    SLICE_X106Y369       FDRE (Setup_fdre_C_R)       -0.281   149.547    u_pixl_top/data2_frome_fifo_en_reg
  -------------------------------------------------------------------
                         required time                        149.547    
                         arrival time                        -153.785    
  -------------------------------------------------------------------
                         slack                                 -4.238    

Slack (VIOLATED) :        -4.238ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/data3_frome_fifo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.241ns  (logic 0.352ns (15.706%)  route 1.889ns (84.294%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -3.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 150.191 - 152.000 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 151.544 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544   151.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223   151.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512   152.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043   152.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234   152.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043   152.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767   153.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043   153.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.377   153.785    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data3_frome_fifo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328   150.191    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data3_frome_fifo_en_reg/C
                         clock pessimism              0.000   150.191    
                         clock uncertainty           -0.363   149.828    
    SLICE_X106Y369       FDRE (Setup_fdre_C_R)       -0.281   149.547    u_pixl_top/data3_frome_fifo_en_reg
  -------------------------------------------------------------------
                         required time                        149.547    
                         arrival time                        -153.785    
  -------------------------------------------------------------------
                         slack                                 -4.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.118%)  route 0.478ns (78.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 r  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.158     1.298    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[0]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y392       FDRE (Hold_fdre_C_R)         0.006    -0.177    u_pixl_top/delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.118%)  route 0.478ns (78.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 r  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.158     1.298    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[4]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y392       FDRE (Hold_fdre_C_R)         0.006    -0.177    u_pixl_top/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.118%)  route 0.478ns (78.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 r  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.158     1.298    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[6]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y392       FDRE (Hold_fdre_C_R)         0.006    -0.177    u_pixl_top/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.128ns (21.118%)  route 0.478ns (78.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 r  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.158     1.298    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[7]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y392       FDRE (Hold_fdre_C_R)         0.006    -0.177    u_pixl_top/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.156ns (21.089%)  route 0.584ns (78.911%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.361     1.153    pixl_rstn_cnt_reg[14]
    SLICE_X120Y380       LUT6 (Prop_lut6_I3_O)        0.028     1.181 f  u_pixl_top_i_1_replica_3/O
                         net (fo=442, routed)         0.223     1.404    u_pixl_top/u_pixl_top_i_1_n_0_repN_3_alias
    SLICE_X119Y380       LUT2 (Prop_lut2_I1_O)        0.028     1.432 r  u_pixl_top/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.432    u_pixl_top/FSM_sequential_c_state[1]_i_1_n_0
    SLICE_X119Y380       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.931    -0.554    u_pixl_top/clk125m
    SLICE_X119Y380       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.000    -0.554    
                         clock uncertainty            0.363    -0.192    
    SLICE_X119Y380       FDRE (Hold_fdre_C_D)         0.061    -0.131    u_pixl_top/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.156ns (20.594%)  route 0.601ns (79.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.684     0.684    clk20m
    SLICE_X125Y377       FDRE                                         r  pixl_rstn_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y377       FDRE (Prop_fdre_C_Q)         0.100     0.784 f  pixl_rstn_cnt_reg[7]/Q
                         net (fo=8, routed)           0.208     0.992    pixl_rstn_cnt_reg[7]
    SLICE_X115Y377       LUT6 (Prop_lut6_I2_O)        0.028     1.020 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.242     1.262    u_pixl_top_i_2_n_0
    SLICE_X121Y373       LUT6 (Prop_lut6_I2_O)        0.028     1.290 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.152     1.441    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[1]/C
                         clock pessimism              0.000    -0.560    
                         clock uncertainty            0.363    -0.198    
    SLICE_X115Y373       FDRE (Hold_fdre_C_R)        -0.014    -0.212    u_pixl_top/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.156ns (20.594%)  route 0.601ns (79.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.684     0.684    clk20m
    SLICE_X125Y377       FDRE                                         r  pixl_rstn_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y377       FDRE (Prop_fdre_C_Q)         0.100     0.784 f  pixl_rstn_cnt_reg[7]/Q
                         net (fo=8, routed)           0.208     0.992    pixl_rstn_cnt_reg[7]
    SLICE_X115Y377       LUT6 (Prop_lut6_I2_O)        0.028     1.020 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.242     1.262    u_pixl_top_i_2_n_0
    SLICE_X121Y373       LUT6 (Prop_lut6_I2_O)        0.028     1.290 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.152     1.441    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[2]/C
                         clock pessimism              0.000    -0.560    
                         clock uncertainty            0.363    -0.198    
    SLICE_X115Y373       FDRE (Hold_fdre_C_R)        -0.014    -0.212    u_pixl_top/delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.156ns (20.594%)  route 0.601ns (79.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.684     0.684    clk20m
    SLICE_X125Y377       FDRE                                         r  pixl_rstn_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y377       FDRE (Prop_fdre_C_Q)         0.100     0.784 f  pixl_rstn_cnt_reg[7]/Q
                         net (fo=8, routed)           0.208     0.992    pixl_rstn_cnt_reg[7]
    SLICE_X115Y377       LUT6 (Prop_lut6_I2_O)        0.028     1.020 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.242     1.262    u_pixl_top_i_2_n_0
    SLICE_X121Y373       LUT6 (Prop_lut6_I2_O)        0.028     1.290 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.152     1.441    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[3]/C
                         clock pessimism              0.000    -0.560    
                         clock uncertainty            0.363    -0.198    
    SLICE_X115Y373       FDRE (Hold_fdre_C_R)        -0.014    -0.212    u_pixl_top/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/delay_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.156ns (20.594%)  route 0.601ns (79.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.684     0.684    clk20m
    SLICE_X125Y377       FDRE                                         r  pixl_rstn_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y377       FDRE (Prop_fdre_C_Q)         0.100     0.784 f  pixl_rstn_cnt_reg[7]/Q
                         net (fo=8, routed)           0.208     0.992    pixl_rstn_cnt_reg[7]
    SLICE_X115Y377       LUT6 (Prop_lut6_I2_O)        0.028     1.020 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.242     1.262    u_pixl_top_i_2_n_0
    SLICE_X121Y373       LUT6 (Prop_lut6_I2_O)        0.028     1.290 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.152     1.441    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[5]/C
                         clock pessimism              0.000    -0.560    
                         clock uncertainty            0.363    -0.198    
    SLICE_X115Y373       FDRE (Hold_fdre_C_R)        -0.014    -0.212    u_pixl_top/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/fifo_rst_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.156ns (20.594%)  route 0.601ns (79.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.684     0.684    clk20m
    SLICE_X125Y377       FDRE                                         r  pixl_rstn_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y377       FDRE (Prop_fdre_C_Q)         0.100     0.784 f  pixl_rstn_cnt_reg[7]/Q
                         net (fo=8, routed)           0.208     0.992    pixl_rstn_cnt_reg[7]
    SLICE_X115Y377       LUT6 (Prop_lut6_I2_O)        0.028     1.020 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.242     1.262    u_pixl_top_i_2_n_0
    SLICE_X121Y373       LUT6 (Prop_lut6_I2_O)        0.028     1.290 r  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.152     1.441    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
                         clock pessimism              0.000    -0.560    
                         clock uncertainty            0.363    -0.198    
    SLICE_X115Y373       FDSE (Hold_fdse_C_S)        -0.014    -0.212    u_pixl_top/fifo_rst_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.653    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       46.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.358ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@50.000ns)
  Data Path Delay:        3.019ns  (logic 0.395ns (13.083%)  route 2.624ns (86.917%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 101.330 - 100.000 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 51.544 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    52.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    47.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    49.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544    51.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223    51.767 r  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512    52.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043    52.322 r  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234    52.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043    52.598 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767    53.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043    53.408 f  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921    54.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.043    54.373 r  u_pixl_top/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.191    54.563    u_pixl_top/clk_cnt[0]_i_1_n_0
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.330   101.330    u_pixl_top/clk10m
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[0]/C
                         clock pessimism             -0.155   101.175    
                         clock uncertainty           -0.267   100.908    
    SLICE_X104Y374       FDRE (Setup_fdre_C_D)        0.013   100.921    u_pixl_top/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        100.921    
                         arrival time                         -54.563    
  -------------------------------------------------------------------
                         slack                                 46.358    

Slack (MET) :             46.600ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@50.000ns)
  Data Path Delay:        2.829ns  (logic 0.395ns (13.965%)  route 2.434ns (86.035%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 101.330 - 100.000 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 51.544 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    52.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    47.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    49.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544    51.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223    51.767 r  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512    52.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043    52.322 r  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234    52.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043    52.598 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767    53.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043    53.408 f  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921    54.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT3 (Prop_lut3_I2_O)        0.043    54.373 r  u_pixl_top/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    54.373    u_pixl_top/clk_cnt[1]_i_1_n_0
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.330   101.330    u_pixl_top/clk10m
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[1]/C
                         clock pessimism             -0.155   101.175    
                         clock uncertainty           -0.267   100.908    
    SLICE_X104Y374       FDRE (Setup_fdre_C_D)        0.065   100.973    u_pixl_top/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        100.973    
                         arrival time                         -54.373    
  -------------------------------------------------------------------
                         slack                                 46.600    

Slack (MET) :             46.611ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@50.000ns)
  Data Path Delay:        2.839ns  (logic 0.405ns (14.268%)  route 2.434ns (85.732%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 101.330 - 100.000 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 51.544 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    52.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    47.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    49.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544    51.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223    51.767 r  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512    52.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043    52.322 r  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234    52.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043    52.598 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767    53.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043    53.408 f  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921    54.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT4 (Prop_lut4_I3_O)        0.053    54.383 r  u_pixl_top/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    54.383    u_pixl_top/clk_cnt[2]_i_1_n_0
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.330   101.330    u_pixl_top/clk10m
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[2]/C
                         clock pessimism             -0.155   101.175    
                         clock uncertainty           -0.267   100.908    
    SLICE_X104Y374       FDRE (Setup_fdre_C_D)        0.086   100.994    u_pixl_top/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        100.994    
                         arrival time                         -54.383    
  -------------------------------------------------------------------
                         slack                                 46.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.160ns (12.726%)  route 1.097ns (87.274%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 f  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT4 (Prop_lut4_I3_O)        0.032     1.949 r  u_pixl_top/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.949    u_pixl_top/clk_cnt[2]_i_1_n_0
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.918     0.918    u_pixl_top/clk10m
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[2]/C
                         clock pessimism              0.077     0.995    
                         clock uncertainty            0.267     1.262    
    SLICE_X104Y374       FDRE (Hold_fdre_C_D)         0.096     1.358    u_pixl_top/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.156ns (12.448%)  route 1.097ns (87.552%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 f  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT3 (Prop_lut3_I2_O)        0.028     1.945 r  u_pixl_top/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    u_pixl_top/clk_cnt[1]_i_1_n_0
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.918     0.918    u_pixl_top/clk10m
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[1]/C
                         clock pessimism              0.077     0.995    
                         clock uncertainty            0.267     1.262    
    SLICE_X104Y374       FDRE (Hold_fdre_C_D)         0.087     1.349    u_pixl_top/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.156ns (11.573%)  route 1.192ns (88.427%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 f  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.028     1.945 r  u_pixl_top/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.095     2.040    u_pixl_top/clk_cnt[0]_i_1_n_0
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.918     0.918    u_pixl_top/clk10m
    SLICE_X104Y374       FDRE                                         r  u_pixl_top/clk_cnt_reg[0]/C
                         clock pessimism              0.077     0.995    
                         clock uncertainty            0.267     1.262    
    SLICE_X104Y374       FDRE (Hold_fdre_C_D)         0.045     1.307    u_pixl_top/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.733    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       32.364ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.574ns  (logic 0.204ns (35.513%)  route 0.370ns (64.487%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y371                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X145Y371       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.370     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X144Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X144Y371       FDCE (Setup_fdce_C_D)       -0.062    32.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.938    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                 32.364    

Slack (MET) :             32.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.377%)  route 0.357ns (63.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y361                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X121Y361       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.357     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X122Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X122Y360       FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                 32.378    

Slack (MET) :             32.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.537ns  (logic 0.236ns (43.949%)  route 0.301ns (56.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y371                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X146Y371       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.301     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X146Y370       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X146Y370       FDCE (Setup_fdce_C_D)       -0.064    32.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.936    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                 32.399    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.591ns  (logic 0.223ns (37.706%)  route 0.368ns (62.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y371                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X145Y371       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.368     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X144Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X144Y371       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.462ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.591%)  route 0.275ns (57.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y361                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X121Y361       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X122Y361       FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 32.462    

Slack (MET) :             32.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.522ns  (logic 0.223ns (42.726%)  route 0.299ns (57.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y361                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X121Y361       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.299     0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X120Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X120Y360       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 32.499    

Slack (MET) :             32.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.808%)  route 0.298ns (57.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y361                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X121Y361       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.298     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X122Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X122Y360       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 32.500    

Slack (MET) :             32.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.492ns  (logic 0.259ns (52.676%)  route 0.233ns (47.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y371                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X146Y371       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.233     0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X147Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X147Y371       FDCE (Setup_fdce_C_D)       -0.005    32.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.995    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 32.503    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        2.874ns  (logic 0.577ns (20.075%)  route 2.297ns (79.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 51.472 - 50.000 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 46.373 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.373    46.373    u_pixl_top/u_pixl_receive3/clk200m
    IDELAY_X1Y248        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y248        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[1])
                                                      0.577    46.950 r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/CNTVALUEOUT[1]
                         net (fo=1, routed)           2.297    49.247    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[11]
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.472    51.472    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[11]/C
                         clock pessimism             -0.155    51.317    
                         clock uncertainty           -0.250    51.067    
    SLICE_X167Y362       FDRE (Setup_fdre_C_D)       -0.010    51.057    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         51.057    
                         arrival time                         -49.247    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        2.829ns  (logic 0.577ns (20.398%)  route 2.252ns (79.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 51.472 - 50.000 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 46.373 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.373    46.373    u_pixl_top/u_pixl_receive3/clk200m
    IDELAY_X1Y248        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y248        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.577    46.950 r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/CNTVALUEOUT[0]
                         net (fo=1, routed)           2.252    49.202    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[10]
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.472    51.472    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
                         clock pessimism             -0.155    51.317    
                         clock uncertainty           -0.250    51.067    
    SLICE_X167Y362       FDRE (Setup_fdre_C_D)       -0.009    51.058    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         51.058    
                         arrival time                         -49.202    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        2.800ns  (logic 0.577ns (20.608%)  route 2.223ns (79.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 51.472 - 50.000 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 46.373 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.373    46.373    u_pixl_top/u_pixl_receive3/clk200m
    IDELAY_X1Y248        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y248        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.577    46.950 r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/CNTVALUEOUT[2]
                         net (fo=1, routed)           2.223    49.173    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[12]
    SLICE_X168Y363       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.472    51.472    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X168Y363       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[12]/C
                         clock pessimism             -0.155    51.317    
                         clock uncertainty           -0.250    51.067    
    SLICE_X168Y363       FDRE (Setup_fdre_C_D)       -0.002    51.065    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         51.065    
                         arrival time                         -49.173    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        2.791ns  (logic 0.577ns (20.676%)  route 2.214ns (79.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 51.472 - 50.000 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 46.373 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.373    46.373    u_pixl_top/u_pixl_receive3/clk200m
    IDELAY_X1Y248        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y248        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[3])
                                                      0.577    46.950 r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/CNTVALUEOUT[3]
                         net (fo=1, routed)           2.214    49.164    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[13]
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.472    51.472    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[13]/C
                         clock pessimism             -0.155    51.317    
                         clock uncertainty           -0.250    51.067    
    SLICE_X167Y362       FDRE (Setup_fdre_C_D)       -0.009    51.058    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         51.058    
                         arrival time                         -49.164    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        2.151ns  (logic 0.577ns (26.825%)  route 1.574ns (73.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 51.476 - 50.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 46.844 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.844    46.844    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y446        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y446        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.577    47.421 r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/CNTVALUEOUT[2]
                         net (fo=1, routed)           1.574    48.995    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[2]
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.476    51.476    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
                         clock pessimism             -0.155    51.321    
                         clock uncertainty           -0.250    51.071    
    SLICE_X166Y397       FDRE (Setup_fdre_C_D)       -0.010    51.061    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         51.061    
                         arrival time                         -48.995    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        2.154ns  (logic 0.577ns (26.789%)  route 1.577ns (73.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 51.476 - 50.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 46.844 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.844    46.844    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y446        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y446        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[4])
                                                      0.577    47.421 r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/CNTVALUEOUT[4]
                         net (fo=1, routed)           1.577    48.998    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[4]
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.476    51.476    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C
                         clock pessimism             -0.155    51.321    
                         clock uncertainty           -0.250    51.071    
    SLICE_X166Y397       FDRE (Setup_fdre_C_D)        0.000    51.071    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         51.071    
                         arrival time                         -48.998    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        2.548ns  (logic 0.577ns (22.650%)  route 1.971ns (77.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 51.472 - 50.000 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 46.373 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.373    46.373    u_pixl_top/u_pixl_receive3/clk200m
    IDELAY_X1Y248        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y248        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[4])
                                                      0.577    46.950 r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/CNTVALUEOUT[4]
                         net (fo=1, routed)           1.971    48.921    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[14]
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.472    51.472    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[14]/C
                         clock pessimism             -0.155    51.317    
                         clock uncertainty           -0.250    51.067    
    SLICE_X167Y362       FDRE (Setup_fdre_C_D)       -0.009    51.058    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         51.058    
                         arrival time                         -48.921    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        2.025ns  (logic 0.577ns (28.495%)  route 1.448ns (71.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 51.476 - 50.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 46.844 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.844    46.844    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y446        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y446        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.577    47.421 r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/CNTVALUEOUT[0]
                         net (fo=1, routed)           1.448    48.869    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[0]
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.476    51.476    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism             -0.155    51.321    
                         clock uncertainty           -0.250    51.071    
    SLICE_X166Y397       FDRE (Setup_fdre_C_D)       -0.002    51.069    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         51.069    
                         arrival time                         -48.869    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        1.881ns  (logic 0.577ns (30.670%)  route 1.304ns (69.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 51.476 - 50.000 ) 
    Source Clock Delay      (SCD):    1.844ns = ( 46.844 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.844    46.844    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y446        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y446        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[3])
                                                      0.577    47.421 r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/CNTVALUEOUT[3]
                         net (fo=1, routed)           1.304    48.725    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[3]
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.476    51.476    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C
                         clock pessimism             -0.155    51.321    
                         clock uncertainty           -0.250    51.071    
    SLICE_X166Y397       FDRE (Setup_fdre_C_D)        0.000    51.071    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.071    
                         arrival time                         -48.725    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@50.000ns - clk_out4_clk_wiz_1 rise@45.000ns)
  Data Path Delay:        1.520ns  (logic 0.577ns (37.950%)  route 0.943ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 51.690 - 50.000 ) 
    Source Clock Delay      (SCD):    1.969ns = ( 46.969 - 45.000 ) 
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     45.000    45.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    45.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    47.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    42.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819    44.907    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    45.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.969    46.969    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X0Y496        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.577    47.546 r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEOUT[0]
                         net (fo=1, routed)           0.943    48.489    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[5]
    SLICE_X55Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959    51.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    47.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    49.917    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    50.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.690    51.690    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X55Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism             -0.155    51.535    
                         clock uncertainty           -0.250    51.285    
    SLICE_X55Y477        FDRE (Setup_fdre_C_D)       -0.022    51.263    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         51.263    
                         arrival time                         -48.489    
  -------------------------------------------------------------------
                         slack                                  2.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.291ns (38.250%)  route 0.470ns (61.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.693     0.693    u_pixl_top/u_pixl_receive4/clk200m
    IDELAY_X1Y336        IDELAYE2                                     r  u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y336        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.291     0.984 r  u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/CNTVALUEOUT[0]
                         net (fo=1, routed)           0.470     1.454    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[15]
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.017     1.017    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/C
                         clock pessimism              0.077     1.094    
                         clock uncertainty            0.250     1.344    
    SLICE_X167Y362       FDRE (Hold_fdre_C_D)         0.047     1.391    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.291ns (37.501%)  route 0.485ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.693     0.693    u_pixl_top/u_pixl_receive4/clk200m
    IDELAY_X1Y336        IDELAYE2                                     r  u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y336        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[4])
                                                      0.291     0.984 r  u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/CNTVALUEOUT[4]
                         net (fo=1, routed)           0.485     1.469    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[19]
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.017     1.017    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/C
                         clock pessimism              0.077     1.094    
                         clock uncertainty            0.250     1.344    
    SLICE_X167Y362       FDRE (Hold_fdre_C_D)         0.049     1.393    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.291ns (38.612%)  route 0.463ns (61.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.919     0.919    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X0Y496        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[4])
                                                      0.291     1.210 r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEOUT[4]
                         net (fo=1, routed)           0.463     1.673    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[9]
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.189     1.189    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
                         clock pessimism              0.077     1.266    
                         clock uncertainty            0.250     1.516    
    SLICE_X54Y477        FDRE (Hold_fdre_C_D)         0.040     1.556    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.291ns (37.642%)  route 0.482ns (62.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.919     0.919    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X0Y496        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.291     1.210 r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEOUT[2]
                         net (fo=1, routed)           0.482     1.692    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[7]
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.189     1.189    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
                         clock pessimism              0.077     1.266    
                         clock uncertainty            0.250     1.516    
    SLICE_X54Y477        FDRE (Hold_fdre_C_D)         0.032     1.548    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.291ns (36.849%)  route 0.499ns (63.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.919     0.919    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X0Y496        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[3])
                                                      0.291     1.210 r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEOUT[3]
                         net (fo=1, routed)           0.499     1.709    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[8]
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.189     1.189    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
                         clock pessimism              0.077     1.266    
                         clock uncertainty            0.250     1.516    
    SLICE_X54Y477        FDRE (Hold_fdre_C_D)         0.040     1.556    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.291ns (36.584%)  route 0.504ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.919     0.919    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X0Y496        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.291     1.210 r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEOUT[0]
                         net (fo=1, routed)           0.504     1.714    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[5]
    SLICE_X55Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.189     1.189    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X55Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.077     1.266    
                         clock uncertainty            0.250     1.516    
    SLICE_X55Y477        FDRE (Hold_fdre_C_D)         0.040     1.556    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.291ns (38.559%)  route 0.464ns (61.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.857     0.857    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y446        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y446        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[1])
                                                      0.291     1.148 r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/CNTVALUEOUT[1]
                         net (fo=1, routed)           0.464     1.612    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[1]
    SLICE_X158Y446       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.088     1.088    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X158Y446       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
                         clock pessimism              0.077     1.165    
                         clock uncertainty            0.250     1.415    
    SLICE_X158Y446       FDRE (Hold_fdre_C_D)         0.037     1.452    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.291ns (36.042%)  route 0.516ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.919     0.919    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X0Y496        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[1])
                                                      0.291     1.210 r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEOUT[1]
                         net (fo=1, routed)           0.516     1.726    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[6]
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.189     1.189    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                         clock pessimism              0.077     1.266    
                         clock uncertainty            0.250     1.516    
    SLICE_X54Y477        FDRE (Hold_fdre_C_D)         0.037     1.553    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.291ns (33.411%)  route 0.580ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.693     0.693    u_pixl_top/u_pixl_receive4/clk200m
    IDELAY_X1Y336        IDELAYE2                                     r  u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y336        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.291     0.984 r  u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/CNTVALUEOUT[2]
                         net (fo=1, routed)           0.580     1.564    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[17]
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.017     1.017    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/C
                         clock pessimism              0.077     1.094    
                         clock uncertainty            0.250     1.344    
    SLICE_X167Y362       FDRE (Hold_fdre_C_D)         0.044     1.388    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/C
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.291ns (32.917%)  route 0.593ns (67.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.693     0.693    u_pixl_top/u_pixl_receive4/clk200m
    IDELAY_X1Y336        IDELAYE2                                     r  u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y336        IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[3])
                                                      0.291     0.984 r  u_pixl_top/u_pixl_receive4/pins[0].idelaye2_inst/CNTVALUEOUT[3]
                         net (fo=1, routed)           0.593     1.577    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/D[18]
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.017     1.017    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
                         clock pessimism              0.077     1.094    
                         clock uncertainty            0.250     1.344    
    SLICE_X167Y362       FDRE (Hold_fdre_C_D)         0.047     1.391    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[4].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.223ns (7.426%)  route 2.780ns (92.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 6.610 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=21, routed)          2.780     4.664    u_pixl_top/u_pixl_receive1/probe_out0[1]
    IDELAY_X1Y448        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[4].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.610     6.610    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y448        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[4].idelaye2_inst/C
                         clock pessimism             -0.155     6.455    
                         clock uncertainty           -0.250     6.205    
    IDELAY_X1Y448        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077     6.128    u_pixl_top/u_pixl_receive1/pins[4].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.223ns (7.669%)  route 2.685ns (92.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 6.610 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=21, routed)          2.685     4.569    u_pixl_top/u_pixl_receive1/probe_out0[1]
    IDELAY_X1Y446        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.610     6.610    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y446        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst/C
                         clock pessimism             -0.155     6.455    
                         clock uncertainty           -0.250     6.205    
    IDELAY_X1Y446        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077     6.128    u_pixl_top/u_pixl_receive1/pins[0].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[1].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.223ns (7.799%)  route 2.636ns (92.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 6.609 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=21, routed)          2.636     4.520    u_pixl_top/u_pixl_receive1/probe_out0[1]
    IDELAY_X1Y442        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[1].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.609     6.609    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y442        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[1].idelaye2_inst/C
                         clock pessimism             -0.155     6.454    
                         clock uncertainty           -0.250     6.204    
    IDELAY_X1Y442        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077     6.127    u_pixl_top/u_pixl_receive1/pins[1].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[18].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.223ns (7.935%)  route 2.587ns (92.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 6.610 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=21, routed)          2.587     4.471    u_pixl_top/u_pixl_receive1/probe_out0[1]
    IDELAY_X1Y444        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[18].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.610     6.610    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y444        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[18].idelaye2_inst/C
                         clock pessimism             -0.155     6.455    
                         clock uncertainty           -0.250     6.205    
    IDELAY_X1Y444        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077     6.128    u_pixl_top/u_pixl_receive1/pins[18].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[16].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.223ns (8.067%)  route 2.541ns (91.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 6.608 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=21, routed)          2.541     4.425    u_pixl_top/u_pixl_receive1/probe_out0[1]
    IDELAY_X1Y440        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[16].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.608     6.608    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y440        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[16].idelaye2_inst/C
                         clock pessimism             -0.155     6.453    
                         clock uncertainty           -0.250     6.203    
    IDELAY_X1Y440        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077     6.126    u_pixl_top/u_pixl_receive1/pins[16].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.126    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[9].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.223ns (8.230%)  route 2.486ns (91.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 6.606 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=21, routed)          2.486     4.370    u_pixl_top/u_pixl_receive1/probe_out0[1]
    IDELAY_X1Y436        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[9].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.606     6.606    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y436        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[9].idelaye2_inst/C
                         clock pessimism             -0.155     6.451    
                         clock uncertainty           -0.250     6.201    
    IDELAY_X1Y436        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077     6.124    u_pixl_top/u_pixl_receive1/pins[9].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive3/pins[20].idelaye2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.223ns (9.086%)  route 2.231ns (90.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 6.223 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.512     1.512    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X163Y338       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y338       FDRE (Prop_fdre_C_Q)         0.223     1.735 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=2, routed)           2.231     3.966    u_pixl_top/u_pixl_receive3/probe_out2[2]
    IDELAY_X1Y222        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[20].idelaye2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.223     6.223    u_pixl_top/u_pixl_receive3/clk200m
    IDELAY_X1Y222        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[20].idelaye2_inst/C
                         clock pessimism             -0.155     6.068    
                         clock uncertainty           -0.250     5.818    
    IDELAY_X1Y222        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077     5.741    u_pixl_top/u_pixl_receive3/pins[20].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          5.741    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[9].idelaye2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.223ns (8.301%)  route 2.463ns (91.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 6.606 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=21, routed)          2.463     4.347    u_pixl_top/u_pixl_receive1/probe_out0[0]
    IDELAY_X1Y436        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[9].idelaye2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.606     6.606    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y436        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[9].idelaye2_inst/C
                         clock pessimism             -0.155     6.451    
                         clock uncertainty           -0.250     6.201    
    IDELAY_X1Y436        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077     6.124    u_pixl_top/u_pixl_receive1/pins[9].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.223ns (8.362%)  route 2.444ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 6.606 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=21, routed)          2.444     4.328    u_pixl_top/u_pixl_receive1/probe_out0[1]
    IDELAY_X1Y438        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.606     6.606    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y438        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst/C
                         clock pessimism             -0.155     6.451    
                         clock uncertainty           -0.250     6.201    
    IDELAY_X1Y438        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077     6.124    u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_clk_wiz_1 rise@5.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.223ns (8.509%)  route 2.398ns (91.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 6.606 - 5.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.661     1.661    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y377       FDRE (Prop_fdre_C_Q)         0.223     1.884 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=21, routed)          2.398     4.282    u_pixl_top/u_pixl_receive1/probe_out0[0]
    IDELAY_X1Y438        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     5.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     6.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     2.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     4.917    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.606     6.606    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y438        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst/C
                         clock pessimism             -0.155     6.451    
                         clock uncertainty           -0.250     6.201    
    IDELAY_X1Y438        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077     6.124    u_pixl_top/u_pixl_receive1/pins[14].idelaye2_inst
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  1.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.118ns (14.374%)  route 0.703ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.912     0.912    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y462        FDRE (Prop_fdre_C_Q)         0.118     1.030 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=3, routed)           0.703     1.733    u_pixl_top/u_pixl_receive2/probe_out1[1]
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.206     1.206    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                         clock pessimism              0.077     1.283    
                         clock uncertainty            0.250     1.533    
    IDELAY_X0Y496        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.066     1.599    u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.118ns (14.358%)  route 0.704ns (85.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.912     0.912    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y462        FDRE (Prop_fdre_C_Q)         0.118     1.030 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=3, routed)           0.704     1.734    u_pixl_top/u_pixl_receive2/probe_out1[1]
    IDELAY_X0Y472        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.193     1.193    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y472        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/C
                         clock pessimism              0.077     1.270    
                         clock uncertainty            0.250     1.520    
    IDELAY_X0Y472        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.066     1.586    u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.118ns (13.927%)  route 0.729ns (86.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.912     0.912    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y462        FDRE (Prop_fdre_C_Q)         0.118     1.030 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=3, routed)           0.729     1.759    u_pixl_top/u_pixl_receive2/probe_out1[3]
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.206     1.206    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                         clock pessimism              0.077     1.283    
                         clock uncertainty            0.250     1.533    
    IDELAY_X0Y496        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.066     1.599    u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.118ns (13.927%)  route 0.729ns (86.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.912     0.912    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y462        FDRE (Prop_fdre_C_Q)         0.118     1.030 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/Q
                         net (fo=3, routed)           0.729     1.759    u_pixl_top/u_pixl_receive2/probe_out1[4]
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.206     1.206    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                         clock pessimism              0.077     1.283    
                         clock uncertainty            0.250     1.533    
    IDELAY_X0Y496        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.066     1.599    u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.118ns (13.826%)  route 0.735ns (86.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.912     0.912    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y462        FDRE (Prop_fdre_C_Q)         0.118     1.030 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=3, routed)           0.735     1.765    u_pixl_top/u_pixl_receive2/probe_out1[2]
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.206     1.206    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y496        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst/C
                         clock pessimism              0.077     1.283    
                         clock uncertainty            0.250     1.533    
    IDELAY_X0Y496        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.066     1.599    u_pixl_top/u_pixl_receive2/pins[0].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.118ns (14.950%)  route 0.671ns (85.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.611     0.611    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X164Y254       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y254       FDRE (Prop_fdre_C_Q)         0.118     0.729 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.671     1.400    u_pixl_top/u_pixl_receive3/probe_out2[0]
    IDELAY_X1Y248        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.836     0.836    u_pixl_top/u_pixl_receive3/clk200m
    IDELAY_X1Y248        IDELAYE2                                     r  u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst/C
                         clock pessimism              0.077     0.913    
                         clock uncertainty            0.250     1.163    
    IDELAY_X1Y248        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.066     1.229    u_pixl_top/u_pixl_receive3/pins[0].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive4/pins[20].idelaye2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.100ns (12.608%)  route 0.693ns (87.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.687     0.687    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X163Y338       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y338       FDRE (Prop_fdre_C_Q)         0.100     0.787 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.693     1.480    u_pixl_top/u_pixl_receive4/probe_out3[0]
    IDELAY_X1Y322        IDELAYE2                                     r  u_pixl_top/u_pixl_receive4/pins[20].idelaye2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.913     0.913    u_pixl_top/u_pixl_receive4/clk200m
    IDELAY_X1Y322        IDELAYE2                                     r  u_pixl_top/u_pixl_receive4/pins[20].idelaye2_inst/C
                         clock pessimism              0.077     0.990    
                         clock uncertainty            0.250     1.240    
    IDELAY_X1Y322        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.066     1.306    u_pixl_top/u_pixl_receive4/pins[20].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[17].idelaye2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.100ns (10.798%)  route 0.826ns (89.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y396       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y396       FDRE (Prop_fdre_C_Q)         0.100     0.871 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=21, routed)          0.826     1.697    u_pixl_top/u_pixl_receive1/probe_out0[2]
    IDELAY_X1Y402        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[17].idelaye2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.127     1.127    u_pixl_top/u_pixl_receive1/clk200m
    IDELAY_X1Y402        IDELAYE2                                     r  u_pixl_top/u_pixl_receive1/pins[17].idelaye2_inst/C
                         clock pessimism              0.077     1.204    
                         clock uncertainty            0.250     1.454    
    IDELAY_X1Y402        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.066     1.520    u_pixl_top/u_pixl_receive1/pins[17].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.118ns (13.817%)  route 0.736ns (86.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.912     0.912    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y462        FDRE (Prop_fdre_C_Q)         0.118     1.030 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=3, routed)           0.736     1.766    u_pixl_top/u_pixl_receive2/probe_out1[3]
    IDELAY_X0Y472        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.193     1.193    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y472        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/C
                         clock pessimism              0.077     1.270    
                         clock uncertainty            0.250     1.520    
    IDELAY_X0Y472        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.066     1.586    u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.118ns (13.808%)  route 0.737ns (86.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.912     0.912    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y462        FDRE (Prop_fdre_C_Q)         0.118     1.030 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/Q
                         net (fo=3, routed)           0.737     1.767    u_pixl_top/u_pixl_receive2/probe_out1[4]
    IDELAY_X0Y472        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.193     1.193    u_pixl_top/u_pixl_receive2/clk200m
    IDELAY_X0Y472        IDELAYE2                                     r  u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst/C
                         clock pessimism              0.077     1.270    
                         clock uncertainty            0.250     1.520    
    IDELAY_X0Y472        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.066     1.586    u_pixl_top/u_pixl_receive2/pins[20].idelaye2_inst
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       99.318ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.620ns  (logic 0.236ns (38.040%)  route 0.384ns (61.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y370                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X146Y370       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.384     0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X146Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X146Y371       FDCE (Setup_fdce_C_D)       -0.062    99.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         99.938    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 99.318    

Slack (MET) :             99.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.690ns  (logic 0.223ns (32.312%)  route 0.467ns (67.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y371                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X147Y371       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.467     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X146Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X146Y371       FDCE (Setup_fdce_C_D)        0.023   100.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        100.023    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                 99.333    

Slack (MET) :             99.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.636ns  (logic 0.259ns (40.712%)  route 0.377ns (59.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y370                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X146Y370       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.377     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X146Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X146Y371       FDCE (Setup_fdce_C_D)        0.022   100.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        100.022    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                 99.386    

Slack (MET) :             99.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.515ns  (logic 0.236ns (45.824%)  route 0.279ns (54.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y361                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X122Y361       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.279     0.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X122Y362       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X122Y362       FDCE (Setup_fdce_C_D)       -0.062    99.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         99.938    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 99.423    

Slack (MET) :             99.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.573ns  (logic 0.259ns (45.237%)  route 0.314ns (54.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y370                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X146Y370       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.314     0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X146Y372       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X146Y372       FDCE (Setup_fdce_C_D)        0.021   100.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        100.021    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 99.448    

Slack (MET) :             99.459ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.564ns  (logic 0.259ns (45.928%)  route 0.305ns (54.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y361                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X122Y361       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.305     0.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X122Y362       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X122Y362       FDCE (Setup_fdce_C_D)        0.023   100.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        100.023    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                 99.459    

Slack (MET) :             99.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.256%)  route 0.301ns (53.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y361                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X122Y361       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.301     0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X122Y362       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X122Y362       FDCE (Setup_fdce_C_D)        0.023   100.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        100.023    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 99.463    

Slack (MET) :             99.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.556ns  (logic 0.259ns (46.590%)  route 0.297ns (53.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y361                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X122Y361       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.297     0.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X122Y362       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X122Y362       FDCE (Setup_fdce_C_D)        0.022   100.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        100.022    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                 99.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         2032  Failing Endpoints,  Worst Slack       -4.676ns,  Total Violation    -8808.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.754ns  (logic 0.352ns (12.780%)  route 2.402ns (87.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 150.197 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.587   154.297    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X117Y368       FDCE                                         f  u_pixl_top/linePix_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.334   150.197    u_pixl_top/clk125m
    SLICE_X117Y368       FDCE                                         r  u_pixl_top/linePix_out_reg[0]/C
                         clock pessimism              0.000   150.197    
                         clock uncertainty           -0.363   149.834    
    SLICE_X117Y368       FDCE (Recov_fdce_C_CLR)     -0.212   149.622    u_pixl_top/linePix_out_reg[0]
  -------------------------------------------------------------------
                         required time                        149.622    
                         arrival time                        -154.297    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[1639]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.754ns  (logic 0.352ns (12.780%)  route 2.402ns (87.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 150.197 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.587   154.297    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X117Y368       FDCE                                         f  u_pixl_top/linePix_out_reg[1639]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.334   150.197    u_pixl_top/clk125m
    SLICE_X117Y368       FDCE                                         r  u_pixl_top/linePix_out_reg[1639]/C
                         clock pessimism              0.000   150.197    
                         clock uncertainty           -0.363   149.834    
    SLICE_X117Y368       FDCE (Recov_fdce_C_CLR)     -0.212   149.622    u_pixl_top/linePix_out_reg[1639]
  -------------------------------------------------------------------
                         required time                        149.622    
                         arrival time                        -154.297    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[1747]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.754ns  (logic 0.352ns (12.780%)  route 2.402ns (87.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 150.197 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.587   154.297    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X117Y368       FDCE                                         f  u_pixl_top/linePix_out_reg[1747]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.334   150.197    u_pixl_top/clk125m
    SLICE_X117Y368       FDCE                                         r  u_pixl_top/linePix_out_reg[1747]/C
                         clock pessimism              0.000   150.197    
                         clock uncertainty           -0.363   149.834    
    SLICE_X117Y368       FDCE (Recov_fdce_C_CLR)     -0.212   149.622    u_pixl_top/linePix_out_reg[1747]
  -------------------------------------------------------------------
                         required time                        149.622    
                         arrival time                        -154.297    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[1754]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.754ns  (logic 0.352ns (12.780%)  route 2.402ns (87.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 150.197 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.587   154.297    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X117Y368       FDCE                                         f  u_pixl_top/linePix_out_reg[1754]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.334   150.197    u_pixl_top/clk125m
    SLICE_X117Y368       FDCE                                         r  u_pixl_top/linePix_out_reg[1754]/C
                         clock pessimism              0.000   150.197    
                         clock uncertainty           -0.363   149.834    
    SLICE_X117Y368       FDCE (Recov_fdce_C_CLR)     -0.212   149.622    u_pixl_top/linePix_out_reg[1754]
  -------------------------------------------------------------------
                         required time                        149.622    
                         arrival time                        -154.297    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[1755]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.754ns  (logic 0.352ns (12.780%)  route 2.402ns (87.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 150.197 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.587   154.297    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X117Y368       FDCE                                         f  u_pixl_top/linePix_out_reg[1755]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.334   150.197    u_pixl_top/clk125m
    SLICE_X117Y368       FDCE                                         r  u_pixl_top/linePix_out_reg[1755]/C
                         clock pessimism              0.000   150.197    
                         clock uncertainty           -0.363   149.834    
    SLICE_X117Y368       FDCE (Recov_fdce_C_CLR)     -0.212   149.622    u_pixl_top/linePix_out_reg[1755]
  -------------------------------------------------------------------
                         required time                        149.622    
                         arrival time                        -154.297    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[183]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.754ns  (logic 0.352ns (12.780%)  route 2.402ns (87.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 150.197 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.587   154.297    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X117Y368       FDCE                                         f  u_pixl_top/linePix_out_reg[183]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.334   150.197    u_pixl_top/clk125m
    SLICE_X117Y368       FDCE                                         r  u_pixl_top/linePix_out_reg[183]/C
                         clock pessimism              0.000   150.197    
                         clock uncertainty           -0.363   149.834    
    SLICE_X117Y368       FDCE (Recov_fdce_C_CLR)     -0.212   149.622    u_pixl_top/linePix_out_reg[183]
  -------------------------------------------------------------------
                         required time                        149.622    
                         arrival time                        -154.297    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[68]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.754ns  (logic 0.352ns (12.780%)  route 2.402ns (87.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 150.197 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.587   154.297    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X117Y368       FDCE                                         f  u_pixl_top/linePix_out_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.334   150.197    u_pixl_top/clk125m
    SLICE_X117Y368       FDCE                                         r  u_pixl_top/linePix_out_reg[68]/C
                         clock pessimism              0.000   150.197    
                         clock uncertainty           -0.363   149.834    
    SLICE_X117Y368       FDCE (Recov_fdce_C_CLR)     -0.212   149.622    u_pixl_top/linePix_out_reg[68]
  -------------------------------------------------------------------
                         required time                        149.622    
                         arrival time                        -154.297    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[799]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.754ns  (logic 0.352ns (12.780%)  route 2.402ns (87.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 150.197 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.587   154.297    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X117Y368       FDCE                                         f  u_pixl_top/linePix_out_reg[799]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.334   150.197    u_pixl_top/clk125m
    SLICE_X117Y368       FDCE                                         r  u_pixl_top/linePix_out_reg[799]/C
                         clock pessimism              0.000   150.197    
                         clock uncertainty           -0.363   149.834    
    SLICE_X117Y368       FDCE (Recov_fdce_C_CLR)     -0.212   149.622    u_pixl_top/linePix_out_reg[799]
  -------------------------------------------------------------------
                         required time                        149.622    
                         arrival time                        -154.297    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.671ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[1003]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.746ns  (logic 0.352ns (12.820%)  route 2.394ns (87.180%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 150.193 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.578   154.289    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y377       FDCE                                         f  u_pixl_top/linePix_out_reg[1003]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.330   150.193    u_pixl_top/clk125m
    SLICE_X115Y377       FDCE                                         r  u_pixl_top/linePix_out_reg[1003]/C
                         clock pessimism              0.000   150.193    
                         clock uncertainty           -0.363   149.830    
    SLICE_X115Y377       FDCE (Recov_fdce_C_CLR)     -0.212   149.618    u_pixl_top/linePix_out_reg[1003]
  -------------------------------------------------------------------
                         required time                        149.618    
                         arrival time                        -154.289    
  -------------------------------------------------------------------
                         slack                                 -4.671    

Slack (VIOLATED) :        -4.671ns  (required time - arrival time)
  Source:                 pixl_rstn_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[1021]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@152.000ns - clk_out2_clk_wiz_1 rise@150.000ns)
  Data Path Delay:        2.746ns  (logic 0.352ns (12.820%)  route 2.394ns (87.180%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 150.193 - 152.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 151.543 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   150.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123   152.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035   147.088 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819   149.907    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   150.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.543   151.543    clk20m
    SLICE_X117Y393       FDRE                                         r  pixl_rstn_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y393       FDRE (Prop_fdre_C_Q)         0.223   151.766 r  pixl_rstn_cnt_reg[16]/Q
                         net (fo=7, routed)           0.400   152.166    pixl_rstn_cnt_reg[16]
    SLICE_X116Y391       LUT3 (Prop_lut3_I0_O)        0.043   152.209 r  PDLU_EN_OBUF_inst_i_7_rewire_replica_3/O
                         net (fo=3, routed)           0.987   153.196    PDLU_EN_OBUF_inst_i_7_n_0_repN_3
    SLICE_X121Y374       LUT5 (Prop_lut5_I4_O)        0.043   153.239 r  PDLU_EN_OBUF_inst_i_3_rewire_replica_6_comp/O
                         net (fo=1, routed)           0.428   153.668    PDLU_EN_OBUF_inst_i_3_n_0_repN_6
    SLICE_X121Y373       LUT6 (Prop_lut6_I3_O)        0.043   153.711 f  u_pixl_top_i_1_replica_6_comp/O
                         net (fo=338, routed)         0.578   154.289    u_pixl_top/u_pixl_top_i_1_n_0_repN_6_alias
    SLICE_X115Y377       FDCE                                         f  u_pixl_top/linePix_out_reg[1021]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    152.000   152.000 r  
    AL29                                              0.000   152.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000   152.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573   152.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986   153.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094   147.465 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315   148.780    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   148.863 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.330   150.193    u_pixl_top/clk125m
    SLICE_X115Y377       FDCE                                         r  u_pixl_top/linePix_out_reg[1021]/C
                         clock pessimism              0.000   150.193    
                         clock uncertainty           -0.363   149.830    
    SLICE_X115Y377       FDCE (Recov_fdce_C_CLR)     -0.212   149.618    u_pixl_top/linePix_out_reg[1021]
  -------------------------------------------------------------------
                         required time                        149.618    
                         arrival time                        -154.289    
  -------------------------------------------------------------------
                         slack                                 -4.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[189]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.552%)  route 0.440ns (77.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 f  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.120     1.260    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y390       FDCE                                         f  u_pixl_top/linePix_out_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y390       FDCE                                         r  u_pixl_top/linePix_out_reg[189]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y390       FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    u_pixl_top/linePix_out_reg[189]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[335]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.552%)  route 0.440ns (77.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 f  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.120     1.260    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y390       FDCE                                         f  u_pixl_top/linePix_out_reg[335]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y390       FDCE                                         r  u_pixl_top/linePix_out_reg[335]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y390       FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    u_pixl_top/linePix_out_reg[335]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[476]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.552%)  route 0.440ns (77.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 f  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.120     1.260    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y390       FDCE                                         f  u_pixl_top/linePix_out_reg[476]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y390       FDCE                                         r  u_pixl_top/linePix_out_reg[476]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y390       FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    u_pixl_top/linePix_out_reg[476]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[507]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.552%)  route 0.440ns (77.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 f  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.120     1.260    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y390       FDCE                                         f  u_pixl_top/linePix_out_reg[507]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y390       FDCE                                         r  u_pixl_top/linePix_out_reg[507]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y390       FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    u_pixl_top/linePix_out_reg[507]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[528]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.552%)  route 0.440ns (77.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 f  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.120     1.260    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y390       FDCE                                         f  u_pixl_top/linePix_out_reg[528]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y390       FDCE                                         r  u_pixl_top/linePix_out_reg[528]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y390       FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    u_pixl_top/linePix_out_reg[528]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[605]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.552%)  route 0.440ns (77.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 f  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.120     1.260    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y390       FDCE                                         f  u_pixl_top/linePix_out_reg[605]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y390       FDCE                                         r  u_pixl_top/linePix_out_reg[605]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y390       FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    u_pixl_top/linePix_out_reg[605]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[854]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.552%)  route 0.440ns (77.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 f  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.120     1.260    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y390       FDCE                                         f  u_pixl_top/linePix_out_reg[854]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y390       FDCE                                         r  u_pixl_top/linePix_out_reg[854]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y390       FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    u_pixl_top/linePix_out_reg[854]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[859]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.128ns (22.552%)  route 0.440ns (77.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.320     1.112    pixl_rstn_cnt_reg[14]
    SLICE_X123Y390       LUT6 (Prop_lut6_I1_O)        0.028     1.140 f  u_pixl_top_i_1_replica_2_comp/O
                         net (fo=84, routed)          0.120     1.260    u_pixl_top/u_pixl_top_i_1_n_0_repN_2_alias
    SLICE_X122Y390       FDCE                                         f  u_pixl_top/linePix_out_reg[859]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y390       FDCE                                         r  u_pixl_top/linePix_out_reg[859]/C
                         clock pessimism              0.000    -0.545    
                         clock uncertainty            0.363    -0.183    
    SLICE_X122Y390       FDCE (Remov_fdce_C_CLR)     -0.050    -0.233    u_pixl_top/linePix_out_reg[859]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[598]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.427%)  route 0.443ns (77.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.278     1.070    pixl_rstn_cnt_reg[12]
    SLICE_X110Y392       LUT6 (Prop_lut6_I2_O)        0.028     1.098 f  u_pixl_top_i_1_replica/O
                         net (fo=3, routed)           0.165     1.263    u_pixl_top/u_pixl_top_i_1_n_0_repN_alias
    SLICE_X110Y397       FDCE                                         f  u_pixl_top/linePix_out_reg[598]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.936    -0.549    u_pixl_top/clk125m
    SLICE_X110Y397       FDCE                                         r  u_pixl_top/linePix_out_reg[598]/C
                         clock pessimism              0.000    -0.549    
                         clock uncertainty            0.363    -0.187    
    SLICE_X110Y397       FDCE (Remov_fdce_C_CLR)     -0.050    -0.237    u_pixl_top/linePix_out_reg[598]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/linePix_out_reg[748]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.427%)  route 0.443ns (77.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 r  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.278     1.070    pixl_rstn_cnt_reg[12]
    SLICE_X110Y392       LUT6 (Prop_lut6_I2_O)        0.028     1.098 f  u_pixl_top_i_1_replica/O
                         net (fo=3, routed)           0.165     1.263    u_pixl_top/u_pixl_top_i_1_n_0_repN_alias
    SLICE_X110Y397       FDCE                                         f  u_pixl_top/linePix_out_reg[748]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.936    -0.549    u_pixl_top/clk125m
    SLICE_X110Y397       FDCE                                         r  u_pixl_top/linePix_out_reg[748]/C
                         clock pessimism              0.000    -0.549    
                         clock uncertainty            0.363    -0.187    
    SLICE_X110Y397       FDCE (Remov_fdce_C_CLR)     -0.050    -0.237    u_pixl_top/linePix_out_reg[748]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.499    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       97.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.259ns (11.819%)  route 1.932ns (88.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 101.407 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.932     3.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X145Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407   101.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X145Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.177   101.584    
                         clock uncertainty           -0.170   101.414    
    SLICE_X145Y361       FDCE (Recov_fdce_C_CLR)     -0.212   101.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                        101.202    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                 97.409    

Slack (MET) :             97.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.259ns (11.819%)  route 1.932ns (88.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 101.407 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.932     3.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X145Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407   101.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X145Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism              0.177   101.584    
                         clock uncertainty           -0.170   101.414    
    SLICE_X145Y361       FDCE (Recov_fdce_C_CLR)     -0.212   101.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                        101.202    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                 97.409    

Slack (MET) :             97.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.259ns (11.819%)  route 1.932ns (88.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 101.407 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.932     3.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X145Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407   101.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X145Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[2]/C
                         clock pessimism              0.177   101.584    
                         clock uncertainty           -0.170   101.414    
    SLICE_X145Y361       FDCE (Recov_fdce_C_CLR)     -0.212   101.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[2]
  -------------------------------------------------------------------
                         required time                        101.202    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                 97.409    

Slack (MET) :             97.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.259ns (11.819%)  route 1.932ns (88.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 101.407 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.932     3.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X145Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407   101.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X145Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[3]/C
                         clock pessimism              0.177   101.584    
                         clock uncertainty           -0.170   101.414    
    SLICE_X145Y361       FDCE (Recov_fdce_C_CLR)     -0.212   101.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[3]
  -------------------------------------------------------------------
                         required time                        101.202    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                 97.409    

Slack (MET) :             97.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.259ns (12.377%)  route 1.834ns (87.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 101.407 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.834     3.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X143Y360       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407   101.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X143Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism              0.153   101.560    
                         clock uncertainty           -0.170   101.390    
    SLICE_X143Y360       FDCE (Recov_fdce_C_CLR)     -0.212   101.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                        101.178    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                 97.484    

Slack (MET) :             97.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.259ns (12.377%)  route 1.834ns (87.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 101.407 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.834     3.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X143Y360       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407   101.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X143Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/C
                         clock pessimism              0.153   101.560    
                         clock uncertainty           -0.170   101.390    
    SLICE_X143Y360       FDCE (Recov_fdce_C_CLR)     -0.212   101.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]
  -------------------------------------------------------------------
                         required time                        101.178    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                 97.484    

Slack (MET) :             97.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.259ns (12.477%)  route 1.817ns (87.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 101.408 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.817     3.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X143Y358       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.408   101.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X143Y358       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.153   101.561    
                         clock uncertainty           -0.170   101.391    
    SLICE_X143Y358       FDCE (Recov_fdce_C_CLR)     -0.212   101.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                        101.179    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                 97.502    

Slack (MET) :             97.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.259ns (12.477%)  route 1.817ns (87.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 101.408 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.817     3.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X143Y358       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.408   101.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X143Y358       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/C
                         clock pessimism              0.153   101.561    
                         clock uncertainty           -0.170   101.391    
    SLICE_X143Y358       FDCE (Recov_fdce_C_CLR)     -0.212   101.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]
  -------------------------------------------------------------------
                         required time                        101.179    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                 97.502    

Slack (MET) :             97.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.259ns (12.904%)  route 1.748ns (87.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 101.408 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.748     3.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X143Y359       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.408   101.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X143Y359       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.153   101.561    
                         clock uncertainty           -0.170   101.391    
    SLICE_X143Y359       FDCE (Recov_fdce_C_CLR)     -0.212   101.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                        101.179    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                 97.570    

Slack (MET) :             97.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.259ns (12.904%)  route 1.748ns (87.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 101.408 - 100.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.748     3.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X143Y359       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000   100.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959   101.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    97.243 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    99.917    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.408   101.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X143Y359       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]/C
                         clock pessimism              0.153   101.561    
                         clock uncertainty           -0.170   101.391    
    SLICE_X143Y359       FDCE (Recov_fdce_C_CLR)     -0.212   101.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[4]
  -------------------------------------------------------------------
                         required time                        101.179    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                 97.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X122Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X122Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X122Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X122Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X122Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X122Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X122Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X122Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X122Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X122Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X122Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X122Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.673%)  route 0.106ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X122Y361       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X122Y361       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.439%)  route 0.107ns (47.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X120Y360       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X120Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X120Y360       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.439%)  route 0.107ns (47.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.693     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y361       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y361       FDPE (Prop_fdpe_C_Q)         0.118     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.107     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X120Y360       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X120Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.232     0.707    
    SLICE_X120Y360       FDCE (Remov_fdce_C_CLR)     -0.050     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.354%)  route 0.161ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.974ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X139Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y360       FDCE (Prop_fdce_C_Q)         0.100     0.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.161     0.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X136Y360       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.974     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X136Y360       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.213     0.761    
    SLICE_X136Y360       FDCE (Remov_fdce_C_CLR)     -0.050     0.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.451ns (16.723%)  route 2.246ns (83.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 35.668 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.477     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y355       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.406    35.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y355       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.360    36.028    
                         clock uncertainty           -0.035    35.993    
    SLICE_X134Y355       FDCE (Recov_fdce_C_CLR)     -0.154    35.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.839    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 30.127    

Slack (MET) :             30.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.451ns (16.723%)  route 2.246ns (83.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 35.668 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.477     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y355       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.406    35.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y355       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.360    36.028    
                         clock uncertainty           -0.035    35.993    
    SLICE_X134Y355       FDCE (Recov_fdce_C_CLR)     -0.154    35.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.839    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 30.127    

Slack (MET) :             30.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.451ns (16.723%)  route 2.246ns (83.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 35.668 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.477     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y355       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.406    35.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y355       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.360    36.028    
                         clock uncertainty           -0.035    35.993    
    SLICE_X134Y355       FDCE (Recov_fdce_C_CLR)     -0.154    35.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.839    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 30.127    

Slack (MET) :             30.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.451ns (16.723%)  route 2.246ns (83.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 35.668 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.477     5.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y355       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.406    35.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y355       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.360    36.028    
                         clock uncertainty           -0.035    35.993    
    SLICE_X134Y355       FDCE (Recov_fdce_C_CLR)     -0.154    35.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.839    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 30.127    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.451ns (17.242%)  route 2.165ns (82.758%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 35.667 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.396     5.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y356       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405    35.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y356       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.360    36.027    
                         clock uncertainty           -0.035    35.992    
    SLICE_X134Y356       FDCE (Recov_fdce_C_CLR)     -0.187    35.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.805    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 30.174    

Slack (MET) :             30.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.451ns (17.242%)  route 2.165ns (82.758%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 35.667 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.396     5.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y356       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405    35.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y356       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.360    36.027    
                         clock uncertainty           -0.035    35.992    
    SLICE_X134Y356       FDCE (Recov_fdce_C_CLR)     -0.154    35.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.838    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 30.207    

Slack (MET) :             30.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.451ns (17.242%)  route 2.165ns (82.758%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 35.667 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.396     5.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y356       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405    35.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y356       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.360    36.027    
                         clock uncertainty           -0.035    35.992    
    SLICE_X134Y356       FDCE (Recov_fdce_C_CLR)     -0.154    35.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.838    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 30.207    

Slack (MET) :             30.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.451ns (17.242%)  route 2.165ns (82.758%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 35.667 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.396     5.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y356       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405    35.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y356       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.360    36.027    
                         clock uncertainty           -0.035    35.992    
    SLICE_X134Y356       FDCE (Recov_fdce_C_CLR)     -0.154    35.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.838    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 30.207    

Slack (MET) :             30.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.451ns (17.242%)  route 2.165ns (82.758%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 35.667 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.396     5.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y356       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405    35.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y356       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.360    36.027    
                         clock uncertainty           -0.035    35.992    
    SLICE_X134Y356       FDCE (Recov_fdce_C_CLR)     -0.154    35.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.838    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 30.207    

Slack (MET) :             30.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.451ns (18.532%)  route 1.983ns (81.468%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 35.664 - 33.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.546     3.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y355       FDRE (Prop_fdre_C_Q)         0.223     3.238 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.614     3.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X125Y355       LUT6 (Prop_lut6_I4_O)        0.043     3.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.453     4.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y354       LUT4 (Prop_lut4_I3_O)        0.049     4.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.701     5.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y355       LUT1 (Prop_lut1_I0_O)        0.136     5.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.214     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X133Y356       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.402    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X133Y356       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.360    36.024    
                         clock uncertainty           -0.035    35.989    
    SLICE_X133Y356       FDCE (Recov_fdce_C_CLR)     -0.212    35.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.777    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                 30.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.929%)  route 0.150ns (60.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.720     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y373       FDPE (Prop_fdpe_C_Q)         0.100     1.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.150     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X144Y373       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.966     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X144Y373       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.336     1.502    
    SLICE_X144Y373       FDCE (Remov_fdce_C_CLR)     -0.050     1.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.929%)  route 0.150ns (60.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.720     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y373       FDPE (Prop_fdpe_C_Q)         0.100     1.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.150     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X144Y373       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.966     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X144Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.336     1.502    
    SLICE_X144Y373       FDPE (Remov_fdpe_C_PRE)     -0.052     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.476%)  route 0.099ns (45.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.691     1.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X120Y363       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y363       FDPE (Prop_fdpe_C_Q)         0.118     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X123Y363       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.936     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y363       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.355     1.453    
    SLICE_X123Y363       FDCE (Remov_fdce_C_CLR)     -0.069     1.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.668%)  route 0.152ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.720     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y373       FDPE (Prop_fdpe_C_Q)         0.100     1.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y371       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.969     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X145Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.336     1.505    
    SLICE_X145Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.668%)  route 0.152ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.720     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y373       FDPE (Prop_fdpe_C_Q)         0.100     1.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y371       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.969     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X145Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.336     1.505    
    SLICE_X145Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.668%)  route 0.152ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.720     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y373       FDPE (Prop_fdpe_C_Q)         0.100     1.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y371       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.969     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X145Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.336     1.505    
    SLICE_X145Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.668%)  route 0.152ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.720     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y373       FDPE (Prop_fdpe_C_Q)         0.100     1.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y371       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.969     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X145Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.336     1.505    
    SLICE_X145Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.668%)  route 0.152ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.720     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y373       FDPE (Prop_fdpe_C_Q)         0.100     1.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y371       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.969     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X145Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.336     1.505    
    SLICE_X145Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.668%)  route 0.152ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.720     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y373       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y373       FDPE (Prop_fdpe_C_Q)         0.100     1.569 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X145Y371       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.969     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X145Y371       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.336     1.505    
    SLICE_X145Y371       FDCE (Remov_fdce_C_CLR)     -0.069     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.915%)  route 0.145ns (55.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.691     1.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X120Y363       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y363       FDPE (Prop_fdpe_C_Q)         0.118     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.145     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X122Y362       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.937     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X122Y362       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.355     1.454    
    SLICE_X122Y362       FDCE (Remov_fdce_C_CLR)     -0.050     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.323ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.620ns  (logic 0.236ns (38.036%)  route 0.384ns (61.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y246                                    0.000     0.000 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X136Y246       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.384     0.620    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X136Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X136Y247       FDRE (Setup_fdre_C_D)       -0.057     7.943    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.595ns  (logic 0.204ns (34.296%)  route 0.391ns (65.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y403                                    0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X137Y403       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.391     0.595    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X138Y403       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X138Y403       FDRE (Setup_fdre_C_D)       -0.059     7.941    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.641ns  (logic 0.259ns (40.374%)  route 0.382ns (59.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y348                                    0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X134Y348       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.382     0.641    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X135Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X135Y348       FDRE (Setup_fdre_C_D)       -0.010     7.990    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.642%)  route 0.368ns (64.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y450                                     0.000     0.000 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y450        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.368     0.572    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X92Y450        FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y450        FDRE (Setup_fdre_C_D)       -0.061     7.939    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.528ns  (logic 0.236ns (44.736%)  route 0.292ns (55.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y348                                    0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X134Y348       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.292     0.528    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X135Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X135Y348       FDRE (Setup_fdre_C_D)       -0.089     7.911    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.637ns  (logic 0.259ns (40.659%)  route 0.378ns (59.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y247                                    0.000     0.000 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X134Y247       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.378     0.637    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X136Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X136Y247       FDRE (Setup_fdre_C_D)        0.023     8.023    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.351%)  route 0.358ns (61.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y245                                    0.000     0.000 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X135Y245       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.358     0.581    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X137Y245       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X137Y245       FDRE (Setup_fdre_C_D)       -0.009     7.991    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.530ns  (logic 0.204ns (38.468%)  route 0.326ns (61.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y450                                     0.000     0.000 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X93Y450        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.326     0.530    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X92Y450        FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y450        FDRE (Setup_fdre_C_D)       -0.057     7.943    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.510ns  (logic 0.236ns (46.269%)  route 0.274ns (53.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y405                                    0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X138Y405       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.274     0.510    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X138Y404       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X138Y404       FDRE (Setup_fdre_C_D)       -0.057     7.943    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.588ns  (logic 0.223ns (37.940%)  route 0.365ns (62.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y404                                    0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X141Y404       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.365     0.588    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X142Y404       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X142Y404       FDRE (Setup_fdre_C_D)        0.021     8.021    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  7.433    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 0.157ns (5.203%)  route 2.861ns (94.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.124    -0.436 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.462     0.025    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.033     0.058 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           2.399     2.457    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X143Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 0.157ns (6.515%)  route 2.253ns (93.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.124    -0.436 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.462     0.025    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.033     0.058 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.791     1.849    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X142Y403       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 0.157ns (7.458%)  route 1.948ns (92.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.124    -0.436 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.462     0.025    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.033     0.058 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.486     1.545    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X101Y455       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.157ns (9.534%)  route 1.490ns (90.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.124    -0.436 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.462     0.025    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.033     0.058 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.028     1.086    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X139Y347       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.124ns (30.704%)  route 0.280ns (69.296%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.040    -0.445    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y446       FDRE (Prop_fdre_C_Q)         0.124    -0.321 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.280    -0.042    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X100Y455       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.124ns (39.742%)  route 0.188ns (60.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.080    -0.405    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X143Y404       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y404       FDRE (Prop_fdre_C_Q)         0.124    -0.281 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.188    -0.093    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X143Y401       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.124ns (22.268%)  route 0.433ns (77.732%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.786    -0.699    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y249       FDRE (Prop_fdre_C_Q)         0.124    -0.575 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.433    -0.143    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X140Y246       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.147ns (40.361%)  route 0.217ns (59.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.879    -0.606    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X138Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y349       FDRE (Prop_fdre_C_Q)         0.147    -0.459 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.217    -0.242    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X138Y347       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.333ns  (logic 0.178ns (53.504%)  route 0.155ns (46.496%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.162    -1.975    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X135Y245       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y245       FDRE (Prop_fdre_C_Q)         0.178    -1.797 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.155    -1.643    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X135Y244       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.343ns  (logic 0.189ns (55.059%)  route 0.154ns (44.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.162    -1.975    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X134Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y247       FDRE (Prop_fdre_C_Q)         0.189    -1.786 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.154    -1.632    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X136Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.357ns  (logic 0.189ns (52.915%)  route 0.168ns (47.085%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.162    -1.975    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X134Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y247       FDRE (Prop_fdre_C_Q)         0.189    -1.786 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.168    -1.618    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X133Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.386ns  (logic 0.162ns (42.005%)  route 0.224ns (57.995%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.162    -1.975    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X135Y245       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y245       FDRE (Prop_fdre_C_Q)         0.162    -1.813 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.224    -1.590    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X135Y244       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.386ns  (logic 0.162ns (41.997%)  route 0.224ns (58.003%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.162    -1.975    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X135Y245       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y245       FDRE (Prop_fdre_C_Q)         0.162    -1.813 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.224    -1.590    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X137Y245       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.442ns  (logic 0.206ns (46.580%)  route 0.236ns (53.420%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.162    -1.975    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X134Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y247       FDRE (Prop_fdre_C_Q)         0.206    -1.769 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.236    -1.533    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X133Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.450ns  (logic 0.206ns (45.812%)  route 0.244ns (54.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.162    -1.975    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X134Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y247       FDRE (Prop_fdre_C_Q)         0.206    -1.769 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.244    -1.526    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X136Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.341ns  (logic 0.189ns (55.381%)  route 0.152ns (44.619%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.276    -1.861    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X134Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y348       FDRE (Prop_fdre_C_Q)         0.189    -1.672 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.152    -1.520    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X135Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.344ns  (logic 0.189ns (54.947%)  route 0.155ns (45.053%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.276    -1.861    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X136Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y348       FDRE (Prop_fdre_C_Q)         0.189    -1.672 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.155    -1.517    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X135Y347       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.352ns  (logic 0.189ns (53.634%)  route 0.163ns (46.366%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.276    -1.861    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X134Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y348       FDRE (Prop_fdre_C_Q)         0.189    -1.672 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.163    -1.509    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X134Y346       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.693ns  (logic 1.274ns (47.306%)  route 1.419ns (52.694%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.780     1.780    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X158Y401       SRLC32E                                      r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y401       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     2.780 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.576     3.356    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X154Y401       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     3.579 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.572     4.151    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q
    SLICE_X155Y404       LUT2 (Prop_lut2_I1_O)        0.051     4.202 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.271     4.473    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X155Y406       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.452ns  (logic 1.320ns (53.828%)  route 1.132ns (46.172%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.872     1.872    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X98Y453        SRL16E                                       r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y453        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     2.859 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.469     3.328    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[3]
    SLICE_X98Y451        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284     3.612 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.363     3.975    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q
    SLICE_X101Y451       LUT2 (Prop_lut2_I1_O)        0.049     4.024 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.301     4.324    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X101Y452       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.390ns  (logic 1.332ns (55.730%)  route 1.058ns (44.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.872     1.872    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X98Y454        SRLC32E                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     2.872 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.415     3.287    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X96Y454        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     3.576 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.643     4.219    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X101Y451       LUT2 (Prop_lut2_I1_O)        0.043     4.262 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.000     4.262    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X101Y451       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.303ns  (logic 1.329ns (57.706%)  route 0.974ns (42.294%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.872     1.872    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X100Y452       SRLC32E                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y452       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     2.859 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.399     3.258    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X100Y451       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     3.557 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.575     4.132    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q
    SLICE_X103Y452       LUT2 (Prop_lut2_I1_O)        0.043     4.175 r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     4.175    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X103Y452       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.469ns  (logic 1.030ns (41.714%)  route 1.439ns (58.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.705     1.705    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/s_dclk_o
    SLICE_X104Y448       SRLC32E                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y448       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     2.692 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.551     3.243    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X101Y448       LUT3 (Prop_lut3_I2_O)        0.043     3.286 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.888     4.174    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X103Y452       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.372ns  (logic 1.266ns (53.375%)  route 1.106ns (46.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.780     1.780    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X158Y400       SRLC32E                                      r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y400       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     2.780 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.562     3.342    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X156Y402       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223     3.565 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.544     4.109    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q
    SLICE_X155Y400       LUT2 (Prop_lut2_I1_O)        0.043     4.152 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     4.152    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X155Y400       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.654ns  (logic 1.338ns (50.420%)  route 1.316ns (49.580%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.452     1.452    u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X144Y342       SRLC32E                                      r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y342       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     2.439 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.495     2.934    u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X148Y342       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     3.233 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.545     3.778    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q
    SLICE_X149Y345       LUT2 (Prop_lut2_I1_O)        0.052     3.830 r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.275     4.106    u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X147Y345       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.293ns  (logic 1.030ns (44.922%)  route 1.263ns (55.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.705     1.705    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/s_dclk_o
    SLICE_X104Y448       SRLC32E                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y448       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     2.692 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.551     3.243    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X101Y448       LUT3 (Prop_lut3_I2_O)        0.043     3.286 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.711     3.998    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X101Y452       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.155ns  (logic 1.404ns (65.143%)  route 0.751ns (34.857%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.779     1.779    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X154Y403       SRL16E                                       r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y403       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     2.766 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.297     3.063    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X152Y403       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     3.437 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.454     3.891    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X155Y404       LUT2 (Prop_lut2_I1_O)        0.043     3.934 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.000     3.934    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X155Y404       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.203ns  (logic 1.030ns (46.746%)  route 1.173ns (53.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.705     1.705    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/s_dclk_o
    SLICE_X104Y448       SRLC32E                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y448       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     2.692 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.551     3.243    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X101Y448       LUT3 (Prop_lut3_I2_O)        0.043     3.286 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.622     3.908    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/cmp_reset
    SLICE_X101Y451       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.100ns (47.266%)  route 0.112ns (52.734%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.580     0.580    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X153Y250       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y250       FDRE (Prop_fdre_C_Q)         0.100     0.680 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.112     0.792    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X153Y248       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.601%)  route 0.102ns (50.399%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.593     0.593    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X153Y246       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y246       FDRE (Prop_fdre_C_Q)         0.100     0.693 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.102     0.795    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X153Y247       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.118ns (54.103%)  route 0.100ns (45.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.592     0.592    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X150Y245       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y245       FDRE (Prop_fdre_C_Q)         0.118     0.710 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.100     0.810    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X151Y244       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.118ns (53.732%)  route 0.102ns (46.268%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.595     0.595    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X156Y248       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y248       FDRE (Prop_fdre_C_Q)         0.118     0.713 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.102     0.815    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X156Y249       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.505%)  route 0.107ns (47.495%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.593     0.593    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X152Y244       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y244       FDRE (Prop_fdre_C_Q)         0.118     0.711 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.107     0.818    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X151Y244       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.427%)  route 0.154ns (60.573%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.581     0.581    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X159Y250       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y250       FDRE (Prop_fdre_C_Q)         0.100     0.681 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.154     0.835    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X158Y249       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.100ns (39.462%)  route 0.153ns (60.538%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.593     0.593    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X153Y245       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y245       FDRE (Prop_fdre_C_Q)         0.100     0.693 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.153     0.846    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X151Y245       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.107ns (42.036%)  route 0.148ns (57.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.593     0.593    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X152Y244       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y244       FDRE (Prop_fdre_C_Q)         0.107     0.700 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.148     0.848    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X151Y244       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.658     0.658    u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X151Y346       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y346       FDRE (Prop_fdre_C_Q)         0.100     0.758 r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.100     0.858    u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X151Y347       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.107ns (40.211%)  route 0.159ns (59.789%))
  Logic Levels:           0  
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.593     0.593    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X152Y244       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y244       FDRE (Prop_fdre_C_Q)         0.107     0.700 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.159     0.859    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X151Y244       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 0.403ns (6.124%)  route 6.177ns (93.876%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544     1.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223     1.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512     2.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043     2.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234     2.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043     2.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767     3.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043     3.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921     4.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.051     4.381 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           3.744     8.124    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X143Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.571ns  (logic 0.403ns (7.233%)  route 5.168ns (92.767%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544     1.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223     1.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512     2.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043     2.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234     2.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043     2.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767     3.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043     3.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921     4.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.051     4.381 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           2.735     7.115    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X142Y403       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.170ns  (logic 0.403ns (7.795%)  route 4.767ns (92.205%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544     1.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223     1.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512     2.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043     2.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234     2.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043     2.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767     3.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043     3.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921     4.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.051     4.381 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           2.333     6.714    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X101Y455       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.384ns  (logic 0.403ns (9.192%)  route 3.981ns (90.808%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544     1.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223     1.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512     2.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043     2.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234     2.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043     2.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767     3.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043     3.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921     4.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.051     4.381 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.548     5.928    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X139Y347       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 0.157ns (7.329%)  route 1.985ns (92.671%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.029     1.946 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           0.888     2.834    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X139Y347       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 0.157ns (6.266%)  route 2.348ns (93.734%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.029     1.946 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.251     3.197    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X101Y455       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 0.157ns (5.641%)  route 2.626ns (94.359%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.029     1.946 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.529     3.475    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X142Y403       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.276ns  (logic 0.157ns (4.793%)  route 3.119ns (95.207%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.029     1.946 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           2.022     3.968    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X143Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.556ns  (logic 0.259ns (16.648%)  route 1.297ns (83.352%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y455       FDRE                         0.000     0.000 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X100Y455       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          1.297     1.556    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X100Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.482    -1.655    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X100Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.223ns (24.498%)  route 0.687ns (75.502%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y246       FDRE                         0.000     0.000 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X143Y246       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.687     0.910    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X138Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.163    -1.974    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X138Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.259ns (40.112%)  route 0.387ns (59.888%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y347       FDRE                         0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X136Y347       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.387     0.646    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X138Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.277    -1.860    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X138Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.459ns  (logic 0.259ns (56.406%)  route 0.200ns (43.594%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y403       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X142Y403       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.200     0.459    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X143Y404       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.540    -1.597    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X143Y404       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.142%)  route 0.102ns (52.858%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y244       FDRE                         0.000     0.000 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X139Y244       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.102     0.193    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X137Y243       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.785    -0.700    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X137Y243       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.162%)  route 0.094ns (46.838%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y347       FDRE                         0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X136Y347       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.094     0.201    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X136Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.877    -0.608    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X136Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.107ns (53.038%)  route 0.095ns (46.962%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y347       FDRE                         0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X138Y347       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.095     0.202    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X138Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.879    -0.606    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X138Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.107ns (50.615%)  route 0.104ns (49.385%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y243       FDRE                         0.000     0.000 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X138Y243       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.104     0.211    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X139Y243       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.787    -0.698    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X139Y243       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.743%)  route 0.094ns (44.257%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y400       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X140Y400       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.094     0.212    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X141Y400       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.079    -0.406    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X141Y400       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.743%)  route 0.094ns (44.257%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y347       FDRE                         0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X138Y347       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.094     0.212    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X139Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.879    -0.606    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X139Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.222%)  route 0.096ns (44.778%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y347       FDRE                         0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X138Y347       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.096     0.214    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X138Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.879    -0.606    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X138Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.430%)  route 0.103ns (46.570%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y400       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X140Y400       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.103     0.221    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X140Y398       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.979    -0.506    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X140Y398       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.257%)  route 0.104ns (46.743%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y347       FDRE                         0.000     0.000 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X136Y347       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.104     0.222    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X139Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.879    -0.606    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X139Y348       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.173%)  route 0.108ns (47.827%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y403       FDRE                         0.000     0.000 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X142Y403       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.108     0.226    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X143Y404       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.080    -0.405    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X143Y404       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.891ns  (logic 0.157ns (5.431%)  route 2.734ns (94.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.124    -0.436 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.462     0.025    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.033     0.058 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           2.272     2.330    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.584    -0.758    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.157ns (6.331%)  route 2.323ns (93.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.124    -0.436 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.462     0.025    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.033     0.058 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.861     1.920    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X145Y405       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.814    -0.528    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X145Y405       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.157ns (8.029%)  route 1.798ns (91.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.124    -0.436 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.462     0.025    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.033     0.058 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.337     1.395    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.774    -0.568    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.157ns (9.516%)  route 1.493ns (90.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.124    -0.436 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.462     0.025    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.033     0.058 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.031     1.089    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X139Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.651    -0.691    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X139Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.151ns  (logic 0.221ns (10.275%)  route 1.930ns (89.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.399ns
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329    -1.808    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.178    -1.630 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.606    -1.024    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.043    -0.981 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.324     0.342    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X139Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.450    -2.399    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X139Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 0.221ns (8.591%)  route 2.351ns (91.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.137ns
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329    -1.808    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.178    -1.630 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.606    -1.024    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.043    -0.981 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.746     0.764    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.712    -2.137    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        3.231ns  (logic 0.221ns (6.840%)  route 3.010ns (93.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329    -1.808    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.178    -1.630 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.606    -1.024    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.043    -0.981 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           2.404     1.423    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X145Y405       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.773    -2.076    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X145Y405       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.429ns  (logic 0.127ns (5.229%)  route 2.302ns (94.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.186     0.186 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.689    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.918 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.368    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.681    -0.661    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y373       FDSE (Prop_fdse_C_Q)         0.100    -0.561 f  u_pixl_top/fifo_rst_reg/Q
                         net (fo=1, routed)           0.387    -0.174    u_pixl_top/fifo_rst_reg_n_0
    SLICE_X104Y374       LUT2 (Prop_lut2_I1_O)        0.027    -0.147 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.915     1.767    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.786    -0.699    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.742ns  (logic 7.726ns (99.787%)  route 0.016ns (0.213%))
  Logic Levels:           121  (CARRY4=121)
  Clock Path Skew:        -2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.374     1.374    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/S_DCLK_O
    SLICE_X118Y331       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y331       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     2.374 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/Q
                         net (fo=1, routed)           0.000     2.374    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci
    SLICE_X118Y331       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.620 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.620    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y332       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.674 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.674    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y333       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.728 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.728    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y334       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.782 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.782    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y335       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.836 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.836    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y336       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.890 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.890    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.944 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.944    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.998 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.998    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.052 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.052    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.106 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.106    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.160 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.160    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X118Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.214 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.214    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.268 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.268    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.322 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.322    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.376 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.376    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.430 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.484 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.484    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.538 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.538    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.592 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     3.593    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.647 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.647    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.701 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.701    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.755 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.809 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.809    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.863 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.863    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.917 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.917    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.971 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.971    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.025 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.025    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.079 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.079    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.133 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.133    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.187 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.187    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.241 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.241    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.295 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.295    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.349 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.349    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.403 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.403    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.457 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.457    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.511 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.511    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.565 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.565    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.619 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.673 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.673    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.727 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.727    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.781 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.781    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.835 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.835    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.889 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.889    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.943 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     4.950    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.004 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.004    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.058 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.058    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.112 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.112    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.166 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.166    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.220 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.220    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.274 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.274    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.328 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.328    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.382 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.382    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.436 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.436    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.490 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.490    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.544 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.544    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.598 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.598    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.652 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.652    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.706 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.706    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.760 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.760    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.814 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.814    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.868 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.868    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.922 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.922    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.976 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.976    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.030 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.030    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.084 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.084    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.138 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.138    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.192 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.192    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.246 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.246    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.300 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     6.301    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.355 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.355    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.409 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.409    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.463 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.463    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.517 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.517    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.571 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.571    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.625 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.625    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.679 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.679    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.733 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.733    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[76].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.787 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[76].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.787    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.841 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.841    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[78].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.895 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[78].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.895    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.949 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.949    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[80].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.003 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[80].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.003    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.057 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.057    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[82].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.111 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[82].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.111    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.165 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[84].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.219 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[84].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.219    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.273 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[86].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.327 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[86].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.327    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.381 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.381    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[88].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.435 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[88].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.435    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.489 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.489    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[90].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.543 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[90].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.543    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.597 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.597    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[92].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.651 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[92].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     7.658    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.712 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.712    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[94].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.766 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[94].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.766    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.820 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.820    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[96].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.874 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[96].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.874    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.928 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.928    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[98].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.982 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[98].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.982    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.036 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.036    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[100].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X118Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.090 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[100].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.090    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.144 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.144    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[102].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.198 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[102].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.198    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.252 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.252    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[104].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.306 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[104].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.306    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.360 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.360    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[106].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.414 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[106].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.414    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.468 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.468    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[108].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.522 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[108].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.522    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.576 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.576    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[110].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y442       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.630 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[110].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.630    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y443       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.684 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.684    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[112].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y444       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.738 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[112].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.738    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y445       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.792 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.792    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[114].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y446       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.846 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[114].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.846    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.900 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.900    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[116].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.954 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[116].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.954    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.008 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     9.008    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[118].U_ALL_SRL_SLICE/CI_I
    SLICE_X118Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.062 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[118].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     9.062    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X118Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.116 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     9.116    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X118Y451       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.604    -1.533    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X118Y451       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.742ns  (logic 7.726ns (99.787%)  route 0.016ns (0.213%))
  Logic Levels:           121  (CARRY4=121)
  Clock Path Skew:        -2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.373     1.373    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/S_DCLK_O
    SLICE_X112Y335       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y335       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     2.373 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/Q
                         net (fo=1, routed)           0.000     2.373    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci
    SLICE_X112Y335       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.619 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.619    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y336       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.673 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.673    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.727 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.727    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.781 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.781    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.835 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.835    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.889 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.889    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.943 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.943    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.997 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.997    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.051 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.051    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.105 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.105    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.159 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.159    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X112Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.213 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.213    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.267 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.267    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.321 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.321    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.375 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     3.376    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.430 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.430    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.484 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.484    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.538 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.538    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.592 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.592    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.646 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.646    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.700 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.700    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.754 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.754    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.808 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.862 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.862    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.916 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.916    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.970 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.970    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.024 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.078 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.078    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.132 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.132    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.186 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.186    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.240 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.240    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.294 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.294    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.348 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.402 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.456 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.456    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.510 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.564 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.564    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.618 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.618    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.672 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.672    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.726 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     4.733    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.787 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.787    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.841 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.841    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.895 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.895    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.949 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.949    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.003 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.003    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.057 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.057    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.111 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.111    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.165 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.165    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.219 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.219    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.273 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.327 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.327    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.381 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.381    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.435 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.435    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.489 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.489    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.543 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.543    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.597 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.597    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.651 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.651    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.705 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.705    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.759 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.759    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.813 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.813    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.867 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.867    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.921 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.921    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.975 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.975    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.029 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.029    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.083 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     6.084    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.138 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.138    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.192 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.192    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.246 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.246    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.300 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.300    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.354 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.354    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.408 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.408    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.462 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.462    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.516 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.516    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.570 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.570    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.624 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.624    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.678 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.678    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.732 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.732    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[76].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.786 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[76].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.786    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.840 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.840    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[78].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.894 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[78].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.894    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.948 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.948    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[80].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.002 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[80].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.002    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.056 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.056    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[82].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.110 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[82].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.110    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.164 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.164    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[84].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.218 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[84].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.218    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.272 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.272    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[86].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.326 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[86].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.326    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.380 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.380    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[88].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.434 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[88].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     7.441    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.495 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.495    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[90].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.549 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[90].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.549    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.603 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.603    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[92].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.657 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[92].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.657    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.711 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.711    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[94].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.765 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[94].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.765    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.819 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.819    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[96].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.873 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[96].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.873    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.927 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.927    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[98].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y434       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.981 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[98].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     7.981    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y435       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.035 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.035    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[100].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X112Y436       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.089 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[100].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.089    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y437       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.143 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.143    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[102].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y438       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.197 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[102].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.197    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y439       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.251 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[104].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y440       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.305 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[104].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.305    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y441       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.359 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.359    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[106].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y442       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.413 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[106].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.413    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y443       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.467 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.467    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[108].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y444       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.521 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[108].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.521    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y445       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.575 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.575    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[110].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y446       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.629 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[110].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.629    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y447       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.683 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.683    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[112].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y448       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.737 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[112].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.737    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     8.791    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[114].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y450       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[114].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.845    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y451       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.899 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.899    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[116].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y452       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.953 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[116].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.953    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y453       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.007 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     9.007    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[118].U_ALL_SRL_SLICE/CI_I
    SLICE_X112Y454       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.061 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[118].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     9.061    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X112Y455       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.115 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     9.115    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X112Y455       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.600    -1.537    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X112Y455       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 4.702ns (99.833%)  route 0.008ns (0.168%))
  Logic Levels:           65  (CARRY4=65)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.606     1.606    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/S_DCLK_O
    SLICE_X134Y359       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y359       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     2.606 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/Q
                         net (fo=1, routed)           0.000     2.606    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci
    SLICE_X134Y359       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.852 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.852    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.906 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.906    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.960 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.960    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.014 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.014    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.068 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.068    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.122 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.122    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.176 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.176    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.230 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.230    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.284 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.284    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.338 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.338    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.392 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.392    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X134Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.446 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.446    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.500 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.500    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.554 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.554    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.608 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.608    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.662 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     3.669    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.723 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.723    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.777 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.777    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.831 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.885 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.885    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.939 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.939    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.993 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.993    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.047 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.047    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.101 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.101    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.155 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.209 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.209    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.263 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.263    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.317 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.317    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.371 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.371    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.425 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.425    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.479 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.479    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.533 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.533    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.587 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.587    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.641 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.641    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.695 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.695    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.749 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.749    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.803 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.803    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.857 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.857    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.911 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.965 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.965    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.019 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     5.020    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.074 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.074    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.128 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.128    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.182 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.182    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.236 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.236    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.290 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.344 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.344    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.398 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.452 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.452    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.506 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.506    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.560 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.560    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.614 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.614    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.668 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.668    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.722 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.722    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.776 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.776    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.830 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.830    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.884 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.884    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.938 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.938    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.992 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.992    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.046 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.046    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.100 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.100    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.154 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.154    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.208 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.208    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE/CI_I
    SLICE_X134Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.262 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.262    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X134Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.316 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.316    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X134Y423       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.522    -1.615    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X134Y423       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.717ns  (logic 4.702ns (99.680%)  route 0.015ns (0.320%))
  Logic Levels:           65  (CARRY4=65)
  Clock Path Skew:        -3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.545     1.545    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/S_DCLK_O
    SLICE_X100Y364       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y364       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     2.545 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/Q
                         net (fo=1, routed)           0.000     2.545    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci
    SLICE_X100Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.791 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.791    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.845 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.845    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.899 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.899    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.953 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.953    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.007 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.007    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.061 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.061    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.115 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.115    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.169 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.169    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.223 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.223    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.277 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.277    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.331 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     3.338    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X100Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.392 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.392    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.446 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.446    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.500 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.500    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.554 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.554    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.608 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.608    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.662 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.662    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.716 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.716    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.770 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.770    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.824 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.824    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.878 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.878    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.932 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.932    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.986 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.986    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.040 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.040    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.094 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.094    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.148 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.148    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.202 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.256 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.256    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.310 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.310    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.364 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.364    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.418 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.418    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.472 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.472    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.526 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.580 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.580    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.634 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.634    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.688 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001     4.689    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.743 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.743    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.797 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.797    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.851 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.851    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.905 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.905    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.959 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     4.959    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.013    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.067 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.067    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.121 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.121    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.175 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.175    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.229 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.229    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.283 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.283    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.337 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.337    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.391 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.391    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.445 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.445    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.499 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.499    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.553 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.607 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.607    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.661 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.661    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.715 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.715    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.769 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.769    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.823 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.823    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.877 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.877    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.931 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.931    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.985 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     5.985    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.039 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     6.046    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.100 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.100    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.154 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.154    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE/CI_I
    SLICE_X100Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.208 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.208    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X100Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.262 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.262    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X100Y428       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.470    -1.667    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X100Y428       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.756ns  (logic 1.323ns (48.006%)  route 1.433ns (51.994%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.608     1.608    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X142Y388       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y388       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     2.595 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.457     3.052    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[3]
    SLICE_X140Y387       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284     3.336 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.561     3.897    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q
    SLICE_X143Y389       LUT2 (Prop_lut2_I1_O)        0.052     3.949 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.415     4.364    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X148Y389       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.411    -1.726    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X148Y389       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.327ns  (logic 1.329ns (57.114%)  route 0.998ns (42.886%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.730ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.609     1.609    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X142Y389       SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y389       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     2.596 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.531     3.127    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X140Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     3.426 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.466     3.893    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X143Y389       LUT2 (Prop_lut2_I1_O)        0.043     3.936 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.000     3.936    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X143Y389       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.407    -1.730    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X143Y389       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.234ns  (logic 1.404ns (62.846%)  route 0.830ns (37.154%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.609     1.609    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X144Y387       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y387       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     2.596 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.369     2.965    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X142Y387       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     3.339 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.461     3.800    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q
    SLICE_X145Y389       LUT2 (Prop_lut2_I1_O)        0.043     3.843 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     3.843    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X145Y389       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.408    -1.729    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X145Y389       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 1.356ns (70.737%)  route 0.561ns (29.263%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.834     1.834    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X162Y409       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y409       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     2.821 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.561     3.382    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X160Y409       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.369     3.751 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.751    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X160Y409       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.545    -1.592    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X160Y409       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.971ns  (logic 1.356ns (68.800%)  route 0.615ns (31.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.766     1.766    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X138Y411       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y411       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     2.753 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.615     3.368    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X132Y411       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.369     3.737 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.737    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X132Y411       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.529    -1.608    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X132Y411       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[41].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.892ns  (logic 1.356ns (71.679%)  route 0.536ns (28.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -3.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.772     1.772    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X154Y414       SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y414       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     2.759 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.536     3.295    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X150Y414       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.369     3.664 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     3.664    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X150Y414       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.540    -1.597    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X150Y414       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[31].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.118ns (66.406%)  route 0.060ns (33.594%))
  Logic Levels:           0  
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X140Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y388       FDRE (Prop_fdre_C_Q)         0.118     0.846 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.060     0.906    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X141Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.976    -0.509    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X141Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.123%)  route 0.102ns (52.877%))
  Logic Levels:           0  
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.722     0.722    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X139Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y369       FDRE (Prop_fdre_C_Q)         0.091     0.813 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[15]/Q
                         net (fo=2, routed)           0.102     0.915    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[15]
    SLICE_X137Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.966    -0.519    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X137Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[15]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.727     0.727    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/S_DCLK_O
    SLICE_X145Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y381       FDRE (Prop_fdre_C_Q)         0.100     0.827 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.100     0.927    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X145Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.973    -0.512    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/DESIGN_CLK_I
    SLICE_X145Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.107ns (49.925%)  route 0.107ns (50.075%))
  Logic Levels:           0  
  Clock Path Skew:        -1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.722     0.722    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X138Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y369       FDRE (Prop_fdre_C_Q)         0.107     0.829 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[8]/Q
                         net (fo=2, routed)           0.107     0.936    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[8]
    SLICE_X137Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.966    -0.519    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X137Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[8]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.612%)  route 0.102ns (46.388%))
  Logic Levels:           0  
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.726     0.726    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X138Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y386       FDRE (Prop_fdre_C_Q)         0.118     0.844 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.102     0.946    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[3]
    SLICE_X138Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.973    -0.512    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X138Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.147%)  route 0.100ns (45.853%))
  Logic Levels:           0  
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.730     0.730    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/S_DCLK_O
    SLICE_X148Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y381       FDRE (Prop_fdre_C_Q)         0.118     0.848 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.100     0.948    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X148Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.977    -0.508    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/DESIGN_CLK_I
    SLICE_X148Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.656%)  route 0.146ns (59.344%))
  Logic Levels:           0  
  Clock Path Skew:        -1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.722     0.722    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X139Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y369       FDRE (Prop_fdre_C_Q)         0.100     0.822 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[13]/Q
                         net (fo=2, routed)           0.146     0.968    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[13]
    SLICE_X139Y372       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.965    -0.520    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X139Y372       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[13]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.118ns (48.678%)  route 0.124ns (51.322%))
  Logic Levels:           0  
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X140Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y388       FDRE (Prop_fdre_C_Q)         0.118     0.846 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.124     0.970    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X141Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.976    -0.509    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X141Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.834%)  route 0.145ns (59.166%))
  Logic Levels:           0  
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.513ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.726     0.726    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/S_DCLK_O
    SLICE_X141Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y384       FDRE (Prop_fdre_C_Q)         0.100     0.826 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.145     0.971    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.972    -0.513    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.107ns (42.034%)  route 0.148ns (57.966%))
  Logic Levels:           0  
  Clock Path Skew:        -1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.722     0.722    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X138Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y369       FDRE (Prop_fdre_C_Q)         0.107     0.829 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/Q
                         net (fo=2, routed)           0.148     0.977    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[4]
    SLICE_X138Y372       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.965    -0.520    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X138Y372       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 0.403ns (6.313%)  route 5.980ns (93.687%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544     1.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223     1.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512     2.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043     2.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234     2.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043     2.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767     3.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043     3.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921     4.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.051     4.381 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           3.547     7.927    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.162    -1.975    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.686ns  (logic 0.403ns (7.088%)  route 5.283ns (92.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544     1.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223     1.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512     2.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043     2.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234     2.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043     2.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767     3.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043     3.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921     4.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.051     4.381 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           2.849     7.230    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X145Y405       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.541    -1.596    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X145Y405       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.931ns  (logic 0.403ns (8.173%)  route 4.528ns (91.827%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544     1.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223     1.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512     2.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043     2.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234     2.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043     2.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767     3.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043     3.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921     4.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.051     4.381 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           2.095     6.475    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.482    -1.655    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 0.403ns (9.183%)  route 3.985ns (90.817%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.544     1.544    clk20m
    SLICE_X115Y394       FDRE                                         r  pixl_rstn_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y394       FDRE (Prop_fdre_C_Q)         0.223     1.767 f  pixl_rstn_cnt_reg[22]/Q
                         net (fo=5, routed)           0.512     2.279    pixl_rstn_cnt_reg[22]
    SLICE_X111Y394       LUT4 (Prop_lut4_I3_O)        0.043     2.322 f  PDLU_EN_OBUF_inst_i_6_replica/O
                         net (fo=2, routed)           0.234     2.555    PDLU_EN_OBUF_inst_i_6_n_0_repN
    SLICE_X111Y393       LUT6 (Prop_lut6_I4_O)        0.043     2.598 f  PDLU_EN_OBUF_inst_i_3_rewire_replica_2/O
                         net (fo=1, routed)           0.767     3.365    PDLU_EN_OBUF_inst_i_3_n_0_repN_2
    SLICE_X110Y369       LUT6 (Prop_lut6_I2_O)        0.043     3.408 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.921     4.330    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.051     4.381 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.552     5.932    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X139Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.277    -1.860    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X139Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.157ns (7.322%)  route 1.987ns (92.678%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.029     1.946 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           0.890     2.836    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X139Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.879    -0.606    u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X139Y349       FDRE                                         r  u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.382ns  (logic 0.157ns (6.592%)  route 2.225ns (93.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.029     1.946 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.128     3.074    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.040    -0.445    u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X101Y446       FDRE                                         r  u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.846ns  (logic 0.157ns (5.516%)  route 2.689ns (94.484%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.029     1.946 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.592     3.538    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X145Y405       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.081    -0.404    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X145Y405       FDRE                                         r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.169ns  (logic 0.157ns (4.954%)  route 3.012ns (95.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.233ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[14]/Q
                         net (fo=14, routed)          0.600     1.392    pixl_rstn_cnt_reg[14]
    SLICE_X110Y369       LUT6 (Prop_lut6_I1_O)        0.028     1.420 r  u_pixl_top_i_1_replica_5_comp/O
                         net (fo=328, routed)         0.497     1.917    u_pixl_top/u_pixl_top_i_1_n_0_repN_5_alias
    SLICE_X104Y374       LUT2 (Prop_lut2_I0_O)        0.029     1.946 r  u_pixl_top/lvds1_fifo512bit_1k_i_1/O
                         net (fo=8, routed)           1.915     3.861    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.786    -0.699    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X137Y249       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 0.223ns (14.981%)  route 1.266ns (85.019%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y247       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
    SLICE_X155Y247       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          1.266     1.489    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]_0[0]
    SLICE_X148Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.140     1.140    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X148Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.281ns  (logic 0.223ns (17.407%)  route 1.058ns (82.593%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y247       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
    SLICE_X151Y247       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          1.058     1.281    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]_0[1]
    SLICE_X148Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.140     1.140    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X148Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.233ns  (logic 0.223ns (18.089%)  route 1.010ns (81.911%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y451       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
    SLICE_X103Y451       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          1.010     1.233    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]_0[1]
    SLICE_X106Y440       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.465     1.465    u_ila_2/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X106Y440       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.217ns  (logic 0.223ns (18.331%)  route 0.994ns (81.669%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y246       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
    SLICE_X149Y246       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.994     1.217    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[3]
    SLICE_X149Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.140     1.140    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X149Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.183ns  (logic 0.259ns (21.886%)  route 0.924ns (78.114%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y246       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
    SLICE_X146Y246       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/Q
                         net (fo=1, routed)           0.924     1.183    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[0]
    SLICE_X146Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.140     1.140    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X146Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.170ns  (logic 0.223ns (19.058%)  route 0.947ns (80.942%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y246       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
    SLICE_X149Y246       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.947     1.170    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[2]
    SLICE_X149Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.140     1.140    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X149Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.164ns  (logic 0.223ns (19.165%)  route 0.941ns (80.835%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y401       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
    SLICE_X159Y401       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.941     1.164    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X161Y389       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.414     1.414    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X161Y389       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.137ns  (logic 0.223ns (19.609%)  route 0.914ns (80.391%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y246       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
    SLICE_X149Y246       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.914     1.137    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[1]
    SLICE_X149Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.140     1.140    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X149Y273       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.136ns  (logic 0.223ns (19.630%)  route 0.913ns (80.370%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y248       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
    SLICE_X151Y248       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.913     1.136    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[4]
    SLICE_X151Y272       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.142     1.142    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X151Y272       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.136ns  (logic 0.223ns (19.633%)  route 0.913ns (80.367%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y248       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
    SLICE_X151Y248       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.913     1.136    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[5]
    SLICE_X151Y272       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.142     1.142    u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X151Y272       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y342       FDRE                         0.000     0.000 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
    SLICE_X149Y342       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.096     0.196    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[1]
    SLICE_X149Y343       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.885     0.885    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X149Y343       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y342       FDRE                         0.000     0.000 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
    SLICE_X149Y342       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.097     0.197    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[2]
    SLICE_X149Y343       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.885     0.885    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X149Y343       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y342       FDRE                         0.000     0.000 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
    SLICE_X149Y342       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.097     0.197    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[3]
    SLICE_X149Y343       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.885     0.885    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X149Y343       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.167%)  route 0.103ns (50.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y400       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
    SLICE_X157Y400       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.103     0.203    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X157Y401       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.088     1.088    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X157Y401       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.024%)  route 0.104ns (50.976%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y401       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
    SLICE_X153Y401       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.104     0.204    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X153Y402       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.087     1.087    u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X153Y402       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.011%)  route 0.104ns (50.989%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y459       FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
    SLICE_X101Y459       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.104     0.204    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X101Y460       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.138     1.138    u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X101Y460       FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.011%)  route 0.104ns (50.989%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y342       FDRE                         0.000     0.000 r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
    SLICE_X151Y342       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.104     0.204    u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X151Y343       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.886     0.886    u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X151Y343       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.186%)  route 0.108ns (51.814%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y248       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
    SLICE_X153Y248       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.108     0.208    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X153Y249       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.796     0.796    u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X153Y249       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.171%)  route 0.100ns (45.829%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y347       FDRE                         0.000     0.000 r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
    SLICE_X152Y347       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.100     0.218    u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X152Y348       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.887     0.887    u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X152Y348       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.968%)  route 0.101ns (46.032%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y342       FDRE                         0.000     0.000 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
    SLICE_X150Y342       FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.101     0.219    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]_0[9]
    SLICE_X153Y342       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.885     0.885    u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X153Y342       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_1

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.124ns (24.723%)  route 0.378ns (75.277%))
  Logic Levels:           0  
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.984    -0.501    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/DESIGN_CLK_I
    SLICE_X147Y390       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y390       FDRE (Prop_fdre_C_Q)         0.124    -0.377 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.378     0.000    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/CAPTURE_CURRENT_STATE_I[1]
    SLICE_X143Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.730     0.730    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X143Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.124ns (27.214%)  route 0.332ns (72.786%))
  Logic Levels:           0  
  Clock Path Skew:        1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.984    -0.501    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/DESIGN_CLK_I
    SLICE_X147Y390       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y390       FDRE (Prop_fdre_C_Q)         0.124    -0.377 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.332    -0.046    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/CAPTURE_CURRENT_STATE_I[0]
    SLICE_X145Y395       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.734     0.734    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X145Y395       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.147ns (33.649%)  route 0.290ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.960    -0.525    vio_0/inst/PROBE_IN_INST/clk
    SLICE_X130Y370       FDRE                                         r  vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y370       FDRE (Prop_fdre_C_Q)         0.147    -0.378 r  vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[2]/Q
                         net (fo=1, routed)           0.290    -0.089    vio_0/inst/PROBE_IN_INST/probe_in_reg[2]
    SLICE_X136Y370       FDRE                                         r  vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.720     0.720    vio_0/inst/PROBE_IN_INST/out
    SLICE_X136Y370       FDRE                                         r  vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[2]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.147ns (34.958%)  route 0.274ns (65.042%))
  Logic Levels:           0  
  Clock Path Skew:        1.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.972    -0.513    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/DESIGN_CLK_I
    SLICE_X138Y384       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y384       FDRE (Prop_fdre_C_Q)         0.147    -0.366 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.274    -0.093    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X145Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.727     0.727    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/S_DCLK_O
    SLICE_X145Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.124ns (29.744%)  route 0.293ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.975    -0.510    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X143Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y386       FDRE (Prop_fdre_C_Q)         0.124    -0.386 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.293    -0.094    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[3]
    SLICE_X151Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.734     0.734    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X151Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.124ns (30.016%)  route 0.289ns (69.984%))
  Logic Levels:           0  
  Clock Path Skew:        1.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.975    -0.510    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X143Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y386       FDRE (Prop_fdre_C_Q)         0.124    -0.386 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.289    -0.097    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[5]
    SLICE_X148Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.733     0.733    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X148Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.113ns (28.673%)  route 0.281ns (71.327%))
  Logic Levels:           0  
  Clock Path Skew:        1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.984    -0.501    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X147Y390       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y390       FDRE (Prop_fdre_C_Q)         0.113    -0.388 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.281    -0.107    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/D[2]
    SLICE_X148Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.733     0.733    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X148Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.113ns (28.995%)  route 0.277ns (71.005%))
  Logic Levels:           0  
  Clock Path Skew:        1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.975    -0.510    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X143Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y386       FDRE (Prop_fdre_C_Q)         0.113    -0.397 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.277    -0.121    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[6]
    SLICE_X145Y383       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.729     0.729    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X145Y383       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.124ns (32.864%)  route 0.253ns (67.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.983    -0.502    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X147Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y388       FDRE (Prop_fdre_C_Q)         0.124    -0.378 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/Q
                         net (fo=4, routed)           0.253    -0.125    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/D[3]
    SLICE_X151Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.734     0.734    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X151Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.147ns (38.311%)  route 0.237ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.975    -0.510    u_ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X150Y379       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y379       FDRE (Prop_fdre_C_Q)         0.147    -0.363 r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.237    -0.127    u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X149Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.729     0.729    u_ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X149Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.323ns  (logic 0.162ns (50.169%)  route 0.161ns (49.831%))
  Logic Levels:           0  
  Clock Path Skew:        3.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.406    -1.731    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X143Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y386       FDRE (Prop_fdre_C_Q)         0.162    -1.569 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.161    -1.408    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[8]
    SLICE_X143Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.605     1.605    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X143Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.344ns  (logic 0.178ns (51.780%)  route 0.166ns (48.220%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.402    -1.735    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/DESIGN_CLK_I
    SLICE_X147Y378       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y378       FDRE (Prop_fdre_C_Q)         0.178    -1.557 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.166    -1.392    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X147Y379       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.604     1.604    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/S_DCLK_O
    SLICE_X147Y379       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.372ns  (logic 0.206ns (55.412%)  route 0.166ns (44.588%))
  Logic Levels:           0  
  Clock Path Skew:        3.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.404    -1.733    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/DESIGN_CLK_I
    SLICE_X148Y379       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y379       FDRE (Prop_fdre_C_Q)         0.206    -1.527 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.166    -1.362    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X148Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.605     1.605    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/S_DCLK_O
    SLICE_X148Y380       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.162ns (41.415%)  route 0.229ns (58.585%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.406    -1.731    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X143Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y386       FDRE (Prop_fdre_C_Q)         0.162    -1.569 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/Q
                         net (fo=1, routed)           0.229    -1.340    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[7]
    SLICE_X143Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.608     1.608    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X143Y388       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.403ns  (logic 0.178ns (44.123%)  route 0.225ns (55.877%))
  Logic Levels:           0  
  Clock Path Skew:        3.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.406    -1.731    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X143Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y386       FDRE (Prop_fdre_C_Q)         0.178    -1.553 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.225    -1.328    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[1]
    SLICE_X143Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.605     1.605    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X143Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.414ns  (logic 0.162ns (39.130%)  route 0.252ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        3.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.406    -1.731    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X143Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y386       FDRE (Prop_fdre_C_Q)         0.162    -1.569 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.252    -1.317    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[9]
    SLICE_X143Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.605     1.605    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X143Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.440ns  (logic 0.206ns (46.778%)  route 0.234ns (53.222%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    -1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.391    -1.746    vio_0/inst/PROBE_IN_INST/clk
    SLICE_X130Y370       FDRE                                         r  vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y370       FDRE (Prop_fdre_C_Q)         0.206    -1.540 r  vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
                         net (fo=1, routed)           0.234    -1.306    vio_0/inst/PROBE_IN_INST/probe_in_reg[0]
    SLICE_X133Y370       FDRE                                         r  vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.593     1.593    vio_0/inst/PROBE_IN_INST/out
    SLICE_X133Y370       FDRE                                         r  vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.178ns (40.219%)  route 0.265ns (59.781%))
  Logic Levels:           0  
  Clock Path Skew:        3.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.406    -1.731    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/DESIGN_CLK_I
    SLICE_X149Y382       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y382       FDRE (Prop_fdre_C_Q)         0.178    -1.553 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.265    -1.289    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X148Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.606     1.606    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/S_DCLK_O
    SLICE_X148Y381       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.469ns  (logic 0.178ns (37.973%)  route 0.291ns (62.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.406    -1.731    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X143Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y386       FDRE (Prop_fdre_C_Q)         0.178    -1.553 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.291    -1.263    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[2]
    SLICE_X148Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.612     1.612    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X148Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.178ns (35.758%)  route 0.320ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.341ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.204ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.403    -1.734    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X139Y386       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y386       FDRE (Prop_fdre_C_Q)         0.178    -1.556 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.320    -1.237    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[4]
    SLICE_X143Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.605     1.605    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X143Y385       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Max Delay          1512 Endpoints
Min Delay          1512 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[16].PROBE_OUT0_INST/Probe_out_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[16].PROBE_OUT0_INST/SR[0]
    SLICE_X166Y352       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[16].PROBE_OUT0_INST/Probe_out_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[16].PROBE_OUT0_INST/clk
    SLICE_X166Y352       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[16].PROBE_OUT0_INST/Probe_out_reg[12]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[17].PROBE_OUT0_INST/Probe_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[17].PROBE_OUT0_INST/SR[0]
    SLICE_X166Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[17].PROBE_OUT0_INST/Probe_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[17].PROBE_OUT0_INST/clk
    SLICE_X166Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[17].PROBE_OUT0_INST/Probe_out_reg[12]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/Probe_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/SR[0]
    SLICE_X166Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/Probe_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/clk
    SLICE_X166Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/Probe_out_reg[12]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[19].PROBE_OUT0_INST/Probe_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[19].PROBE_OUT0_INST/SR[0]
    SLICE_X166Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[19].PROBE_OUT0_INST/Probe_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[19].PROBE_OUT0_INST/clk
    SLICE_X166Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[19].PROBE_OUT0_INST/Probe_out_reg[12]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/SR[0]
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/out
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[12]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/SR[0]
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/out
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[3]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/SR[0]
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/out
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[4]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/SR[0]
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/out
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[5]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.259ns (9.263%)  route 2.537ns (90.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.537     4.412    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/SR[0]
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/out
    SLICE_X167Y352       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[23].PROBE_OUT0_INST/data_int_reg[7]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 0.259ns (9.266%)  route 2.536ns (90.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.616     1.616    u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/out
    SLICE_X152Y360       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y360       FDRE (Prop_fdre_C_Q)         0.259     1.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=918, routed)         2.536     4.411    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/SR[0]
    SLICE_X167Y350       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.476     1.476    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/clk
    SLICE_X167Y350       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/data_int_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/Probe_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.661     0.661    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/out
    SLICE_X161Y348       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y348       FDSE (Prop_fdse_C_Q)         0.100     0.761 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/data_int_reg[11]/Q
                         net (fo=2, routed)           0.105     0.866    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/Q[11]
    SLICE_X160Y347       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/Probe_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.889     0.889    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/clk
    SLICE_X160Y347       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[31].PROBE_OUT0_INST/Probe_out_reg[11]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.560%)  route 0.147ns (59.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.660     0.660    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X161Y346       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y346       FDSE (Prop_fdse_C_Q)         0.100     0.760 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[11]/Q
                         net (fo=2, routed)           0.147     0.907    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[11]
    SLICE_X163Y346       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.917     0.917    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X163Y346       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[11]/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.646%)  route 0.096ns (51.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.722     0.722    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X139Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y369       FDRE (Prop_fdre_C_Q)         0.091     0.813 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]/Q
                         net (fo=2, routed)           0.096     0.909    vio_0/inst/PROBE_OUT_ALL_INST/data_int[3]
    SLICE_X141Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.968     0.968    vio_0/inst/PROBE_OUT_ALL_INST/out
    SLICE_X141Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[3]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.701%)  route 0.152ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.660     0.660    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X161Y346       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y346       FDRE (Prop_fdre_C_Q)         0.100     0.760 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[4]/Q
                         net (fo=2, routed)           0.152     0.912    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[4]
    SLICE_X163Y346       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.917     0.917    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X163Y346       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.089%)  route 0.156ns (60.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.661     0.661    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/out
    SLICE_X161Y349       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y349       FDRE (Prop_fdre_C_Q)         0.100     0.761 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=2, routed)           0.156     0.917    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/Q[0]
    SLICE_X160Y349       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.889     0.889    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/clk
    SLICE_X160Y349       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.735%)  route 0.140ns (54.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.661     0.661    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/out
    SLICE_X158Y348       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y348       FDRE (Prop_fdre_C_Q)         0.118     0.779 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/data_int_reg[11]/Q
                         net (fo=2, routed)           0.140     0.919    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Q[11]
    SLICE_X160Y347       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.889     0.889    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/clk
    SLICE_X160Y347       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[11]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/Probe_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.383%)  route 0.142ns (54.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.661     0.661    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/out
    SLICE_X160Y348       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y348       FDRE (Prop_fdre_C_Q)         0.118     0.779 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/data_int_reg[11]/Q
                         net (fo=2, routed)           0.142     0.921    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/Q[11]
    SLICE_X160Y346       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/Probe_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.888     0.888    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/clk
    SLICE_X160Y346       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[27].PROBE_OUT0_INST/Probe_out_reg[11]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.209%)  route 0.143ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.661     0.661    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/out
    SLICE_X158Y348       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y348       FDRE (Prop_fdre_C_Q)         0.118     0.779 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=2, routed)           0.143     0.922    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Q[0]
    SLICE_X158Y349       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.889     0.889    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/clk
    SLICE_X158Y349       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[28].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.722     0.722    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X139Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y369       FDRE (Prop_fdre_C_Q)         0.100     0.822 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[10]/Q
                         net (fo=2, routed)           0.101     0.923    vio_0/inst/PROBE_OUT_ALL_INST/data_int[10]
    SLICE_X141Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.968     0.968    vio_0/inst/PROBE_OUT_ALL_INST/out
    SLICE_X141Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[10]/C

Slack:                    inf
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.107ns (52.355%)  route 0.097ns (47.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.722     0.722    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X138Y369       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y369       FDRE (Prop_fdre_C_Q)         0.107     0.829 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/Q
                         net (fo=2, routed)           0.097     0.926    vio_0/inst/PROBE_OUT_ALL_INST/data_int[4]
    SLICE_X138Y370       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.967     0.967    vio_0/inst/PROBE_OUT_ALL_INST/out
    SLICE_X138Y370       FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 0.259ns (5.057%)  route 4.863ns (94.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.950     1.950    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y477        FDRE (Prop_fdre_C_Q)         0.259     2.209 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/Q
                         net (fo=1, routed)           4.863     7.072    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[6]
    SLICE_X152Y364       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.411     1.411    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X152Y364       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[6]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 0.259ns (5.272%)  route 4.654ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.950     1.950    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y477        FDRE (Prop_fdre_C_Q)         0.259     2.209 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/Q
                         net (fo=1, routed)           4.654     6.863    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[7]
    SLICE_X151Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.409     1.409    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X151Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[7]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 0.259ns (5.353%)  route 4.579ns (94.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.950     1.950    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y477        FDRE (Prop_fdre_C_Q)         0.259     2.209 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/Q
                         net (fo=1, routed)           4.579     6.788    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[9]
    SLICE_X150Y363       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.411     1.411    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X150Y363       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[9]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.223ns (4.668%)  route 4.554ns (95.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.950     1.950    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X55Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y477        FDRE (Prop_fdre_C_Q)         0.223     2.173 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/Q
                         net (fo=1, routed)           4.554     6.727    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[5]
    SLICE_X151Y366       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.408     1.408    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X151Y366       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[5]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.766ns  (logic 0.259ns (5.434%)  route 4.507ns (94.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.950     1.950    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y477        FDRE (Prop_fdre_C_Q)         0.259     2.209 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/Q
                         net (fo=1, routed)           4.507     6.716    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[8]
    SLICE_X154Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407     1.407    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X154Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[8]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.862ns  (logic 0.259ns (13.906%)  route 1.603ns (86.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.780     1.780    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X158Y446       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y446       FDRE (Prop_fdre_C_Q)         0.259     2.039 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[1]/Q
                         net (fo=1, routed)           1.603     3.642    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[1]
    SLICE_X154Y367       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.408     1.408    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X154Y367       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[1]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.515ns  (logic 0.259ns (17.097%)  route 1.256ns (82.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.680     1.680    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y397       FDRE (Prop_fdre_C_Q)         0.259     1.939 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[2]/Q
                         net (fo=1, routed)           1.256     3.195    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[2]
    SLICE_X155Y366       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.409     1.409    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X155Y366       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[2]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.509ns  (logic 0.259ns (17.159%)  route 1.250ns (82.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.680     1.680    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y397       FDRE (Prop_fdre_C_Q)         0.259     1.939 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[3]/Q
                         net (fo=1, routed)           1.250     3.189    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[3]
    SLICE_X156Y367       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.409     1.409    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X156Y367       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[3]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.471ns  (logic 0.259ns (17.604%)  route 1.212ns (82.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.680     1.680    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y397       FDRE (Prop_fdre_C_Q)         0.259     1.939 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
                         net (fo=1, routed)           1.212     3.151    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[0]
    SLICE_X155Y368       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407     1.407    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X155Y368       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.356ns  (logic 0.259ns (19.106%)  route 1.097ns (80.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.680     1.680    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X166Y397       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y397       FDRE (Prop_fdre_C_Q)         0.259     1.939 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[4]/Q
                         net (fo=1, routed)           1.097     3.036    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[4]
    SLICE_X155Y368       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.407     1.407    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X155Y368       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.091ns (21.432%)  route 0.334ns (78.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y362       FDRE (Prop_fdre_C_Q)         0.091     0.862 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[15]/Q
                         net (fo=1, routed)           0.334     1.196    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[15]
    SLICE_X157Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.981     0.981    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X157Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[15]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.100ns (23.384%)  route 0.328ns (76.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y362       FDRE (Prop_fdre_C_Q)         0.100     0.871 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/Q
                         net (fo=1, routed)           0.328     1.199    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[10]
    SLICE_X157Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.981     0.981    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X157Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[10]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.091ns (21.058%)  route 0.341ns (78.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y362       FDRE (Prop_fdre_C_Q)         0.091     0.862 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/Q
                         net (fo=1, routed)           0.341     1.203    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[18]
    SLICE_X155Y366       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.979     0.979    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X155Y366       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[18]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.100ns (22.991%)  route 0.335ns (77.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y362       FDRE (Prop_fdre_C_Q)         0.100     0.871 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[11]/Q
                         net (fo=1, routed)           0.335     1.206    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[11]
    SLICE_X154Y364       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.981     0.981    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X154Y364       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[11]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.118ns (26.191%)  route 0.333ns (73.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.770     0.770    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X168Y363       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y363       FDRE (Prop_fdre_C_Q)         0.118     0.888 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[12]/Q
                         net (fo=1, routed)           0.333     1.221    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[12]
    SLICE_X156Y367       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.979     0.979    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X156Y367       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[12]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.118ns (26.170%)  route 0.333ns (73.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.770     0.770    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X168Y363       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y363       FDRE (Prop_fdre_C_Q)         0.118     0.888 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[16]/Q
                         net (fo=1, routed)           0.333     1.221    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[16]
    SLICE_X156Y367       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.979     0.979    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X156Y367       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[16]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.100ns (20.784%)  route 0.381ns (79.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y362       FDRE (Prop_fdre_C_Q)         0.100     0.871 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[13]/Q
                         net (fo=1, routed)           0.381     1.252    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[13]
    SLICE_X154Y364       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.981     0.981    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X154Y364       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[13]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.100ns (20.635%)  route 0.385ns (79.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y362       FDRE (Prop_fdre_C_Q)         0.100     0.871 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[14]/Q
                         net (fo=1, routed)           0.385     1.256    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[14]
    SLICE_X154Y364       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.981     0.981    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X154Y364       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[14]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.091ns (18.690%)  route 0.396ns (81.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y362       FDRE (Prop_fdre_C_Q)         0.091     0.862 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[19]/Q
                         net (fo=1, routed)           0.396     1.258    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[19]
    SLICE_X153Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.980     0.980    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X153Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[19]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.091ns (18.452%)  route 0.402ns (81.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.771     0.771    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X167Y362       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y362       FDRE (Prop_fdre_C_Q)         0.091     0.862 r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[17]/Q
                         net (fo=1, routed)           0.402     1.264    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg[17]
    SLICE_X151Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.980     0.980    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/out
    SLICE_X151Y365       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/data_int_sync1_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_1

Max Delay            86 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.352ns  (logic 0.259ns (19.152%)  route 1.093ns (80.848%))
  Logic Levels:           0  
  Clock Path Skew:        -1.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.605     3.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X132Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y357       FDRE (Prop_fdre_C_Q)         0.259     3.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.093     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X121Y360       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.342     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X121Y360       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.352ns  (logic 0.259ns (19.152%)  route 1.093ns (80.848%))
  Logic Levels:           0  
  Clock Path Skew:        -1.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.605     3.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X132Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y357       FDRE (Prop_fdre_C_Q)         0.259     3.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.093     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X121Y360       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.342     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X121Y360       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.327ns  (logic 0.259ns (19.519%)  route 1.068ns (80.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.610     3.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X138Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y355       FDRE (Prop_fdre_C_Q)         0.259     3.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           1.068     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X143Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X143Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.249ns  (logic 0.696ns (55.717%)  route 0.553ns (44.283%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.545     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y359       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     3.710 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.553     4.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X127Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.344     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X127Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.051ns  (logic 0.259ns (24.650%)  route 0.792ns (75.350%))
  Logic Levels:           0  
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.602     3.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X138Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y365       FDRE (Prop_fdre_C_Q)         0.259     3.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=13, routed)          0.792     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X141Y361       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.403     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X141Y361       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.713ns (65.884%)  route 0.369ns (34.116%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.545     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y359       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     3.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.369     4.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X127Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.344     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X127Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.076ns  (logic 0.709ns (65.887%)  route 0.367ns (34.113%))
  Logic Levels:           0  
  Clock Path Skew:        -1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.543     3.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X124Y360       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y360       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     3.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.367     4.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X125Y360       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.343     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X125Y360       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.072ns  (logic 0.709ns (66.133%)  route 0.363ns (33.867%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.545     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y359       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     3.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.363     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X127Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.344     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X127Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.060ns  (logic 0.696ns (65.630%)  route 0.364ns (34.370%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.544     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X124Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y359       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.364     4.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X125Y360       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.343     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X125Y360       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.709ns (69.830%)  route 0.306ns (30.170%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.544     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X124Y359       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y359       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     3.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.306     4.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X123Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.343     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X123Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.751%)  route 0.061ns (40.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y363       FDRE (Prop_fdre_C_Q)         0.091     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.061     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X138Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X138Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X142Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y367       FDRE (Prop_fdre_C_Q)         0.107     1.582 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.053     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[6]
    SLICE_X143Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.972     0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X143Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.406%)  route 0.062ns (34.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X142Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y367       FDRE (Prop_fdre_C_Q)         0.118     1.593 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.062     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[5]
    SLICE_X143Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.972     0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X143Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.991%)  route 0.103ns (53.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y364       FDRE (Prop_fdre_C_Q)         0.091     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.103     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X138Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X138Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.092%)  route 0.136ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.693     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X121Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y361       FDCE (Prop_fdce_C_Q)         0.091     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.136     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.939     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X122Y361       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.124%)  route 0.104ns (50.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y363       FDRE (Prop_fdre_C_Q)         0.100     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.104     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X140Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X140Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.608%)  route 0.113ns (55.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y365       FDRE (Prop_fdre_C_Q)         0.091     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.113     1.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X136Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.969     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X136Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.840%)  route 0.105ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X139Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y364       FDRE (Prop_fdre_C_Q)         0.100     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.105     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X138Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.973     0.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X138Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.538%)  route 0.101ns (48.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.726     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X142Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y367       FDRE (Prop_fdre_C_Q)         0.107     1.582 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[4]
    SLICE_X143Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.972     0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X143Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.107ns (52.152%)  route 0.098ns (47.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.729     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y358       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y358       FDRE (Prop_fdre_C_Q)         0.107     1.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.098     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X141Y358       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.977     0.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X141Y358       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.831ns  (logic 0.302ns (5.179%)  route 5.529ns (94.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 f  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.278     2.144    u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in
    SLICE_X152Y369       LUT1 (Prop_lut1_I0_O)        0.043     2.187 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/probe_in_reg[19]_i_1/O
                         net (fo=20, routed)          5.251     7.438    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/E[0]
    SLICE_X55Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.690     1.690    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X55Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.831ns  (logic 0.302ns (5.179%)  route 5.529ns (94.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 f  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.278     2.144    u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in
    SLICE_X152Y369       LUT1 (Prop_lut1_I0_O)        0.043     2.187 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/probe_in_reg[19]_i_1/O
                         net (fo=20, routed)          5.251     7.438    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/E[0]
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.690     1.690    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.831ns  (logic 0.302ns (5.179%)  route 5.529ns (94.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 f  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.278     2.144    u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in
    SLICE_X152Y369       LUT1 (Prop_lut1_I0_O)        0.043     2.187 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/probe_in_reg[19]_i_1/O
                         net (fo=20, routed)          5.251     7.438    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/E[0]
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.690     1.690    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[7]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.831ns  (logic 0.302ns (5.179%)  route 5.529ns (94.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 f  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.278     2.144    u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in
    SLICE_X152Y369       LUT1 (Prop_lut1_I0_O)        0.043     2.187 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/probe_in_reg[19]_i_1/O
                         net (fo=20, routed)          5.251     7.438    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/E[0]
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.690     1.690    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[8]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.831ns  (logic 0.302ns (5.179%)  route 5.529ns (94.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 f  u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.278     2.144    u_pixl_top/vio_1_inst/inst/DECODER_INST/Hold_probe_in
    SLICE_X152Y369       LUT1 (Prop_lut1_I0_O)        0.043     2.187 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/probe_in_reg[19]_i_1/O
                         net (fo=20, routed)          5.251     7.438    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/E[0]
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.690     1.690    u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/clk
    SLICE_X54Y477        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/probe_in_reg_reg[9]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 0.259ns (5.605%)  route 4.362ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.606     1.606    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X152Y370       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y370       FDRE (Prop_fdre_C_Q)         0.259     1.865 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[2]/Q
                         net (fo=2, routed)           4.362     6.227    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[2]
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699     1.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 0.259ns (5.741%)  route 4.252ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=57, routed)          4.252     6.118    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/SR[0]
    SLICE_X55Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699     1.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X55Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 0.259ns (5.741%)  route 4.252ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=57, routed)          4.252     6.118    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/SR[0]
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699     1.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 0.259ns (5.741%)  route 4.252ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=57, routed)          4.252     6.118    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/SR[0]
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699     1.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 0.259ns (5.741%)  route 4.252ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.607     1.607    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.259     1.866 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=57, routed)          4.252     6.118    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/SR[0]
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.699     1.699    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X54Y462        FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/committ_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.191%)  route 0.155ns (56.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.731     0.731    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/committ_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.118     0.849 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/committ_int_reg/Q
                         net (fo=2, routed)           0.155     1.004    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/in0
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.976     0.976    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X151Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.091ns (19.222%)  route 0.382ns (80.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.730     0.730    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X153Y370       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y370       FDRE (Prop_fdre_C_Q)         0.091     0.821 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[4]/Q
                         net (fo=2, routed)           0.382     1.203    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[4]
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.006     1.006    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.100ns (20.949%)  route 0.377ns (79.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.730     0.730    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X153Y370       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y370       FDRE (Prop_fdre_C_Q)         0.100     0.830 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[1]/Q
                         net (fo=2, routed)           0.377     1.207    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[1]
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.006     1.006    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.100ns (20.839%)  route 0.380ns (79.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.730     0.730    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X153Y370       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y370       FDRE (Prop_fdre_C_Q)         0.100     0.830 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=2, routed)           0.380     1.210    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[0]
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.006     1.006    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.100ns (15.907%)  route 0.529ns (84.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.733     0.733    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/out
    SLICE_X157Y368       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y368       FDRE (Prop_fdre_C_Q)         0.100     0.833 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[2]/Q
                         net (fo=2, routed)           0.529     1.362    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Q[2]
    SLICE_X162Y342       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.916     0.916    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X162Y342       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[2]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.697%)  route 0.513ns (81.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.731     0.731    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.118     0.849 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=57, routed)          0.513     1.362    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.006     1.006    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.697%)  route 0.513ns (81.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.731     0.731    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.118     0.849 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=57, routed)          0.513     1.362    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.006     1.006    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.118ns (18.697%)  route 0.513ns (81.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.731     0.731    u_pixl_top/vio_1_inst/inst/DECODER_INST/out
    SLICE_X152Y369       FDRE                                         r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y369       FDRE (Prop_fdre_C_Q)         0.118     0.849 r  u_pixl_top/vio_1_inst/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=57, routed)          0.513     1.362    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.006     1.006    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X165Y377       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.100ns (14.583%)  route 0.586ns (85.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.733     0.733    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/out
    SLICE_X157Y368       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y368       FDRE (Prop_fdre_C_Q)         0.100     0.833 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=2, routed)           0.586     1.419    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Q[0]
    SLICE_X163Y338       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.915     0.915    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X163Y338       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.564%)  route 0.587ns (85.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.733     0.733    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/out
    SLICE_X157Y368       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y368       FDRE (Prop_fdre_C_Q)         0.100     0.833 r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int_reg[3]/Q
                         net (fo=2, routed)           0.587     1.420    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Q[3]
    SLICE_X162Y342       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.916     0.916    u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X162Y342       FDRE                                         r  u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           102 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 0.259ns (12.394%)  route 1.831ns (87.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.831     3.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y360       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.404     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y360       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 0.259ns (12.394%)  route 1.831ns (87.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.831     3.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y360       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.404     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y360       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 0.259ns (14.325%)  route 1.549ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.549     3.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 0.259ns (14.325%)  route 1.549ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.549     3.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 0.259ns (14.325%)  route 1.549ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.549     3.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 0.259ns (14.325%)  route 1.549ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.549     3.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 0.259ns (14.325%)  route 1.549ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.549     3.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 0.259ns (14.325%)  route 1.549ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.549     3.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 0.259ns (14.325%)  route 1.549ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.549     3.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.808ns  (logic 0.259ns (14.325%)  route 1.549ns (85.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.602     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X144Y368       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y368       FDRE (Prop_fdre_C_Q)         0.259     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=220, routed)         1.549     3.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.405     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X140Y359       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.725     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X141Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y366       FDRE (Prop_fdre_C_Q)         0.091     0.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[7]/Q
                         net (fo=1, routed)           0.106     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[7]
    SLICE_X141Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.970     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X141Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X137Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y357       FDRE (Prop_fdre_C_Q)         0.091     0.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.106     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X137Y358       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.975     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X137Y358       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X143Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y365       FDRE (Prop_fdre_C_Q)         0.091     0.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5]/Q
                         net (fo=1, routed)           0.106     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[5]
    SLICE_X143Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.973     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X143Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.725     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X140Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y366       FDRE (Prop_fdre_C_Q)         0.107     0.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8]/Q
                         net (fo=1, routed)           0.093     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[8]
    SLICE_X140Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.970     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X140Y367       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X138Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y364       FDRE (Prop_fdre_C_Q)         0.107     0.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[10]/Q
                         net (fo=1, routed)           0.093     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[10]
    SLICE_X138Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.972     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X138Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X140Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y364       FDRE (Prop_fdre_C_Q)         0.107     0.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X140Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.972     1.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X140Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X136Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y357       FDRE (Prop_fdre_C_Q)         0.107     0.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.093     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X136Y358       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.975     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X136Y358       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X142Y363       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y363       FDRE (Prop_fdre_C_Q)         0.107     0.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X142Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.975     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X142Y364       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.728     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X142Y365       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y365       FDRE (Prop_fdre_C_Q)         0.107     0.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[6]/Q
                         net (fo=1, routed)           0.093     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[6]
    SLICE_X142Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.973     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X142Y366       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.729     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X136Y354       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y354       FDRE (Prop_fdre_C_Q)         0.107     0.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X136Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.976     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X136Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4071 Endpoints
Min Delay          4071 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/cs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cs1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 2.334ns (32.023%)  route 4.955ns (67.977%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/cs_reg/C
    SLICE_X166Y346       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/cs_reg/Q
                         net (fo=6, routed)           4.955     5.218    cs1_OBUF
    AD32                 OBUF (Prop_obuf_I_O)         2.071     7.289 r  cs1_OBUF_inst/O
                         net (fo=0)                   0.000     7.289    cs1
    AD32                                                              r  cs1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sdio_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 2.358ns (32.395%)  route 4.921ns (67.605%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y344       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/sdio_reg/C
    SLICE_X162Y344       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/sdio_reg/Q
                         net (fo=3, routed)           4.921     5.184    mosi_OBUF
    AF33                 OBUF (Prop_obuf_I_O)         2.095     7.279 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     7.279    mosi
    AF33                                                              r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/cs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cs3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 2.353ns (32.827%)  route 4.816ns (67.173%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/cs_reg/C
    SLICE_X166Y346       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/cs_reg/Q
                         net (fo=6, routed)           4.816     5.079    cs3_OBUF
    AE34                 OBUF (Prop_obuf_I_O)         2.090     7.169 r  cs3_OBUF_inst/O
                         net (fo=0)                   0.000     7.169    cs3
    AE34                                                              r  cs3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/cs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cs4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 2.342ns (32.707%)  route 4.818ns (67.293%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/cs_reg/C
    SLICE_X166Y346       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/cs_reg/Q
                         net (fo=6, routed)           4.818     5.081    cs4_OBUF
    AE33                 OBUF (Prop_obuf_I_O)         2.079     7.160 r  cs4_OBUF_inst/O
                         net (fo=0)                   0.000     7.160    cs4
    AE33                                                              r  cs4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/cs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cs2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.962ns  (logic 2.342ns (33.635%)  route 4.620ns (66.365%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/cs_reg/C
    SLICE_X166Y346       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/cs_reg/Q
                         net (fo=6, routed)           4.620     4.883    cs2_OBUF
    AD34                 OBUF (Prop_obuf_I_O)         2.079     6.962 r  cs2_OBUF_inst/O
                         net (fo=0)                   0.000     6.962    cs2
    AD34                                                              r  cs2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sclk_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            clk_spi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 2.416ns (37.516%)  route 4.025ns (62.484%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDPE                         0.000     0.000 r  u_pixl_top/u_spi_config/sclk_reg/C
    SLICE_X166Y346       FDPE (Prop_fdpe_C_Q)         0.240     0.240 r  u_pixl_top/u_spi_config/sclk_reg/Q
                         net (fo=3, routed)           4.025     4.265    clk_spi_OBUF
    AF34                 OBUF (Prop_obuf_I_O)         2.176     6.441 r  clk_spi_OBUF_inst/O
                         net (fo=0)                   0.000     6.441    clk_spi
    AF34                                                              r  clk_spi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.168ns  (logic 0.489ns (9.462%)  route 4.679ns (90.538%))
  Logic Levels:           5  (FDRE=1 LUT2=2 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y416       FDRE                         0.000     0.000 r  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/C
    SLICE_X144Y416       FDRE (Prop_fdre_C_Q)         0.236     0.236 f  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/Q
                         net (fo=5, routed)           0.395     0.631    u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg_n_0_[4]
    SLICE_X144Y416       LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[0]_i_3/O
                         net (fo=2, routed)           0.316     1.071    u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[0]_i_3_n_0
    SLICE_X145Y416       LUT3 (Prop_lut3_I0_O)        0.043     1.114 r  u_pixl_top/u_pixl_receive1/line[15]_i_5/O
                         net (fo=18, routed)          0.448     1.563    u_pixl_top/u_pixl_receive1/line
    SLICE_X145Y419       LUT2 (Prop_lut2_I1_O)        0.043     1.606 r  u_pixl_top/u_pixl_receive1/lvds1_fifo512bit_1k_i_2/O
                         net (fo=2, routed)           0.746     2.352    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X140Y405       LUT2 (Prop_lut2_I0_O)        0.043     2.395 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=88, routed)          2.773     5.168    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena
    RAMB36_X11Y80        RAMB36E1                                     r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.051ns  (logic 0.489ns (9.681%)  route 4.562ns (90.319%))
  Logic Levels:           5  (FDRE=1 LUT2=2 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y416       FDRE                         0.000     0.000 r  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/C
    SLICE_X144Y416       FDRE (Prop_fdre_C_Q)         0.236     0.236 f  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/Q
                         net (fo=5, routed)           0.395     0.631    u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg_n_0_[4]
    SLICE_X144Y416       LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[0]_i_3/O
                         net (fo=2, routed)           0.316     1.071    u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[0]_i_3_n_0
    SLICE_X145Y416       LUT3 (Prop_lut3_I0_O)        0.043     1.114 r  u_pixl_top/u_pixl_receive1/line[15]_i_5/O
                         net (fo=18, routed)          0.448     1.563    u_pixl_top/u_pixl_receive1/line
    SLICE_X145Y419       LUT2 (Prop_lut2_I1_O)        0.043     1.606 r  u_pixl_top/u_pixl_receive1/lvds1_fifo512bit_1k_i_2/O
                         net (fo=2, routed)           0.746     2.352    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X140Y405       LUT2 (Prop_lut2_I0_O)        0.043     2.395 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=88, routed)          2.656     5.051    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena
    RAMB36_X11Y80        RAMB36E1                                     r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 0.489ns (9.683%)  route 4.561ns (90.317%))
  Logic Levels:           5  (FDRE=1 LUT2=2 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y416       FDRE                         0.000     0.000 r  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/C
    SLICE_X144Y416       FDRE (Prop_fdre_C_Q)         0.236     0.236 f  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/Q
                         net (fo=5, routed)           0.395     0.631    u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg_n_0_[4]
    SLICE_X144Y416       LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[0]_i_3/O
                         net (fo=2, routed)           0.316     1.071    u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[0]_i_3_n_0
    SLICE_X145Y416       LUT3 (Prop_lut3_I0_O)        0.043     1.114 r  u_pixl_top/u_pixl_receive1/line[15]_i_5/O
                         net (fo=18, routed)          0.448     1.563    u_pixl_top/u_pixl_receive1/line
    SLICE_X145Y419       LUT2 (Prop_lut2_I1_O)        0.043     1.606 r  u_pixl_top/u_pixl_receive1/lvds1_fifo512bit_1k_i_2/O
                         net (fo=2, routed)           0.746     2.352    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X140Y405       LUT2 (Prop_lut2_I0_O)        0.043     2.395 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=88, routed)          2.655     5.050    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena
    RAMB36_X11Y80        RAMB36E1                                     r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 0.489ns (9.683%)  route 4.561ns (90.317%))
  Logic Levels:           5  (FDRE=1 LUT2=2 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y416       FDRE                         0.000     0.000 r  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/C
    SLICE_X144Y416       FDRE (Prop_fdre_C_Q)         0.236     0.236 f  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg[4]/Q
                         net (fo=5, routed)           0.395     0.631    u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt_reg_n_0_[4]
    SLICE_X144Y416       LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[0]_i_3/O
                         net (fo=2, routed)           0.316     1.071    u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[0]_i_3_n_0
    SLICE_X145Y416       LUT3 (Prop_lut3_I0_O)        0.043     1.114 r  u_pixl_top/u_pixl_receive1/line[15]_i_5/O
                         net (fo=18, routed)          0.448     1.563    u_pixl_top/u_pixl_receive1/line
    SLICE_X145Y419       LUT2 (Prop_lut2_I1_O)        0.043     1.606 r  u_pixl_top/u_pixl_receive1/lvds1_fifo512bit_1k_i_2/O
                         net (fo=2, routed)           0.746     2.352    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X140Y405       LUT2 (Prop_lut2_I0_O)        0.043     2.395 r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=88, routed)          2.655     5.050    u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena
    RAMB36_X11Y80        RAMB36E1                                     r  u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/u_pixl_receive1/pins[13].data_out_reg[13][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/u_pixl_receive1/pins[13].data_out_25bit_reg[13][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.091ns (64.999%)  route 0.049ns (35.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y410       FDRE                         0.000     0.000 r  u_pixl_top/u_pixl_receive1/pins[13].data_out_reg[13][1]/C
    SLICE_X149Y410       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_pixl_top/u_pixl_receive1/pins[13].data_out_reg[13][1]/Q
                         net (fo=1, routed)           0.049     0.140    u_pixl_top/u_pixl_receive1/pins[13].data_out_reg[13]_27[1]
    SLICE_X149Y410       FDRE                                         r  u_pixl_top/u_pixl_receive1/pins[13].data_out_25bit_reg[13][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.233%)  route 0.051ns (35.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y402       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C
    SLICE_X151Y402       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/Q
                         net (fo=1, routed)           0.051     0.142    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[4]
    SLICE_X151Y402       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_pixl_receive1/pins[19].data_out_reg[19][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/u_pixl_receive1/pins[19].data_out_25bit_reg[19][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.233%)  route 0.051ns (35.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y420       FDRE                         0.000     0.000 r  u_pixl_top/u_pixl_receive1/pins[19].data_out_reg[19][1]/C
    SLICE_X159Y420       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_pixl_top/u_pixl_receive1/pins[19].data_out_reg[19][1]/Q
                         net (fo=1, routed)           0.051     0.142    u_pixl_top/u_pixl_receive1/pins[19].data_out_reg[19]_39[1]
    SLICE_X159Y420       FDRE                                         r  u_pixl_top/u_pixl_receive1/pins[19].data_out_25bit_reg[19][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y404       FDRE                         0.000     0.000 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C
    SLICE_X151Y404       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/Q
                         net (fo=1, routed)           0.051     0.142    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[8]
    SLICE_X151Y404       FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y452        FDRE                         0.000     0.000 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C
    SLICE_X97Y452        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/Q
                         net (fo=1, routed)           0.051     0.142    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[4]
    SLICE_X97Y452        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y244       FDRE                         0.000     0.000 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C
    SLICE_X147Y244       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/Q
                         net (fo=1, routed)           0.051     0.142    u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[8]
    SLICE_X147Y244       FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y340       FDRE                         0.000     0.000 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/C
    SLICE_X147Y340       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/Q
                         net (fo=1, routed)           0.051     0.142    u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[5]
    SLICE_X147Y340       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y339       FDRE                         0.000     0.000 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]/C
    SLICE_X149Y339       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]/Q
                         net (fo=1, routed)           0.051     0.142    u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[9]
    SLICE_X149Y339       FDRE                                         r  u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_pixl_receive1/pins[14].data_out_reg[14][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/u_pixl_receive1/pins[14].data_out_25bit_reg[14][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y406       FDRE                         0.000     0.000 r  u_pixl_top/u_pixl_receive1/pins[14].data_out_reg[14][1]/C
    SLICE_X163Y406       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_pixl_top/u_pixl_receive1/pins[14].data_out_reg[14][1]/Q
                         net (fo=1, routed)           0.051     0.142    u_pixl_top/u_pixl_receive1/pins[14].data_out_reg[14]_29[1]
    SLICE_X163Y406       FDRE                                         r  u_pixl_top/u_pixl_receive1/pins[14].data_out_25bit_reg[14][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_pixl_receive1/pins[1].data_out_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pixl_top/u_pixl_receive1/pins[1].data_out_25bit_reg[1][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.091ns (64.084%)  route 0.051ns (35.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y401       FDRE                         0.000     0.000 r  u_pixl_top/u_pixl_receive1/pins[1].data_out_reg[1][2]/C
    SLICE_X149Y401       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_pixl_top/u_pixl_receive1/pins[1].data_out_reg[1][2]/Q
                         net (fo=1, routed)           0.051     0.142    u_pixl_top/u_pixl_receive1/pins[1].data_out_reg[1]_3[2]
    SLICE_X149Y401       FDRE                                         r  u_pixl_top/u_pixl_receive1/pins[1].data_out_25bit_reg[1][22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/FSM_sequential_n_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 0.395ns (4.822%)  route 7.796ns (95.178%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.297    -2.552    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X135Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y247       FDRE (Prop_fdre_C_Q)         0.223    -2.329 f  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/Q
                         net (fo=1, routed)           0.499    -1.830    u_pixl_top/data3_rd_data_count[4]
    SLICE_X134Y246       LUT6 (Prop_lut6_I4_O)        0.043    -1.787 r  u_pixl_top/FSM_sequential_n_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.782    -1.005    u_pixl_top/FSM_sequential_n_state_reg[1]_i_9_n_0
    SLICE_X134Y266       LUT5 (Prop_lut5_I4_O)        0.043    -0.962 f  u_pixl_top/FSM_sequential_n_state_reg[1]_i_12/O
                         net (fo=1, routed)           3.823     2.860    u_pixl_top/FSM_sequential_n_state_reg[1]_i_12_n_0
    SLICE_X100Y446       LUT6 (Prop_lut6_I5_O)        0.043     2.903 r  u_pixl_top/FSM_sequential_n_state_reg[1]_i_4/O
                         net (fo=2, routed)           2.389     5.293    u_pixl_top/FSM_sequential_n_state_reg[1]_i_4_n_0
    SLICE_X131Y391       LUT6 (Prop_lut6_I2_O)        0.043     5.336 r  u_pixl_top/FSM_sequential_n_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.303     5.638    u_pixl_top/FSM_sequential_n_state_reg[1]_i_1_n_0
    SLICE_X131Y391       LDCE                                         r  u_pixl_top/FSM_sequential_n_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/FSM_sequential_n_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 0.395ns (5.087%)  route 7.370ns (94.913%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.680     0.680 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.761    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.367 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.942    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.849 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.297    -2.552    u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X135Y247       FDRE                                         r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y247       FDRE (Prop_fdre_C_Q)         0.223    -2.329 r  u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/Q
                         net (fo=1, routed)           0.499    -1.830    u_pixl_top/data3_rd_data_count[4]
    SLICE_X134Y246       LUT6 (Prop_lut6_I4_O)        0.043    -1.787 f  u_pixl_top/FSM_sequential_n_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.782    -1.005    u_pixl_top/FSM_sequential_n_state_reg[1]_i_9_n_0
    SLICE_X134Y266       LUT5 (Prop_lut5_I4_O)        0.043    -0.962 r  u_pixl_top/FSM_sequential_n_state_reg[1]_i_12/O
                         net (fo=1, routed)           3.823     2.860    u_pixl_top/FSM_sequential_n_state_reg[1]_i_12_n_0
    SLICE_X100Y446       LUT6 (Prop_lut6_I5_O)        0.043     2.903 f  u_pixl_top/FSM_sequential_n_state_reg[1]_i_4/O
                         net (fo=2, routed)           2.266     5.170    u_pixl_top/FSM_sequential_n_state_reg[1]_i_4_n_0
    SLICE_X131Y391       LUT5 (Prop_lut5_I4_O)        0.043     5.213 r  u_pixl_top/FSM_sequential_n_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.213    u_pixl_top/n_state__1[0]
    SLICE_X131Y391       LDCE                                         r  u_pixl_top/FSM_sequential_n_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/FSM_sequential_n_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.351ns  (logic 0.160ns (11.847%)  route 1.191ns (88.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.929    -0.556    u_pixl_top/clk125m
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y378       FDRE (Prop_fdre_C_Q)         0.124    -0.432 r  u_pixl_top/FSM_sequential_c_state_reg[2]/Q
                         net (fo=4, routed)           0.867     0.435    u_pixl_top/c_state[2]
    SLICE_X131Y391       LUT3 (Prop_lut3_I1_O)        0.036     0.471 r  u_pixl_top/FSM_sequential_n_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.324     0.794    u_pixl_top/n_state__1[2]
    SLICE_X131Y391       LDCE                                         r  u_pixl_top/FSM_sequential_n_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/FSM_sequential_n_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.134ns  (logic 0.214ns (18.871%)  route 0.920ns (81.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.335    -1.802    u_pixl_top/clk125m
    SLICE_X119Y380       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y380       FDRE (Prop_fdre_C_Q)         0.178    -1.624 r  u_pixl_top/FSM_sequential_c_state_reg[1]/Q
                         net (fo=4, routed)           0.920    -0.704    u_pixl_top/c_state[1]
    SLICE_X131Y391       LUT5 (Prop_lut5_I0_O)        0.036    -0.668 r  u_pixl_top/FSM_sequential_n_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.668    u_pixl_top/n_state__1[0]
    SLICE_X131Y391       LDCE                                         r  u_pixl_top/FSM_sequential_n_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/FSM_sequential_n_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.283ns  (logic 0.214ns (16.681%)  route 1.069ns (83.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.335    -1.802    u_pixl_top/clk125m
    SLICE_X119Y380       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y380       FDRE (Prop_fdre_C_Q)         0.178    -1.624 r  u_pixl_top/FSM_sequential_c_state_reg[1]/Q
                         net (fo=4, routed)           0.817    -0.807    u_pixl_top/c_state[1]
    SLICE_X131Y391       LUT6 (Prop_lut6_I4_O)        0.036    -0.771 r  u_pixl_top/FSM_sequential_n_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.252    -0.519    u_pixl_top/FSM_sequential_n_state_reg[1]_i_1_n_0
    SLICE_X131Y391       LDCE                                         r  u_pixl_top/FSM_sequential_n_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_pixl_top/FSM_sequential_n_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.547ns  (logic 0.220ns (14.225%)  route 1.327ns (85.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.335    -1.802    u_pixl_top/clk125m
    SLICE_X119Y380       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y380       FDRE (Prop_fdre_C_Q)         0.178    -1.624 r  u_pixl_top/FSM_sequential_c_state_reg[1]/Q
                         net (fo=4, routed)           0.920    -0.704    u_pixl_top/c_state[1]
    SLICE_X131Y391       LUT3 (Prop_lut3_I2_O)        0.042    -0.662 r  u_pixl_top/FSM_sequential_n_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.407    -0.256    u_pixl_top/n_state__1[2]
    SLICE_X131Y391       LDCE                                         r  u_pixl_top/FSM_sequential_n_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PDRU_Mclk_20M
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 2.209ns (30.464%)  route 5.043ns (69.536%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y7        BUFG                         0.000    50.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    52.123    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    47.088 f  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    49.907    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    50.000 f  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       2.224    52.224    PDRU_Mclk_20M_OBUF
    AJ34                 OBUF (Prop_obuf_I_O)         2.116    54.340 f  PDRU_Mclk_20M_OBUF_inst/O
                         net (fo=0)                   0.000    54.340    PDRU_Mclk_20M
    AJ34                                                              f  PDRU_Mclk_20M (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 0.330ns (15.276%)  route 1.830ns (84.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.619     1.619    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/clk
    SLICE_X153Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y354       FDRE (Prop_fdre_C_Q)         0.204     1.823 f  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.459     2.282    u_pixl_top/u_spi_config/vio_valid
    SLICE_X153Y354       LUT1 (Prop_lut1_I0_O)        0.126     2.408 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1/O
                         net (fo=14, routed)          1.371     3.779    u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0
    SLICE_X166Y357       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[12]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.099ns  (logic 0.330ns (15.718%)  route 1.769ns (84.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.619     1.619    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/clk
    SLICE_X153Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y354       FDRE (Prop_fdre_C_Q)         0.204     1.823 f  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.459     2.282    u_pixl_top/u_spi_config/vio_valid
    SLICE_X153Y354       LUT1 (Prop_lut1_I0_O)        0.126     2.408 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1/O
                         net (fo=14, routed)          1.310     3.718    u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0
    SLICE_X167Y349       FDSE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[12]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.063ns  (logic 0.330ns (15.999%)  route 1.733ns (84.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.619     1.619    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/clk
    SLICE_X153Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y354       FDRE (Prop_fdre_C_Q)         0.204     1.823 f  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.459     2.282    u_pixl_top/u_spi_config/vio_valid
    SLICE_X153Y354       LUT1 (Prop_lut1_I0_O)        0.126     2.408 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1/O
                         net (fo=14, routed)          1.274     3.682    u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0
    SLICE_X166Y354       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.939ns  (logic 0.330ns (17.015%)  route 1.609ns (82.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.619     1.619    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/clk
    SLICE_X153Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y354       FDRE (Prop_fdre_C_Q)         0.204     1.823 f  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.459     2.282    u_pixl_top/u_spi_config/vio_valid
    SLICE_X153Y354       LUT1 (Prop_lut1_I0_O)        0.126     2.408 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1/O
                         net (fo=14, routed)          1.150     3.558    u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0
    SLICE_X162Y357       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[9]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.880ns  (logic 0.330ns (17.551%)  route 1.550ns (82.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.619     1.619    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/clk
    SLICE_X153Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y354       FDRE (Prop_fdre_C_Q)         0.204     1.823 f  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.459     2.282    u_pixl_top/u_spi_config/vio_valid
    SLICE_X153Y354       LUT1 (Prop_lut1_I0_O)        0.126     2.408 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1/O
                         net (fo=14, routed)          1.091     3.499    u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0
    SLICE_X158Y357       FDSE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[9]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.860ns  (logic 0.330ns (17.737%)  route 1.530ns (82.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.619     1.619    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/clk
    SLICE_X153Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y354       FDRE (Prop_fdre_C_Q)         0.204     1.823 f  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.459     2.282    u_pixl_top/u_spi_config/vio_valid
    SLICE_X153Y354       LUT1 (Prop_lut1_I0_O)        0.126     2.408 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1/O
                         net (fo=14, routed)          1.071     3.479    u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0
    SLICE_X162Y347       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.859ns  (logic 0.330ns (17.753%)  route 1.529ns (82.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.619     1.619    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/clk
    SLICE_X153Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y354       FDRE (Prop_fdre_C_Q)         0.204     1.823 f  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.459     2.282    u_pixl_top/u_spi_config/vio_valid
    SLICE_X153Y354       LUT1 (Prop_lut1_I0_O)        0.126     2.408 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1/O
                         net (fo=14, routed)          1.070     3.478    u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0
    SLICE_X169Y350       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[10]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.819ns  (logic 0.330ns (18.141%)  route 1.489ns (81.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.619     1.619    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/clk
    SLICE_X153Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y354       FDRE (Prop_fdre_C_Q)         0.204     1.823 f  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[32].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.459     2.282    u_pixl_top/u_spi_config/vio_valid
    SLICE_X153Y354       LUT1 (Prop_lut1_I0_O)        0.126     2.408 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1/O
                         net (fo=14, routed)          1.030     3.438    u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0
    SLICE_X162Y351       FDSE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[10]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.651ns  (logic 0.417ns (25.253%)  route 1.234ns (74.747%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.680     1.680    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/clk
    SLICE_X169Y354       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y354       FDRE (Prop_fdre_C_Q)         0.223     1.903 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[29].PROBE_OUT0_INST/Probe_out_reg[4]/Q
                         net (fo=1, routed)           0.351     2.254    u_pixl_top/u_spi_config/probe_out29[4]
    SLICE_X169Y354       LUT6 (Prop_lut6_I1_O)        0.043     2.297 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[4]_i_8/O
                         net (fo=1, routed)           0.884     3.180    u_pixl_top/u_spi_config/data_reg_tristate_oe[4]_i_8_n_0
    SLICE_X169Y350       LUT6 (Prop_lut6_I0_O)        0.043     3.223 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[4]_i_3/O
                         net (fo=1, routed)           0.000     3.223    u_pixl_top/u_spi_config/data_reg_tristate_oe[4]_i_3_n_0
    SLICE_X169Y350       MUXF7 (Prop_muxf7_I1_O)      0.108     3.331 r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.331    u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[4]_i_1_n_0
    SLICE_X169Y350       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/FSM_sequential_c_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (42.004%)  route 0.177ns (57.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.689     0.689    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/clk
    SLICE_X163Y345       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y345       FDRE (Prop_fdre_C_Q)         0.100     0.789 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.177     0.966    u_pixl_top/u_spi_config/reload
    SLICE_X164Y345       LUT5 (Prop_lut5_I1_O)        0.028     0.994 r  u_pixl_top/u_spi_config/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.994    u_pixl_top/u_spi_config/n_state__0[0]
    SLICE_X164Y345       FDCE                                         r  u_pixl_top/u_spi_config/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[20].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.217ns (53.923%)  route 0.185ns (46.077%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.661     0.661    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[20].PROBE_OUT0_INST/clk
    SLICE_X160Y349       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[20].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y349       FDRE (Prop_fdre_C_Q)         0.118     0.779 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[20].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.131     0.910    u_pixl_top/u_spi_config/probe_out20[0]
    SLICE_X160Y350       LUT6 (Prop_lut6_I0_O)        0.028     0.938 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[0]_i_10/O
                         net (fo=1, routed)           0.055     0.992    u_pixl_top/u_spi_config/data_reg_tristate_oe[0]_i_10_n_0
    SLICE_X160Y350       LUT6 (Prop_lut6_I3_O)        0.028     1.020 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[0]_i_3/O
                         net (fo=1, routed)           0.000     1.020    u_pixl_top/u_spi_config/data_reg_tristate_oe[0]_i_3_n_0
    SLICE_X160Y350       MUXF7 (Prop_muxf7_I1_O)      0.043     1.063 r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.063    u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[0]_i_1_n_0
    SLICE_X160Y350       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.199ns (52.878%)  route 0.177ns (47.122%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.690     0.690    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/clk
    SLICE_X163Y347       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y347       FDRE (Prop_fdre_C_Q)         0.100     0.790 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].PROBE_OUT0_INST/Probe_out_reg[11]/Q
                         net (fo=1, routed)           0.055     0.845    u_pixl_top/u_spi_config/probe_out11[11]
    SLICE_X162Y347       LUT6 (Prop_lut6_I5_O)        0.028     0.873 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[11]_i_5/O
                         net (fo=1, routed)           0.123     0.995    u_pixl_top/u_spi_config/data_reg_tristate_oe[11]_i_5_n_0
    SLICE_X162Y347       LUT6 (Prop_lut6_I1_O)        0.028     1.023 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[11]_i_2/O
                         net (fo=1, routed)           0.000     1.023    u_pixl_top/u_spi_config/data_reg_tristate_oe[11]_i_2_n_0
    SLICE_X162Y347       MUXF7 (Prop_muxf7_I0_O)      0.043     1.066 r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.066    u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[11]_i_1_n_0
    SLICE_X162Y347       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/mid_data_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.156ns (37.695%)  route 0.258ns (62.305%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.689     0.689    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/clk
    SLICE_X163Y345       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y345       FDRE (Prop_fdre_C_Q)         0.100     0.789 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.109     0.898    u_pixl_top/u_spi_config/reload
    SLICE_X164Y345       LUT5 (Prop_lut5_I4_O)        0.028     0.926 r  u_pixl_top/u_spi_config/cnt_clk[7]_i_3/O
                         net (fo=23, routed)          0.149     1.075    u_pixl_top/u_spi_config/n_state[0]
    SLICE_X165Y345       LUT6 (Prop_lut6_I4_O)        0.028     1.103 r  u_pixl_top/u_spi_config/mid_data_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     1.103    u_pixl_top/u_spi_config/mid_data_reg[13]_i_2_n_0
    SLICE_X165Y345       FDCE                                         r  u_pixl_top/u_spi_config/mid_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[24].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.199ns (52.799%)  route 0.178ns (47.201%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.773     0.773    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[24].PROBE_OUT0_INST/clk
    SLICE_X169Y357       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[24].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y357       FDSE (Prop_fdse_C_Q)         0.100     0.873 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[24].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=1, routed)           0.123     0.996    u_pixl_top/u_spi_config/probe_out24[3]
    SLICE_X166Y357       LUT6 (Prop_lut6_I0_O)        0.028     1.024 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[3]_i_9/O
                         net (fo=1, routed)           0.055     1.079    u_pixl_top/u_spi_config/data_reg_tristate_oe[3]_i_9_n_0
    SLICE_X166Y357       LUT6 (Prop_lut6_I1_O)        0.028     1.107 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[3]_i_3/O
                         net (fo=1, routed)           0.000     1.107    u_pixl_top/u_spi_config/data_reg_tristate_oe[3]_i_3_n_0
    SLICE_X166Y357       MUXF7 (Prop_muxf7_I1_O)      0.043     1.150 r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.150    u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[3]_i_1_n_0
    SLICE_X166Y357       FDRE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/cs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.156ns (33.560%)  route 0.309ns (66.440%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.689     0.689    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/clk
    SLICE_X163Y345       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y345       FDRE (Prop_fdre_C_Q)         0.100     0.789 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.109     0.898    u_pixl_top/u_spi_config/reload
    SLICE_X164Y345       LUT5 (Prop_lut5_I4_O)        0.028     0.926 r  u_pixl_top/u_spi_config/cnt_clk[7]_i_3/O
                         net (fo=23, routed)          0.200     1.126    u_pixl_top/u_spi_config/n_state[0]
    SLICE_X166Y346       LUT5 (Prop_lut5_I1_O)        0.028     1.154 r  u_pixl_top/u_spi_config/cs_i_1/O
                         net (fo=1, routed)           0.000     1.154    u_pixl_top/u_spi_config/cs_i_1_n_0
    SLICE_X166Y346       FDCE                                         r  u_pixl_top/u_spi_config/cs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/mid_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.156ns (33.273%)  route 0.313ns (66.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.689     0.689    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/clk
    SLICE_X163Y345       FDRE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y345       FDRE (Prop_fdre_C_Q)         0.100     0.789 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[33].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.109     0.898    u_pixl_top/u_spi_config/reload
    SLICE_X164Y345       LUT5 (Prop_lut5_I4_O)        0.028     0.926 r  u_pixl_top/u_spi_config/cnt_clk[7]_i_3/O
                         net (fo=23, routed)          0.204     1.130    u_pixl_top/u_spi_config/n_state[0]
    SLICE_X165Y348       LUT6 (Prop_lut6_I4_O)        0.028     1.158 r  u_pixl_top/u_spi_config/mid_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.158    u_pixl_top/u_spi_config/mid_data_reg[3]_i_1_n_0
    SLICE_X165Y348       FDCE                                         r  u_pixl_top/u_spi_config/mid_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.244ns (58.104%)  route 0.176ns (41.896%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.740     0.740    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X156Y353       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y353       FDSE (Prop_fdse_C_Q)         0.107     0.847 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[8]/Q
                         net (fo=1, routed)           0.082     0.929    u_pixl_top/u_spi_config/probe_out7[8]
    SLICE_X156Y353       LUT6 (Prop_lut6_I5_O)        0.066     0.995 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[8]_i_6/O
                         net (fo=1, routed)           0.094     1.089    u_pixl_top/u_spi_config/data_reg_tristate_oe[8]_i_6_n_0
    SLICE_X156Y352       LUT6 (Prop_lut6_I3_O)        0.028     1.117 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[8]_i_2/O
                         net (fo=1, routed)           0.000     1.117    u_pixl_top/u_spi_config/data_reg_tristate_oe[8]_i_2_n_0
    SLICE_X156Y352       MUXF7 (Prop_muxf7_I0_O)      0.043     1.160 r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.160    u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[8]_i_1_n_0
    SLICE_X156Y352       FDSE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.206ns (53.421%)  route 0.180ns (46.579%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.775     0.775    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/clk
    SLICE_X167Y350       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y350       FDSE (Prop_fdse_C_Q)         0.100     0.875 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].PROBE_OUT0_INST/Probe_out_reg[12]/Q
                         net (fo=1, routed)           0.130     1.005    u_pixl_top/u_spi_config/probe_out10[12]
    SLICE_X167Y349       LUT6 (Prop_lut6_I4_O)        0.028     1.033 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[12]_i_5/O
                         net (fo=1, routed)           0.050     1.083    u_pixl_top/u_spi_config/data_reg_tristate_oe[12]_i_5_n_0
    SLICE_X167Y349       LUT6 (Prop_lut6_I1_O)        0.028     1.111 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[12]_i_2/O
                         net (fo=1, routed)           0.000     1.111    u_pixl_top/u_spi_config/data_reg_tristate_oe[12]_i_2_n_0
    SLICE_X167Y349       MUXF7 (Prop_muxf7_I0_O)      0.050     1.161 r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.161    u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[12]_i_1_n_0
    SLICE_X167Y349       FDSE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.217ns (51.561%)  route 0.204ns (48.439%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.740     0.740    u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/clk
    SLICE_X158Y356       FDSE                                         r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y356       FDSE (Prop_fdse_C_Q)         0.118     0.858 r  u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=1, routed)           0.107     0.965    u_pixl_top/u_spi_config/probe_out18[9]
    SLICE_X158Y356       LUT6 (Prop_lut6_I4_O)        0.028     0.993 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[9]_i_11/O
                         net (fo=1, routed)           0.097     1.090    u_pixl_top/u_spi_config/data_reg_tristate_oe[9]_i_11_n_0
    SLICE_X158Y357       LUT6 (Prop_lut6_I5_O)        0.028     1.118 r  u_pixl_top/u_spi_config/data_reg_tristate_oe[9]_i_3/O
                         net (fo=1, routed)           0.000     1.118    u_pixl_top/u_spi_config/data_reg_tristate_oe[9]_i_3_n_0
    SLICE_X158Y357       MUXF7 (Prop_muxf7_I1_O)      0.043     1.161 r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.161    u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[9]_i_1_n_0
    SLICE_X158Y357       FDSE                                         r  u_pixl_top/u_spi_config/data_reg_tristate_oe_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay           737 Endpoints
Min Delay           737 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[4].ISERDESE2_inst/RST
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.206ns  (logic 0.352ns (3.141%)  route 10.854ns (96.859%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.542     1.542    clk20m
    SLICE_X117Y390       FDRE                                         r  pixl_rstn_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y390       FDRE (Prop_fdre_C_Q)         0.223     1.765 f  pixl_rstn_cnt_reg[10]/Q
                         net (fo=3, routed)           0.367     2.132    pixl_rstn_cnt_reg[10]
    SLICE_X115Y391       LUT2 (Prop_lut2_I1_O)        0.043     2.175 r  PDLU_pixel_RSTN_OBUF_inst_i_3/O
                         net (fo=6, routed)           0.487     2.662    PDLU_pixel_RSTN_OBUF_inst_i_3_n_0
    SLICE_X115Y377       LUT6 (Prop_lut6_I0_O)        0.043     2.705 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.688     3.393    u_pixl_top_i_2_n_0
    SLICE_X114Y368       LUT6 (Prop_lut6_I0_O)        0.043     3.436 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         9.312    12.748    u_pixl_top/u_pixl_receive1/p_0_out
    ILOGIC_X1Y448        ISERDESE2                                    r  u_pixl_top/u_pixl_receive1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[18].ISERDESE2_inst/RST
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.880ns  (logic 0.352ns (3.563%)  route 9.528ns (96.437%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.542     1.542    clk20m
    SLICE_X117Y390       FDRE                                         r  pixl_rstn_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y390       FDRE (Prop_fdre_C_Q)         0.223     1.765 f  pixl_rstn_cnt_reg[10]/Q
                         net (fo=3, routed)           0.367     2.132    pixl_rstn_cnt_reg[10]
    SLICE_X115Y391       LUT2 (Prop_lut2_I1_O)        0.043     2.175 r  PDLU_pixel_RSTN_OBUF_inst_i_3/O
                         net (fo=6, routed)           0.487     2.662    PDLU_pixel_RSTN_OBUF_inst_i_3_n_0
    SLICE_X115Y377       LUT6 (Prop_lut6_I0_O)        0.043     2.705 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.688     3.393    u_pixl_top_i_2_n_0
    SLICE_X114Y368       LUT6 (Prop_lut6_I0_O)        0.043     3.436 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         7.986    11.422    u_pixl_top/u_pixl_receive1/p_0_out
    ILOGIC_X1Y444        ISERDESE2                                    r  u_pixl_top/u_pixl_receive1/pins[18].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PDLU_pixel_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 2.412ns (25.450%)  route 7.067ns (74.550%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.528     1.528    clk20m
    SLICE_X123Y376       FDRE                                         r  pixl_rstn_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y376       FDRE (Prop_fdre_C_Q)         0.223     1.751 r  pixl_rstn_cnt_reg[5]/Q
                         net (fo=8, routed)           1.962     3.713    pixl_rstn_cnt_reg[5]
    SLICE_X115Y396       LUT6 (Prop_lut6_I2_O)        0.043     3.756 r  PDLU_pixel_RSTN_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.415     4.171    PDLU_pixel_RSTN_OBUF_inst_i_2_n_0
    SLICE_X116Y394       LUT6 (Prop_lut6_I5_O)        0.043     4.214 r  PDLU_pixel_RSTN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.690     8.904    PDLU_pixel_RSTN_OBUF
    AH34                 OBUF (Prop_obuf_I_O)         2.103    11.007 r  PDLU_pixel_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000    11.007    PDLU_pixel_RSTN
    AH34                                                              r  PDLU_pixel_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[0].ISERDESE2_inst/RST
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.394ns  (logic 0.352ns (3.747%)  route 9.042ns (96.253%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.542     1.542    clk20m
    SLICE_X117Y390       FDRE                                         r  pixl_rstn_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y390       FDRE (Prop_fdre_C_Q)         0.223     1.765 f  pixl_rstn_cnt_reg[10]/Q
                         net (fo=3, routed)           0.367     2.132    pixl_rstn_cnt_reg[10]
    SLICE_X115Y391       LUT2 (Prop_lut2_I1_O)        0.043     2.175 r  PDLU_pixel_RSTN_OBUF_inst_i_3/O
                         net (fo=6, routed)           0.487     2.662    PDLU_pixel_RSTN_OBUF_inst_i_3_n_0
    SLICE_X115Y377       LUT6 (Prop_lut6_I0_O)        0.043     2.705 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.688     3.393    u_pixl_top_i_2_n_0
    SLICE_X114Y368       LUT6 (Prop_lut6_I0_O)        0.043     3.436 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         7.500    10.936    u_pixl_top/u_pixl_receive1/p_0_out
    ILOGIC_X1Y446        ISERDESE2                                    r  u_pixl_top/u_pixl_receive1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[1].ISERDESE2_inst/RST
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.124ns  (logic 0.352ns (3.858%)  route 8.772ns (96.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.542     1.542    clk20m
    SLICE_X117Y390       FDRE                                         r  pixl_rstn_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y390       FDRE (Prop_fdre_C_Q)         0.223     1.765 f  pixl_rstn_cnt_reg[10]/Q
                         net (fo=3, routed)           0.367     2.132    pixl_rstn_cnt_reg[10]
    SLICE_X115Y391       LUT2 (Prop_lut2_I1_O)        0.043     2.175 r  PDLU_pixel_RSTN_OBUF_inst_i_3/O
                         net (fo=6, routed)           0.487     2.662    PDLU_pixel_RSTN_OBUF_inst_i_3_n_0
    SLICE_X115Y377       LUT6 (Prop_lut6_I0_O)        0.043     2.705 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.688     3.393    u_pixl_top_i_2_n_0
    SLICE_X114Y368       LUT6 (Prop_lut6_I0_O)        0.043     3.436 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         7.230    10.666    u_pixl_top/u_pixl_receive1/p_0_out
    ILOGIC_X1Y442        ISERDESE2                                    r  u_pixl_top/u_pixl_receive1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PDLU_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 2.446ns (26.989%)  route 6.618ns (73.011%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.528     1.528    clk20m
    SLICE_X122Y376       FDRE                                         r  pixl_rstn_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y376       FDRE (Prop_fdre_C_Q)         0.259     1.787 r  pixl_rstn_cnt_reg[11]/Q
                         net (fo=8, routed)           1.805     3.592    pixl_rstn_cnt_reg[11]
    SLICE_X115Y380       LUT4 (Prop_lut4_I2_O)        0.043     3.635 r  PDLU_EN_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.328     3.963    PDLU_EN_OBUF_inst_i_2_n_0
    SLICE_X116Y380       LUT4 (Prop_lut4_I0_O)        0.043     4.006 r  PDLU_EN_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.486     8.491    PDLU_RSTN_OBUF
    AH33                 OBUF (Prop_obuf_I_O)         2.101    10.593 r  PDLU_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.593    PDLU_EN
    AH33                                                              r  PDLU_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PDLU_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 2.433ns (27.123%)  route 6.536ns (72.877%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.528     1.528    clk20m
    SLICE_X122Y376       FDRE                                         r  pixl_rstn_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y376       FDRE (Prop_fdre_C_Q)         0.259     1.787 r  pixl_rstn_cnt_reg[11]/Q
                         net (fo=8, routed)           1.805     3.592    pixl_rstn_cnt_reg[11]
    SLICE_X115Y380       LUT4 (Prop_lut4_I2_O)        0.043     3.635 r  PDLU_EN_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.328     3.963    PDLU_EN_OBUF_inst_i_2_n_0
    SLICE_X116Y380       LUT4 (Prop_lut4_I0_O)        0.043     4.006 r  PDLU_EN_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.404     8.409    PDLU_RSTN_OBUF
    AG33                 OBUF (Prop_obuf_I_O)         2.088    10.497 r  PDLU_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000    10.497    PDLU_RSTN
    AG33                                                              r  PDLU_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[16].ISERDESE2_inst/RST
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 0.352ns (3.933%)  route 8.598ns (96.067%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.542     1.542    clk20m
    SLICE_X117Y390       FDRE                                         r  pixl_rstn_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y390       FDRE (Prop_fdre_C_Q)         0.223     1.765 f  pixl_rstn_cnt_reg[10]/Q
                         net (fo=3, routed)           0.367     2.132    pixl_rstn_cnt_reg[10]
    SLICE_X115Y391       LUT2 (Prop_lut2_I1_O)        0.043     2.175 r  PDLU_pixel_RSTN_OBUF_inst_i_3/O
                         net (fo=6, routed)           0.487     2.662    PDLU_pixel_RSTN_OBUF_inst_i_3_n_0
    SLICE_X115Y377       LUT6 (Prop_lut6_I0_O)        0.043     2.705 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.688     3.393    u_pixl_top_i_2_n_0
    SLICE_X114Y368       LUT6 (Prop_lut6_I0_O)        0.043     3.436 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         7.056    10.492    u_pixl_top/u_pixl_receive1/p_0_out
    ILOGIC_X1Y440        ISERDESE2                                    r  u_pixl_top/u_pixl_receive1/pins[16].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive2/pins[0].ISERDESE2_inst/RST
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 0.352ns (3.958%)  route 8.541ns (96.042%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.542     1.542    clk20m
    SLICE_X117Y390       FDRE                                         r  pixl_rstn_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y390       FDRE (Prop_fdre_C_Q)         0.223     1.765 f  pixl_rstn_cnt_reg[10]/Q
                         net (fo=3, routed)           0.367     2.132    pixl_rstn_cnt_reg[10]
    SLICE_X115Y391       LUT2 (Prop_lut2_I1_O)        0.043     2.175 r  PDLU_pixel_RSTN_OBUF_inst_i_3/O
                         net (fo=6, routed)           0.487     2.662    PDLU_pixel_RSTN_OBUF_inst_i_3_n_0
    SLICE_X115Y377       LUT6 (Prop_lut6_I0_O)        0.043     2.705 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.688     3.393    u_pixl_top_i_2_n_0
    SLICE_X114Y368       LUT6 (Prop_lut6_I0_O)        0.043     3.436 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         6.999    10.435    u_pixl_top/u_pixl_receive2/p_0_out
    ILOGIC_X0Y496        ISERDESE2                                    r  u_pixl_top/u_pixl_receive2/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/pins[14].ISERDESE2_inst/RST
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.847ns  (logic 0.352ns (3.979%)  route 8.495ns (96.021%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     2.123    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.035    -2.912 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.819    -0.093    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          1.542     1.542    clk20m
    SLICE_X117Y390       FDRE                                         r  pixl_rstn_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y390       FDRE (Prop_fdre_C_Q)         0.223     1.765 f  pixl_rstn_cnt_reg[10]/Q
                         net (fo=3, routed)           0.367     2.132    pixl_rstn_cnt_reg[10]
    SLICE_X115Y391       LUT2 (Prop_lut2_I1_O)        0.043     2.175 r  PDLU_pixel_RSTN_OBUF_inst_i_3/O
                         net (fo=6, routed)           0.487     2.662    PDLU_pixel_RSTN_OBUF_inst_i_3_n_0
    SLICE_X115Y377       LUT6 (Prop_lut6_I0_O)        0.043     2.705 f  u_pixl_top_i_2/O
                         net (fo=7, routed)           0.688     3.393    u_pixl_top_i_2_n_0
    SLICE_X114Y368       LUT6 (Prop_lut6_I0_O)        0.043     3.436 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         6.953    10.389    u_pixl_top/u_pixl_receive1/p_0_out
    ILOGIC_X1Y438        ISERDESE2                                    r  u_pixl_top/u_pixl_receive1/pins[14].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[198]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.316ns  (logic 0.128ns (9.724%)  route 1.188ns (90.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.627     2.008    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X122Y401       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[198]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[199]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.316ns  (logic 0.128ns (9.724%)  route 1.188ns (90.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.627     2.008    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X122Y401       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[199]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive4/output_flag_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.416ns  (logic 0.128ns (9.038%)  route 1.288ns (90.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.727     2.108    u_pixl_top/u_pixl_receive4/p_0_out
    SLICE_X138Y343       FDRE                                         r  u_pixl_top/u_pixl_receive4/output_flag_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[148]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.128ns (8.962%)  route 1.300ns (91.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.739     2.120    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X124Y403       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[148]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[150]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.128ns (8.962%)  route 1.300ns (91.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.739     2.120    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X124Y403       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[150]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[152]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.128ns (8.962%)  route 1.300ns (91.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.739     2.120    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X124Y403       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[152]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[165]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.128ns (8.962%)  route 1.300ns (91.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.739     2.120    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X124Y403       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[165]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[270]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.128ns (8.962%)  route 1.300ns (91.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.739     2.120    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X124Y403       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[270]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[271]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.128ns (8.962%)  route 1.300ns (91.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.739     2.120    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X124Y403       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[271]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixl_rstn_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pixl_top/u_pixl_receive1/DATA_reg[272]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.128ns (8.962%)  route 1.300ns (91.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout2_buf/O
                         net (fo=97, routed)          0.692     0.692    clk20m
    SLICE_X117Y391       FDRE                                         r  pixl_rstn_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y391       FDRE (Prop_fdre_C_Q)         0.100     0.792 f  pixl_rstn_cnt_reg[12]/Q
                         net (fo=14, routed)          0.561     1.353    pixl_rstn_cnt_reg[12]
    SLICE_X114Y368       LUT6 (Prop_lut6_I2_O)        0.028     1.381 r  u_pixl_top_i_1/O
                         net (fo=693, routed)         0.739     2.120    u_pixl_top/u_pixl_receive1/p_0_out
    SLICE_X124Y403       FDRE                                         r  u_pixl_top/u_pixl_receive1/DATA_reg[272]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_out4_clk_wiz_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.655ns  (logic 0.093ns (1.998%)  route 4.562ns (98.002%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y7        BUFG                         0.000     2.500 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     4.623    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    -0.412 f  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     2.407    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.500 f  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.743     4.243    u_pixl_top/clk200m
    IDELAYCTRL_X0Y9      IDELAYCTRL                                   f  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_out4_clk_wiz_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.529ns  (logic 0.093ns (2.053%)  route 4.436ns (97.947%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y7        BUFG                         0.000     2.500 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     4.623    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    -0.412 f  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     2.407    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.500 f  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.617     4.117    u_pixl_top/clk200m
    IDELAYCTRL_X1Y8      IDELAYCTRL                                   f  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_out4_clk_wiz_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.209ns  (logic 0.093ns (2.210%)  route 4.116ns (97.790%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y7        BUFG                         0.000     2.500 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     4.623    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    -0.412 f  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     2.407    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.500 f  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.297     3.797    u_pixl_top/clk200m
    IDELAYCTRL_X1Y6      IDELAYCTRL                                   f  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_out4_clk_wiz_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.058ns  (logic 0.093ns (2.292%)  route 3.965ns (97.708%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y7        BUFG                         0.000     2.500 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123     4.623    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035    -0.412 f  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     2.407    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.500 f  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          1.146     3.646    u_pixl_top/clk200m
    IDELAYCTRL_X1Y4      IDELAYCTRL                                   f  u_pixl_top/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_out4_clk_wiz_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 0.026ns (1.388%)  route 1.847ns (98.612%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.529     0.529    u_pixl_top/clk200m
    IDELAYCTRL_X1Y4      IDELAYCTRL                                   r  u_pixl_top/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_out4_clk_wiz_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 0.026ns (1.341%)  route 1.913ns (98.659%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.595     0.595    u_pixl_top/clk200m
    IDELAYCTRL_X1Y6      IDELAYCTRL                                   r  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_out4_clk_wiz_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 0.026ns (1.239%)  route 2.073ns (98.761%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.755     0.755    u_pixl_top/clk200m
    IDELAYCTRL_X1Y8      IDELAYCTRL                                   r  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_out4_clk_wiz_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 0.026ns (1.204%)  route 2.134ns (98.796%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkout4_buf/O
                         net (fo=32, routed)          0.816     0.816    u_pixl_top/clk200m
    IDELAYCTRL_X0Y9      IDELAYCTRL                                   r  u_pixl_top/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.447ns  (logic 0.030ns (2.073%)  route 1.417ns (97.927%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    AL29                                              0.000    10.000 f  F1_EMCCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353    10.353 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    10.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.035     7.871 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.614     8.485    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     8.515 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.803     9.318    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.642ns  (logic 0.083ns (3.142%)  route 2.559ns (96.858%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.244    -1.893    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.035ns  (logic 0.093ns (1.847%)  route 4.942ns (98.153%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y7        BUFG                         0.000    10.000 f  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.123    12.123    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.035     7.088 f  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.819     9.907    clk_wiz_1_inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    10.000 f  clk_wiz_1_inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.123    12.123    clk_wiz_1_inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 0.026ns (1.203%)  route 2.135ns (98.797%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.161    -1.344 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.318    -0.026    clk_wiz_1_inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_1_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     0.817    clk_wiz_1_inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/data4_frome_fifo_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.565ns  (logic 0.348ns (13.565%)  route 2.217ns (86.435%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          1.070     1.363    u_pixl_top/n_state__0[0]
    SLICE_X115Y394       LUT3 (Prop_lut3_I0_O)        0.055     1.418 r  u_pixl_top/data4_frome_fifo_en_i_1/O
                         net (fo=1, routed)           1.147     2.565    u_pixl_top/data4_frome_fifo_en_i_1_n_0
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data4_frome_fifo_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328    -1.809    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data4_frome_fifo_en_reg/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/data1_frome_fifo_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 0.336ns (13.355%)  route 2.180ns (86.645%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          1.070     1.363    u_pixl_top/n_state__0[0]
    SLICE_X115Y394       LUT3 (Prop_lut3_I1_O)        0.043     1.406 r  u_pixl_top/data1_frome_fifo_en_i_1/O
                         net (fo=1, routed)           1.110     2.516    u_pixl_top/data1_frome_fifo_en_i_1_n_0
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data1_frome_fifo_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328    -1.809    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data1_frome_fifo_en_reg/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/data1_frome_fifo_en_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.384ns  (logic 0.336ns (14.093%)  route 2.048ns (85.907%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.936     1.229    u_pixl_top/n_state__0[2]
    SLICE_X115Y394       LUT2 (Prop_lut2_I0_O)        0.043     1.272 r  u_pixl_top/data2_frome_fifo_en_i_1/O
                         net (fo=4, routed)           1.112     2.384    u_pixl_top/data2_frome_fifo_en_i_1_n_0
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data1_frome_fifo_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328    -1.809    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data1_frome_fifo_en_reg/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/data2_frome_fifo_en_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.384ns  (logic 0.336ns (14.093%)  route 2.048ns (85.907%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.936     1.229    u_pixl_top/n_state__0[2]
    SLICE_X115Y394       LUT2 (Prop_lut2_I0_O)        0.043     1.272 r  u_pixl_top/data2_frome_fifo_en_i_1/O
                         net (fo=4, routed)           1.112     2.384    u_pixl_top/data2_frome_fifo_en_i_1_n_0
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data2_frome_fifo_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328    -1.809    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data2_frome_fifo_en_reg/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/data3_frome_fifo_en_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.384ns  (logic 0.336ns (14.093%)  route 2.048ns (85.907%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.936     1.229    u_pixl_top/n_state__0[2]
    SLICE_X115Y394       LUT2 (Prop_lut2_I0_O)        0.043     1.272 r  u_pixl_top/data2_frome_fifo_en_i_1/O
                         net (fo=4, routed)           1.112     2.384    u_pixl_top/data2_frome_fifo_en_i_1_n_0
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data3_frome_fifo_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328    -1.809    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data3_frome_fifo_en_reg/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/data4_frome_fifo_en_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.384ns  (logic 0.336ns (14.093%)  route 2.048ns (85.907%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.936     1.229    u_pixl_top/n_state__0[2]
    SLICE_X115Y394       LUT2 (Prop_lut2_I0_O)        0.043     1.272 r  u_pixl_top/data2_frome_fifo_en_i_1/O
                         net (fo=4, routed)           1.112     2.384    u_pixl_top/data2_frome_fifo_en_i_1_n_0
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data4_frome_fifo_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.328    -1.809    u_pixl_top/clk125m
    SLICE_X106Y369       FDRE                                         r  u_pixl_top/data4_frome_fifo_en_reg/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 0.346ns (14.583%)  route 2.027ns (85.417%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.936     1.229    u_pixl_top/n_state__0[2]
    SLICE_X115Y394       LUT2 (Prop_lut2_I0_O)        0.053     1.282 r  u_pixl_top/delay_cnt[7]_i_1/O
                         net (fo=9, routed)           1.090     2.373    u_pixl_top/delay_cnt[7]_i_1_n_0
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329    -1.808    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[1]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 0.346ns (14.583%)  route 2.027ns (85.417%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.936     1.229    u_pixl_top/n_state__0[2]
    SLICE_X115Y394       LUT2 (Prop_lut2_I0_O)        0.053     1.282 r  u_pixl_top/delay_cnt[7]_i_1/O
                         net (fo=9, routed)           1.090     2.373    u_pixl_top/delay_cnt[7]_i_1_n_0
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329    -1.808    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[2]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 0.346ns (14.583%)  route 2.027ns (85.417%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.936     1.229    u_pixl_top/n_state__0[2]
    SLICE_X115Y394       LUT2 (Prop_lut2_I0_O)        0.053     1.282 r  u_pixl_top/delay_cnt[7]_i_1/O
                         net (fo=9, routed)           1.090     2.373    u_pixl_top/delay_cnt[7]_i_1_n_0
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329    -1.808    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[3]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 0.346ns (14.583%)  route 2.027ns (85.417%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.293     0.293 f  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.936     1.229    u_pixl_top/n_state__0[2]
    SLICE_X115Y394       LUT2 (Prop_lut2_I0_O)        0.053     1.282 r  u_pixl_top/delay_cnt[7]_i_1/O
                         net (fo=9, routed)           1.090     2.373    u_pixl_top/delay_cnt[7]_i_1_n_0
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.573     0.573 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     1.559    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094    -4.535 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315    -3.220    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.137 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       1.329    -1.808    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.156ns (23.252%)  route 0.515ns (76.748%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[1]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[1]/Q
                         net (fo=7, routed)           0.515     0.643    u_pixl_top/n_state__0[1]
    SLICE_X119Y380       LUT2 (Prop_lut2_I0_O)        0.028     0.671 r  u_pixl_top/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.671    u_pixl_top/FSM_sequential_c_state[1]_i_1_n_0
    SLICE_X119Y380       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.931    -0.554    u_pixl_top/clk125m
    SLICE_X119Y380       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[1]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.156ns (22.098%)  route 0.550ns (77.902%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          0.550     0.678    u_pixl_top/n_state__0[0]
    SLICE_X121Y378       LUT2 (Prop_lut2_I0_O)        0.028     0.706 r  u_pixl_top/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.706    u_pixl_top/FSM_sequential_c_state[0]_i_1_n_0
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.929    -0.556    u_pixl_top/clk125m
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.156ns (21.050%)  route 0.585ns (78.950%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[2]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[2]/Q
                         net (fo=7, routed)           0.585     0.713    u_pixl_top/n_state__0[2]
    SLICE_X121Y378       LUT2 (Prop_lut2_I0_O)        0.028     0.741 r  u_pixl_top/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.741    u_pixl_top/FSM_sequential_c_state[2]_i_1_n_0
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.929    -0.556    u_pixl_top/clk125m
    SLICE_X121Y378       FDRE                                         r  u_pixl_top/FSM_sequential_c_state_reg[2]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.156ns (19.533%)  route 0.643ns (80.467%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          0.464     0.592    u_pixl_top/n_state__0[0]
    SLICE_X117Y396       LUT3 (Prop_lut3_I0_O)        0.028     0.620 r  u_pixl_top/delay_cnt[6]_i_1/O
                         net (fo=1, routed)           0.179     0.799    u_pixl_top/delay_cnt[6]_i_1_n_0
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[6]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.157ns (19.601%)  route 0.644ns (80.399%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          0.464     0.592    u_pixl_top/n_state__0[0]
    SLICE_X117Y396       LUT4 (Prop_lut4_I3_O)        0.029     0.621 r  u_pixl_top/delay_cnt[7]_i_2/O
                         net (fo=1, routed)           0.180     0.801    u_pixl_top/delay_cnt[7]_i_2_n_0
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.940    -0.545    u_pixl_top/clk125m
    SLICE_X122Y392       FDRE                                         r  u_pixl_top/delay_cnt_reg[7]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/fifo_rst_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.156ns (18.804%)  route 0.674ns (81.196%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          0.674     0.802    u_pixl_top/n_state__0[0]
    SLICE_X115Y373       LUT1 (Prop_lut1_I0_O)        0.028     0.830 r  u_pixl_top/fifo_rst_i_1/O
                         net (fo=1, routed)           0.000     0.830    u_pixl_top/fifo_rst
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDSE                                         r  u_pixl_top/fifo_rst_reg/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.156ns (18.656%)  route 0.680ns (81.344%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          0.680     0.808    u_pixl_top/n_state__0[0]
    SLICE_X115Y373       LUT3 (Prop_lut3_I2_O)        0.028     0.836 r  u_pixl_top/delay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.836    u_pixl_top/delay_cnt[1]
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[1]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.158ns (18.850%)  route 0.680ns (81.150%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          0.680     0.808    u_pixl_top/n_state__0[0]
    SLICE_X115Y373       LUT3 (Prop_lut3_I0_O)        0.030     0.838 r  u_pixl_top/delay_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.838    u_pixl_top/delay_cnt[5]_i_1_n_0
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[5]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.156ns (18.560%)  route 0.685ns (81.440%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          0.685     0.813    u_pixl_top/n_state__0[0]
    SLICE_X115Y373       LUT4 (Prop_lut4_I0_O)        0.028     0.841 r  u_pixl_top/delay_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.841    u_pixl_top/delay_cnt[2]_i_1_n_0
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[2]/C

Slack:                    inf
  Source:                 u_pixl_top/FSM_sequential_n_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_pixl_top/delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.158ns (18.753%)  route 0.685ns (81.247%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y391       LDCE                         0.000     0.000 r  u_pixl_top/FSM_sequential_n_state_reg[0]/G
    SLICE_X131Y391       LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u_pixl_top/FSM_sequential_n_state_reg[0]/Q
                         net (fo=14, routed)          0.685     0.813    u_pixl_top/n_state__0[0]
    SLICE_X115Y373       LUT5 (Prop_lut5_I0_O)        0.030     0.843 r  u_pixl_top/delay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.843    u_pixl_top/delay_cnt[3]_i_1_n_0
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  F1_EMCCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    AL29                 IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -2.129 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.515    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.485 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15061, routed)       0.925    -0.560    u_pixl_top/clk125m
    SLICE_X115Y373       FDRE                                         r  u_pixl_top/delay_cnt_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sclk_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.376ns  (logic 0.366ns (15.403%)  route 2.010ns (84.597%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDPE                         0.000     0.000 r  u_pixl_top/u_spi_config/sclk_reg/C
    SLICE_X166Y346       FDPE (Prop_fdpe_C_Q)         0.240     0.240 r  u_pixl_top/u_spi_config/sclk_reg/Q
                         net (fo=3, routed)           2.010     2.250    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X161Y366       LUT3 (Prop_lut3_I2_O)        0.126     2.376 r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.376    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X161Y366       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.410     1.410    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X161Y366       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/cs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.306ns (13.599%)  route 1.944ns (86.401%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/cs_reg/C
    SLICE_X166Y346       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/cs_reg/Q
                         net (fo=6, routed)           1.944     2.207    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X162Y367       LUT3 (Prop_lut3_I2_O)        0.043     2.250 r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.250    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X162Y367       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.464     1.464    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X162Y367       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sdio_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.483ns  (logic 0.263ns (17.733%)  route 1.220ns (82.267%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y344       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/sdio_reg/C
    SLICE_X162Y344       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/sdio_reg/Q
                         net (fo=3, routed)           1.220     1.483    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/TRIGGER_I[0]
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.488     1.488    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sclk_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.441ns  (logic 0.240ns (16.660%)  route 1.201ns (83.340%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDPE                         0.000     0.000 r  u_pixl_top/u_spi_config/sclk_reg/C
    SLICE_X166Y346       FDPE (Prop_fdpe_C_Q)         0.240     0.240 r  u_pixl_top/u_spi_config/sclk_reg/Q
                         net (fo=3, routed)           1.201     1.441    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/TRIGGER_I[1]
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.488     1.488    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/cs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.359ns  (logic 0.263ns (19.356%)  route 1.096ns (80.644%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/cs_reg/C
    SLICE_X166Y346       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/cs_reg/Q
                         net (fo=6, routed)           1.096     1.359    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/TRIGGER_I[2]
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.488     1.488    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sdio_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.306ns (23.373%)  route 1.003ns (76.627%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y344       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/sdio_reg/C
    SLICE_X162Y344       FDCE (Prop_fdce_C_Q)         0.263     0.263 r  u_pixl_top/u_spi_config/sdio_reg/Q
                         net (fo=3, routed)           1.003     1.266    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X159Y362       LUT3 (Prop_lut3_I2_O)        0.043     1.309 r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.309    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X159Y362       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.959     1.959    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.716    -2.757 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.674    -0.083    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.413     1.413    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X159Y362       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sdio_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.151ns (21.383%)  route 0.555ns (78.617%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y344       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/sdio_reg/C
    SLICE_X162Y344       FDCE (Prop_fdce_C_Q)         0.123     0.123 r  u_pixl_top/u_spi_config/sdio_reg/Q
                         net (fo=3, routed)           0.555     0.678    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X159Y362       LUT3 (Prop_lut3_I2_O)        0.028     0.706 r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.706    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X159Y362       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.984     0.984    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X159Y362       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/cs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.123ns (13.641%)  route 0.779ns (86.359%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/cs_reg/C
    SLICE_X166Y346       FDCE (Prop_fdce_C_Q)         0.123     0.123 r  u_pixl_top/u_spi_config/cs_reg/Q
                         net (fo=6, routed)           0.779     0.902    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/TRIGGER_I[2]
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.032     1.032    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sclk_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.112ns (11.907%)  route 0.829ns (88.093%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDPE                         0.000     0.000 r  u_pixl_top/u_spi_config/sclk_reg/C
    SLICE_X166Y346       FDPE (Prop_fdpe_C_Q)         0.112     0.112 r  u_pixl_top/u_spi_config/sclk_reg/Q
                         net (fo=3, routed)           0.829     0.941    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/TRIGGER_I[1]
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.032     1.032    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sdio_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.123ns (12.905%)  route 0.830ns (87.095%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y344       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/sdio_reg/C
    SLICE_X162Y344       FDCE (Prop_fdce_C_Q)         0.123     0.123 r  u_pixl_top/u_spi_config/sdio_reg/Q
                         net (fo=3, routed)           0.830     0.953    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/TRIGGER_I[0]
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.032     1.032    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X172Y360       SRL16E                                       r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/cs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.151ns (9.842%)  route 1.383ns (90.158%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDCE                         0.000     0.000 r  u_pixl_top/u_spi_config/cs_reg/C
    SLICE_X166Y346       FDCE (Prop_fdce_C_Q)         0.123     0.123 r  u_pixl_top/u_spi_config/cs_reg/Q
                         net (fo=6, routed)           1.383     1.506    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X162Y367       LUT3 (Prop_lut3_I2_O)        0.028     1.534 r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.534    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X162Y367       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       1.009     1.009    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X162Y367       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 u_pixl_top/u_spi_config/sclk_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.178ns (10.987%)  route 1.442ns (89.013%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDPE                         0.000     0.000 r  u_pixl_top/u_spi_config/sclk_reg/C
    SLICE_X166Y346       FDPE (Prop_fdpe_C_Q)         0.112     0.112 r  u_pixl_top/u_spi_config/sclk_reg/Q
                         net (fo=3, routed)           1.442     1.554    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X161Y366       LUT3 (Prop_lut3_I2_O)        0.066     1.620 r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.620    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X161Y366       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.109     1.109    clk_wiz_1_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.530    -1.421 r  clk_wiz_1_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.391    -0.030    clk_wiz_1_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.000 r  clk_wiz_1_inst/inst/clkout1_buf/O
                         net (fo=16505, routed)       0.981     0.981    u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X161Y366       FDRE                                         r  u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 0.133ns (2.185%)  route 5.954ns (97.815%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.582     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y355       LUT5 (Prop_lut5_I4_O)        0.043     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     5.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X134Y355       LUT4 (Prop_lut4_I1_O)        0.043     5.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.243     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y356       LUT5 (Prop_lut5_I4_O)        0.047     5.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 0.133ns (2.185%)  route 5.954ns (97.815%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.582     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y355       LUT5 (Prop_lut5_I4_O)        0.043     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     5.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X134Y355       LUT4 (Prop_lut4_I1_O)        0.043     5.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.243     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y356       LUT5 (Prop_lut5_I4_O)        0.047     5.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 0.133ns (2.185%)  route 5.954ns (97.815%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.582     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y355       LUT5 (Prop_lut5_I4_O)        0.043     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     5.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X134Y355       LUT4 (Prop_lut4_I1_O)        0.043     5.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.243     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y356       LUT5 (Prop_lut5_I4_O)        0.047     5.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 0.133ns (2.185%)  route 5.954ns (97.815%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.582     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y355       LUT5 (Prop_lut5_I4_O)        0.043     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     5.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X134Y355       LUT4 (Prop_lut4_I1_O)        0.043     5.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.243     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y356       LUT5 (Prop_lut5_I4_O)        0.047     5.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 0.133ns (2.185%)  route 5.954ns (97.815%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.582     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y355       LUT5 (Prop_lut5_I4_O)        0.043     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     5.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X134Y355       LUT4 (Prop_lut4_I1_O)        0.043     5.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.243     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y356       LUT5 (Prop_lut5_I4_O)        0.047     5.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 0.133ns (2.185%)  route 5.954ns (97.815%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.582     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y355       LUT5 (Prop_lut5_I4_O)        0.043     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.741     5.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X134Y355       LUT4 (Prop_lut4_I1_O)        0.043     5.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.243     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y356       LUT5 (Prop_lut5_I4_O)        0.047     5.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.389     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.345     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X129Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 0.086ns (1.468%)  route 5.774ns (98.532%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.786     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y353       LUT5 (Prop_lut5_I0_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.491     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X127Y354       LUT3 (Prop_lut3_I1_O)        0.043     5.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.497     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X123Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.344     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 0.086ns (1.478%)  route 5.731ns (98.522%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.786     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y353       LUT5 (Prop_lut5_I0_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.946     5.774    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X128Y352       LUT4 (Prop_lut4_I1_O)        0.043     5.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.000     5.817    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[9]
    SLICE_X128Y352       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.346     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X128Y352       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 0.086ns (1.480%)  route 5.727ns (98.520%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.582     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y355       LUT5 (Prop_lut5_I4_O)        0.043     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.737     5.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X134Y355       LUT4 (Prop_lut4_I2_O)        0.043     5.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.408     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X135Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.406     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X135Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 0.086ns (1.480%)  route 5.727ns (98.520%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.582     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X125Y355       LUT5 (Prop_lut5_I4_O)        0.043     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.737     5.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X134Y355       LUT4 (Prop_lut4_I2_O)        0.043     5.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.408     5.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X135Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     1.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         1.406     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X135Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.028ns (1.555%)  route 1.773ns (98.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.773     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X122Y356       LUT5 (Prop_lut5_I1_O)        0.028     1.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1_n_0
    SLICE_X122Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X122Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.028ns (1.554%)  route 1.774ns (98.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X122Y356       LUT5 (Prop_lut5_I1_O)        0.028     1.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1_n_0
    SLICE_X122Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X122Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.028ns (1.536%)  route 1.795ns (98.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.795     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X121Y355       LUT5 (Prop_lut5_I2_O)        0.028     1.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X121Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X121Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.028ns (1.528%)  route 1.804ns (98.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.804     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X120Y355       LUT5 (Prop_lut5_I1_O)        0.028     1.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
    SLICE_X120Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X120Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.028ns (1.526%)  route 1.807ns (98.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.807     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X120Y357       LUT5 (Prop_lut5_I1_O)        0.028     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1_n_0
    SLICE_X120Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.940     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X120Y357       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.028ns (1.501%)  route 1.838ns (98.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.838     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X123Y354       LUT5 (Prop_lut5_I1_O)        0.028     1.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1_n_0
    SLICE_X123Y354       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X123Y354       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.028ns (1.498%)  route 1.841ns (98.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.841     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X122Y356       LUT5 (Prop_lut5_I1_O)        0.028     1.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1_n_0
    SLICE_X122Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X122Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.028ns (1.497%)  route 1.842ns (98.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.842     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X122Y356       LUT5 (Prop_lut5_I1_O)        0.028     1.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1_n_0
    SLICE_X122Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X122Y356       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.028ns (1.489%)  route 1.852ns (98.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.852     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X121Y355       LUT5 (Prop_lut5_I1_O)        0.028     1.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1_n_0
    SLICE_X121Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.941     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X121Y355       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.000ns (0.000%)  route 1.882ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.882     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X125Y352       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=514, routed)         0.943     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X125Y352       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C





