# start of do file

set dofile_auto_repaint off
do f:/pcb/cadence_pcb/fpga_ccd/allegro/fpga_ccd_2_physical.do
do f:/pcb/cadence_pcb/fpga_ccd/allegro/fpga_ccd_2_timing.do
do f:/pcb/cadence_pcb/fpga_ccd/allegro/fpga_ccd_2_shielding.do
do f:/pcb/cadence_pcb/fpga_ccd/allegro/fpga_ccd_2_diffpair.do
set stub_viols_cost off
set reroute_order_viols on

# end of do file