0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/28F640P30.v,1539247350,verilog,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/clock.v,1539247350,verilog,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/BankLib.h,1539247350,verilog,,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1539247350,verilog,,,,,,,,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/TimingData.h,1539247350,verilog,,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/UserData.h,1539247350,verilog,,,,,,,,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/data.h,1539247350,verilog,,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/include/def.h,1539247350,verilog,,,,,,,,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/sram_model.v,1539247350,verilog,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/tb.sv,1539247350,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1539247350,verilog,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/async.v,1539247350,verilog,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sim_1/new/clock.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/thinpad_top.v,1539247350,verilog,,C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/vga.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/mip32_cpu_making/thinpad_top.srcs/sources_1/new/vga.v,1539247350,verilog,,,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
