

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Mon Jul  3 03:34:17 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       unroll_all
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.762 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.264 us | 0.264 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     54|       0|    1042|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     629|    -|
|Register         |        -|      -|     866|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     54|     866|    1671|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      4|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_887_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_893_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_905_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_910_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_921_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_926_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_957_p2           |     *    |      3|  0|  20|          32|          32|
    |grp_fu_962_p2           |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_1_fu_999_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_2_fu_1011_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_3_fu_1016_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_4_fu_1027_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_5_fu_1031_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_60_fu_1090_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_61_fu_1095_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_6_fu_1035_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_7_fu_1040_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_fu_993_p2      |     *    |      3|  0|  20|          32|          32|
    |add_ln11_12_fu_1078_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_13_fu_1083_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_1_fu_1021_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_2_fu_1063_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln11_3_fu_1045_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln11_4_fu_1051_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln11_52_fu_1100_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_54_fu_1104_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_55_fu_1110_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_5_fu_1057_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln11_6_fu_1067_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln11_9_fu_1073_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln11_fu_1005_p2     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_899_p2           |     +    |      0|  0|  39|          32|          32|
    |grp_fu_915_p2           |     +    |      0|  0|  39|          32|          32|
    |grp_fu_931_p2           |     +    |      0|  0|  39|          32|          32|
    |grp_fu_967_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_973_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_979_p2           |     +    |      0|  0|  32|          32|          32|
    |grp_fu_985_p2           |     +    |      0|  0|  32|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     54|  0|1042|        1216|        1216|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |M_address0      |  149|         33|    6|        198|
    |M_address1      |  149|         33|    6|        198|
    |V_In_address0   |   27|          5|    3|         15|
    |V_In_address1   |   27|          5|    3|         15|
    |V_Out_address0  |   27|          5|    3|         15|
    |V_Out_address1  |   27|          5|    3|         15|
    |V_Out_d0        |   15|          3|   32|         96|
    |V_Out_d1        |   21|          4|   32|        128|
    |ap_NS_fsm       |  157|         35|    1|         35|
    |grp_fu_887_p0   |   15|          3|   32|         96|
    |grp_fu_893_p0   |   15|          3|   32|         96|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  629|        134|  153|        907|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |M_load_2_reg_1147     |  32|   0|   32|          0|
    |M_load_3_reg_1152     |  32|   0|   32|          0|
    |M_load_4_reg_1167     |  32|   0|   32|          0|
    |M_load_5_reg_1172     |  32|   0|   32|          0|
    |M_load_6_reg_1197     |  32|   0|   32|          0|
    |M_load_7_reg_1202     |  32|   0|   32|          0|
    |V_In_load_1_reg_1222  |  32|   0|   32|          0|
    |V_In_load_2_reg_1252  |  32|   0|   32|          0|
    |V_In_load_3_reg_1257  |  32|   0|   32|          0|
    |V_In_load_4_reg_1292  |  32|   0|   32|          0|
    |V_In_load_5_reg_1299  |  32|   0|   32|          0|
    |V_In_load_6_reg_1326  |  32|   0|   32|          0|
    |V_In_load_7_reg_1331  |  32|   0|   32|          0|
    |V_In_load_reg_1217    |  32|   0|   32|          0|
    |add_ln11_11_reg_1341  |  32|   0|   32|          0|
    |add_ln11_1_reg_1272   |  32|   0|   32|          0|
    |add_ln11_5_reg_1336   |  32|   0|   32|          0|
    |add_ln11_8_reg_1277   |  32|   0|   32|          0|
    |add_ln11_reg_1237     |  32|   0|   32|          0|
    |ap_CS_fsm             |  34|   0|   34|          0|
    |mul_ln11_60_reg_1576  |  32|   0|   32|          0|
    |mul_ln11_61_reg_1581  |  32|   0|   32|          0|
    |reg_937               |  32|   0|   32|          0|
    |reg_941               |  32|   0|   32|          0|
    |reg_945               |  32|   0|   32|          0|
    |reg_949               |  32|   0|   32|          0|
    |reg_953               |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 866|   0|  866|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_address0      | out |    6|  ap_memory |       M       |     array    |
|M_ce0           | out |    1|  ap_memory |       M       |     array    |
|M_q0            |  in |   32|  ap_memory |       M       |     array    |
|M_address1      | out |    6|  ap_memory |       M       |     array    |
|M_ce1           | out |    1|  ap_memory |       M       |     array    |
|M_q1            |  in |   32|  ap_memory |       M       |     array    |
|V_In_address0   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce0        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q0         |  in |   32|  ap_memory |      V_In     |     array    |
|V_In_address1   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce1        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q1         |  in |   32|  ap_memory |      V_In     |     array    |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
|V_Out_address1  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce1       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we1       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d1        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

