// Seed: 789771649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
  id_11(
      .id_0(id_6),
      .id_1(id_4),
      .id_2(1),
      .id_3(id_7),
      .id_4(1),
      .id_5(1'h0),
      .id_6(1 == (id_9)),
      .id_7(1 > id_7),
      .id_8(id_10)
  );
  assign id_11 = ~id_8;
endmodule
module module_1;
  final begin
    assume (1);
  end
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
