Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 06:17:56 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_83/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                 1139        0.003        0.000                      0                 1139        2.194        0.000                       0                  1119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.470}        4.939           202.470         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.081        0.000                      0                 1139        0.003        0.000                      0                 1139        2.194        0.000                       0                  1119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 genblk1[61].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.939ns})
  Destination:            reg_out/reg_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.939ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.939ns  (vclock rise@4.939ns - vclock rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.223ns (47.510%)  route 2.456ns (52.490%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 6.562 - 4.939 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.093ns (routing 0.171ns, distribution 0.922ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.155ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, routed)        1.093     2.039    genblk1[61].reg_in/clk_IBUF_BUFG
    SLICE_X118Y532       FDRE                                         r  genblk1[61].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y532       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.118 r  genblk1[61].reg_in/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.066     2.184    genblk1[61].reg_in/Q[0]
    SLICE_X118Y532       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.330 r  genblk1[61].reg_in/reg_out[1]_i_952/O
                         net (fo=1, routed)           0.010     2.340    conv/mul36/reg_out[1]_i_748[0]
    SLICE_X118Y532       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     2.536 r  conv/mul36/reg_out_reg[1]_i_740/O[5]
                         net (fo=2, routed)           0.288     2.824    conv/add000066/out0_5[5]
    SLICE_X121Y534       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.922 r  conv/add000066/reg_out[1]_i_743/O
                         net (fo=1, routed)           0.022     2.944    conv/add000066/reg_out[1]_i_743_n_0
    SLICE_X121Y534       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     3.075 r  conv/add000066/reg_out_reg[1]_i_453/O[6]
                         net (fo=2, routed)           0.188     3.263    conv/add000066/reg_out_reg[1]_i_453_n_9
    SLICE_X121Y531       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.353 r  conv/add000066/reg_out[1]_i_463/O
                         net (fo=1, routed)           0.015     3.368    conv/add000066/reg_out[1]_i_463_n_0
    SLICE_X121Y531       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.485 r  conv/add000066/reg_out_reg[1]_i_252/CO[7]
                         net (fo=1, routed)           0.026     3.511    conv/add000066/reg_out_reg[1]_i_252_n_0
    SLICE_X121Y532       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.567 r  conv/add000066/reg_out_reg[1]_i_243/O[0]
                         net (fo=1, routed)           0.449     4.016    conv/add000066/reg_out_reg[1]_i_243_n_15
    SLICE_X122Y531       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.066 r  conv/add000066/reg_out[1]_i_128/O
                         net (fo=1, routed)           0.009     4.075    conv/add000066/reg_out[1]_i_128_n_0
    SLICE_X122Y531       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.279 r  conv/add000066/reg_out_reg[1]_i_53/O[4]
                         net (fo=2, routed)           0.319     4.598    conv/add000066/reg_out_reg[1]_i_53_n_11
    SLICE_X125Y531       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     4.780 r  conv/add000066/reg_out_reg[21]_i_35/O[5]
                         net (fo=2, routed)           0.191     4.971    conv/add000066/reg_out_reg[21]_i_35_n_10
    SLICE_X126Y531       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.094 r  conv/add000066/reg_out[17]_i_21/O
                         net (fo=1, routed)           0.008     5.102    conv/add000066/reg_out[17]_i_21_n_0
    SLICE_X126Y531       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.217 r  conv/add000066/reg_out_reg[17]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.243    conv/add000066/reg_out_reg[17]_i_19_n_0
    SLICE_X126Y532       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.299 r  conv/add000066/reg_out_reg[21]_i_28/O[0]
                         net (fo=1, routed)           0.222     5.521    conv/add000066/reg_out_reg[21]_i_28_n_15
    SLICE_X125Y529       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     5.646 r  conv/add000066/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.013     5.659    conv/add000066/reg_out[21]_i_15_n_0
    SLICE_X125Y529       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.793 r  conv/add000066/reg_out_reg[21]_i_3/O[2]
                         net (fo=3, routed)           0.228     6.021    conv/add000050/reg_out_reg[21][0]
    SLICE_X126Y529       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     6.071 r  conv/add000050/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.009     6.080    conv/add000066/reg_out_reg[21]_0[0]
    SLICE_X126Y529       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.284 r  conv/add000066/reg_out_reg[21]_i_2/O[4]
                         net (fo=2, routed)           0.122     6.406    reg_out/a[21]
    SLICE_X126Y528       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     6.473 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.245     6.718    reg_out/reg_out[21]_i_1_n_0
    SLICE_X125Y528       FDRE                                         r  reg_out/reg_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.939     4.939 r  
    AP13                                              0.000     4.939 r  clk (IN)
                         net (fo=0)                   0.000     4.939    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.284 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.284    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.284 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.571    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.595 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, routed)        0.967     6.562    reg_out/clk_IBUF_BUFG
    SLICE_X125Y528       FDRE                                         r  reg_out/reg_out_reg[18]/C
                         clock pessimism              0.348     6.909    
                         clock uncertainty           -0.035     6.874    
    SLICE_X125Y528       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     6.800    reg_out/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.800    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 demux/genblk1[54].z_reg[54][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.939ns})
  Destination:            genblk1[54].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.939ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      0.932ns (routing 0.155ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.171ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, routed)        0.932     1.588    demux/clk_IBUF_BUFG
    SLICE_X118Y529       FDRE                                         r  demux/genblk1[54].z_reg[54][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y529       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.648 r  demux/genblk1[54].z_reg[54][1]/Q
                         net (fo=1, routed)           0.112     1.760    genblk1[54].reg_in/D[1]
    SLICE_X120Y528       FDRE                                         r  genblk1[54].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, routed)        1.096     2.042    genblk1[54].reg_in/clk_IBUF_BUFG
    SLICE_X120Y528       FDRE                                         r  genblk1[54].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.348     1.695    
    SLICE_X120Y528       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.757    genblk1[54].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.470 }
Period(ns):         4.939
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.939       3.649      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.469       2.194      SLICE_X119Y538  genblk1[112].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.470       2.194      SLICE_X115Y537  demux/genblk1[119].z_reg[119][1]/C



