.rtl_screen -top_module {ipsxe_fft_core_only} -include_path {<C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj>} -design_files {<D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/fft_demo_00.v|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/pnr/core_only/ipsxe_fft_core_only.v|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/distram_sreg/ipsxe_fft_distram_sreg.v|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v|work><D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v|work>}