circuit Top : @[:@2.0]
  module ITD : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_opCode : UInt<7> @[:@6.4]
    output io_RType : UInt<1> @[:@6.4]
    output io_Load : UInt<1> @[:@6.4]
    output io_Store : UInt<1> @[:@6.4]
    output io_Branch : UInt<1> @[:@6.4]
    output io_IType : UInt<1> @[:@6.4]
    output io_Jalr : UInt<1> @[:@6.4]
    output io_Jal : UInt<1> @[:@6.4]
    output io_Lui : UInt<1> @[:@6.4]
  
    node _T_32 = eq(io_opCode, UInt<6>("h33")) @[ITD.scala 27:24:@16.4]
    node _T_35 = eq(io_opCode, UInt<2>("h3")) @[ITD.scala 29:30:@21.6]
    node _T_38 = eq(io_opCode, UInt<6>("h23")) @[ITD.scala 31:30:@26.8]
    node _T_41 = eq(io_opCode, UInt<7>("h63")) @[ITD.scala 33:30:@31.10]
    node _T_44 = eq(io_opCode, UInt<5>("h13")) @[ITD.scala 35:30:@36.12]
    node _T_47 = eq(io_opCode, UInt<7>("h67")) @[ITD.scala 37:30:@41.14]
    node _T_50 = eq(io_opCode, UInt<7>("h6f")) @[ITD.scala 39:30:@46.16]
    node _T_53 = eq(io_opCode, UInt<6>("h37")) @[ITD.scala 41:30:@51.18]
    node _GEN_0 = mux(_T_53, UInt<1>("h1"), UInt<1>("h0")) @[ITD.scala 41:47:@52.18]
    node _GEN_1 = mux(_T_50, UInt<1>("h1"), UInt<1>("h0")) @[ITD.scala 39:47:@47.16]
    node _GEN_2 = mux(_T_50, UInt<1>("h0"), _GEN_0) @[ITD.scala 39:47:@47.16]
    node _GEN_3 = mux(_T_47, UInt<1>("h1"), UInt<1>("h0")) @[ITD.scala 37:47:@42.14]
    node _GEN_4 = mux(_T_47, UInt<1>("h0"), _GEN_1) @[ITD.scala 37:47:@42.14]
    node _GEN_5 = mux(_T_47, UInt<1>("h0"), _GEN_2) @[ITD.scala 37:47:@42.14]
    node _GEN_6 = mux(_T_44, UInt<1>("h1"), UInt<1>("h0")) @[ITD.scala 35:47:@37.12]
    node _GEN_7 = mux(_T_44, UInt<1>("h0"), _GEN_3) @[ITD.scala 35:47:@37.12]
    node _GEN_8 = mux(_T_44, UInt<1>("h0"), _GEN_4) @[ITD.scala 35:47:@37.12]
    node _GEN_9 = mux(_T_44, UInt<1>("h0"), _GEN_5) @[ITD.scala 35:47:@37.12]
    node _GEN_10 = mux(_T_41, UInt<1>("h1"), UInt<1>("h0")) @[ITD.scala 33:47:@32.10]
    node _GEN_11 = mux(_T_41, UInt<1>("h0"), _GEN_6) @[ITD.scala 33:47:@32.10]
    node _GEN_12 = mux(_T_41, UInt<1>("h0"), _GEN_7) @[ITD.scala 33:47:@32.10]
    node _GEN_13 = mux(_T_41, UInt<1>("h0"), _GEN_8) @[ITD.scala 33:47:@32.10]
    node _GEN_14 = mux(_T_41, UInt<1>("h0"), _GEN_9) @[ITD.scala 33:47:@32.10]
    node _GEN_15 = mux(_T_38, UInt<1>("h1"), UInt<1>("h0")) @[ITD.scala 31:47:@27.8]
    node _GEN_16 = mux(_T_38, UInt<1>("h0"), _GEN_10) @[ITD.scala 31:47:@27.8]
    node _GEN_17 = mux(_T_38, UInt<1>("h0"), _GEN_11) @[ITD.scala 31:47:@27.8]
    node _GEN_18 = mux(_T_38, UInt<1>("h0"), _GEN_12) @[ITD.scala 31:47:@27.8]
    node _GEN_19 = mux(_T_38, UInt<1>("h0"), _GEN_13) @[ITD.scala 31:47:@27.8]
    node _GEN_20 = mux(_T_38, UInt<1>("h0"), _GEN_14) @[ITD.scala 31:47:@27.8]
    node _GEN_21 = mux(_T_35, UInt<1>("h1"), UInt<1>("h0")) @[ITD.scala 29:47:@22.6]
    node _GEN_22 = mux(_T_35, UInt<1>("h0"), _GEN_15) @[ITD.scala 29:47:@22.6]
    node _GEN_23 = mux(_T_35, UInt<1>("h0"), _GEN_16) @[ITD.scala 29:47:@22.6]
    node _GEN_24 = mux(_T_35, UInt<1>("h0"), _GEN_17) @[ITD.scala 29:47:@22.6]
    node _GEN_25 = mux(_T_35, UInt<1>("h0"), _GEN_18) @[ITD.scala 29:47:@22.6]
    node _GEN_26 = mux(_T_35, UInt<1>("h0"), _GEN_19) @[ITD.scala 29:47:@22.6]
    node _GEN_27 = mux(_T_35, UInt<1>("h0"), _GEN_20) @[ITD.scala 29:47:@22.6]
    node _GEN_28 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[ITD.scala 27:41:@17.4]
    node _GEN_29 = mux(_T_32, UInt<1>("h0"), _GEN_21) @[ITD.scala 27:41:@17.4]
    node _GEN_30 = mux(_T_32, UInt<1>("h0"), _GEN_22) @[ITD.scala 27:41:@17.4]
    node _GEN_31 = mux(_T_32, UInt<1>("h0"), _GEN_23) @[ITD.scala 27:41:@17.4]
    node _GEN_32 = mux(_T_32, UInt<1>("h0"), _GEN_24) @[ITD.scala 27:41:@17.4]
    node _GEN_33 = mux(_T_32, UInt<1>("h0"), _GEN_25) @[ITD.scala 27:41:@17.4]
    node _GEN_34 = mux(_T_32, UInt<1>("h0"), _GEN_26) @[ITD.scala 27:41:@17.4]
    node _GEN_35 = mux(_T_32, UInt<1>("h0"), _GEN_27) @[ITD.scala 27:41:@17.4]
    io_RType <= _GEN_28 @[ITD.scala 18:18:@8.4 ITD.scala 28:26:@18.6]
    io_Load <= _GEN_29 @[ITD.scala 19:17:@9.4 ITD.scala 30:25:@23.8]
    io_Store <= _GEN_30 @[ITD.scala 20:18:@10.4 ITD.scala 32:26:@28.10]
    io_Branch <= _GEN_31 @[ITD.scala 21:19:@11.4 ITD.scala 34:27:@33.12]
    io_IType <= _GEN_32 @[ITD.scala 22:18:@12.4 ITD.scala 36:26:@38.14]
    io_Jalr <= _GEN_33 @[ITD.scala 23:17:@13.4 ITD.scala 38:25:@43.16]
    io_Jal <= _GEN_34 @[ITD.scala 24:16:@14.4 ITD.scala 40:24:@48.18]
    io_Lui <= _GEN_35 @[ITD.scala 25:16:@15.4 ITD.scala 42:24:@53.20]

  module CD : @[:@56.2]
    input clock : Clock @[:@57.4]
    input reset : UInt<1> @[:@58.4]
    input io_RType : UInt<1> @[:@59.4]
    input io_Load : UInt<1> @[:@59.4]
    input io_Store : UInt<1> @[:@59.4]
    input io_SBType : UInt<1> @[:@59.4]
    input io_IType : UInt<1> @[:@59.4]
    input io_Jalr : UInt<1> @[:@59.4]
    input io_Jal : UInt<1> @[:@59.4]
    input io_Lui : UInt<1> @[:@59.4]
    output io_MemWrite : UInt<1> @[:@59.4]
    output io_Branch : UInt<1> @[:@59.4]
    output io_MemRead : UInt<1> @[:@59.4]
    output io_RegWrite : UInt<1> @[:@59.4]
    output io_MemToReg : UInt<1> @[:@59.4]
    output io_AluOp : UInt<3> @[:@59.4]
    output io_Operand_aSel : UInt<2> @[:@59.4]
    output io_Operand_bSel : UInt<1> @[:@59.4]
    output io_ExtendSel : UInt<2> @[:@59.4]
    output io_NextPcSel : UInt<2> @[:@59.4]
  
    node _T_52 = eq(io_RType, UInt<1>("h1")) @[CD.scala 41:31:@71.4]
    node _T_55 = eq(io_Load, UInt<1>("h1")) @[CD.scala 43:36:@76.6]
    node _T_62 = eq(io_Store, UInt<1>("h1")) @[CD.scala 49:37:@85.8]
    node _T_68 = eq(io_SBType, UInt<1>("h1")) @[CD.scala 54:38:@93.10]
    node _T_73 = eq(io_IType, UInt<1>("h1")) @[CD.scala 58:37:@100.12]
    node _T_78 = eq(io_Jalr, UInt<1>("h1")) @[CD.scala 62:36:@107.14]
    node _T_84 = eq(io_Jal, UInt<1>("h1")) @[CD.scala 67:35:@115.16]
    node _T_90 = eq(io_Lui, UInt<1>("h1")) @[CD.scala 73:35:@123.18]
    node _GEN_0 = mux(_T_90, UInt<1>("h1"), UInt<1>("h0")) @[CD.scala 73:43:@124.18]
    node _GEN_1 = mux(_T_90, UInt<3>("h6"), UInt<1>("h0")) @[CD.scala 73:43:@124.18]
    node _GEN_2 = mux(_T_90, UInt<2>("h3"), UInt<1>("h0")) @[CD.scala 73:43:@124.18]
    node _GEN_3 = mux(_T_84, UInt<1>("h1"), _GEN_0) @[CD.scala 67:43:@116.16]
    node _GEN_4 = mux(_T_84, UInt<2>("h3"), _GEN_1) @[CD.scala 67:43:@116.16]
    node _GEN_5 = mux(_T_84, UInt<2>("h2"), _GEN_2) @[CD.scala 67:43:@116.16]
    node _GEN_6 = mux(_T_84, UInt<2>("h2"), UInt<1>("h0")) @[CD.scala 67:43:@116.16]
    node _GEN_7 = mux(_T_84, UInt<1>("h0"), _GEN_0) @[CD.scala 67:43:@116.16]
    node _GEN_8 = mux(_T_78, UInt<1>("h1"), _GEN_3) @[CD.scala 62:44:@108.14]
    node _GEN_9 = mux(_T_78, UInt<2>("h3"), _GEN_4) @[CD.scala 62:44:@108.14]
    node _GEN_10 = mux(_T_78, UInt<2>("h2"), _GEN_5) @[CD.scala 62:44:@108.14]
    node _GEN_11 = mux(_T_78, UInt<2>("h3"), _GEN_6) @[CD.scala 62:44:@108.14]
    node _GEN_12 = mux(_T_78, UInt<1>("h0"), _GEN_7) @[CD.scala 62:44:@108.14]
    node _GEN_13 = mux(_T_73, UInt<1>("h1"), _GEN_8) @[CD.scala 58:45:@101.12]
    node _GEN_14 = mux(_T_73, UInt<1>("h1"), _GEN_9) @[CD.scala 58:45:@101.12]
    node _GEN_15 = mux(_T_73, UInt<1>("h1"), _GEN_12) @[CD.scala 58:45:@101.12]
    node _GEN_16 = mux(_T_73, UInt<1>("h0"), _GEN_10) @[CD.scala 58:45:@101.12]
    node _GEN_17 = mux(_T_73, UInt<1>("h0"), _GEN_11) @[CD.scala 58:45:@101.12]
    node _GEN_18 = mux(_T_73, UInt<1>("h0"), _GEN_12) @[CD.scala 58:45:@101.12]
    node _GEN_19 = mux(_T_68, UInt<1>("h1"), UInt<1>("h0")) @[CD.scala 54:46:@94.10]
    node _GEN_20 = mux(_T_68, UInt<2>("h2"), _GEN_14) @[CD.scala 54:46:@94.10]
    node _GEN_21 = mux(_T_68, UInt<1>("h1"), _GEN_17) @[CD.scala 54:46:@94.10]
    node _GEN_22 = mux(_T_68, UInt<1>("h0"), _GEN_13) @[CD.scala 54:46:@94.10]
    node _GEN_23 = mux(_T_68, UInt<1>("h0"), _GEN_15) @[CD.scala 54:46:@94.10]
    node _GEN_24 = mux(_T_68, UInt<1>("h0"), _GEN_16) @[CD.scala 54:46:@94.10]
    node _GEN_25 = mux(_T_68, UInt<1>("h0"), _GEN_18) @[CD.scala 54:46:@94.10]
    node _GEN_26 = mux(_T_62, UInt<1>("h1"), UInt<1>("h0")) @[CD.scala 49:45:@86.8]
    node _GEN_27 = mux(_T_62, UInt<3>("h5"), _GEN_20) @[CD.scala 49:45:@86.8]
    node _GEN_28 = mux(_T_62, UInt<1>("h1"), _GEN_23) @[CD.scala 49:45:@86.8]
    node _GEN_29 = mux(_T_62, UInt<2>("h2"), _GEN_25) @[CD.scala 49:45:@86.8]
    node _GEN_30 = mux(_T_62, UInt<1>("h0"), _GEN_19) @[CD.scala 49:45:@86.8]
    node _GEN_31 = mux(_T_62, UInt<1>("h0"), _GEN_21) @[CD.scala 49:45:@86.8]
    node _GEN_32 = mux(_T_62, UInt<1>("h0"), _GEN_22) @[CD.scala 49:45:@86.8]
    node _GEN_33 = mux(_T_62, UInt<1>("h0"), _GEN_24) @[CD.scala 49:45:@86.8]
    node _GEN_34 = mux(_T_55, UInt<1>("h1"), UInt<1>("h0")) @[CD.scala 43:44:@77.6]
    node _GEN_35 = mux(_T_55, UInt<1>("h1"), _GEN_32) @[CD.scala 43:44:@77.6]
    node _GEN_36 = mux(_T_55, UInt<3>("h4"), _GEN_27) @[CD.scala 43:44:@77.6]
    node _GEN_37 = mux(_T_55, UInt<1>("h1"), _GEN_28) @[CD.scala 43:44:@77.6]
    node _GEN_38 = mux(_T_55, UInt<1>("h0"), _GEN_26) @[CD.scala 43:44:@77.6]
    node _GEN_39 = mux(_T_55, UInt<1>("h0"), _GEN_29) @[CD.scala 43:44:@77.6]
    node _GEN_40 = mux(_T_55, UInt<1>("h0"), _GEN_30) @[CD.scala 43:44:@77.6]
    node _GEN_41 = mux(_T_55, UInt<1>("h0"), _GEN_31) @[CD.scala 43:44:@77.6]
    node _GEN_42 = mux(_T_55, UInt<1>("h0"), _GEN_33) @[CD.scala 43:44:@77.6]
    node _GEN_43 = mux(_T_52, UInt<1>("h1"), _GEN_35) @[CD.scala 41:39:@72.4]
    node _GEN_44 = mux(_T_52, UInt<1>("h0"), _GEN_34) @[CD.scala 41:39:@72.4]
    node _GEN_45 = mux(_T_52, UInt<1>("h0"), _GEN_36) @[CD.scala 41:39:@72.4]
    node _GEN_46 = mux(_T_52, UInt<1>("h0"), _GEN_37) @[CD.scala 41:39:@72.4]
    node _GEN_47 = mux(_T_52, UInt<1>("h0"), _GEN_38) @[CD.scala 41:39:@72.4]
    node _GEN_48 = mux(_T_52, UInt<1>("h0"), _GEN_39) @[CD.scala 41:39:@72.4]
    node _GEN_49 = mux(_T_52, UInt<1>("h0"), _GEN_40) @[CD.scala 41:39:@72.4]
    node _GEN_50 = mux(_T_52, UInt<1>("h0"), _GEN_41) @[CD.scala 41:39:@72.4]
    node _GEN_51 = mux(_T_52, UInt<1>("h0"), _GEN_42) @[CD.scala 41:39:@72.4]
    io_MemWrite <= _GEN_47 @[CD.scala 29:29:@61.4 CD.scala 50:37:@87.10]
    io_Branch <= _GEN_49 @[CD.scala 30:27:@62.4 CD.scala 55:35:@95.12]
    io_MemRead <= _GEN_44 @[CD.scala 31:28:@63.4 CD.scala 44:36:@78.8]
    io_RegWrite <= _GEN_43 @[CD.scala 32:29:@64.4 CD.scala 42:37:@73.6 CD.scala 45:37:@79.8 CD.scala 59:37:@102.14 CD.scala 63:37:@109.16 CD.scala 68:37:@117.18 CD.scala 74:37:@125.20]
    io_MemToReg <= _GEN_44 @[CD.scala 33:29:@65.4 CD.scala 46:37:@80.8]
    io_AluOp <= _GEN_45 @[CD.scala 34:26:@66.4 CD.scala 47:34:@81.8 CD.scala 51:34:@88.10 CD.scala 56:34:@96.12 CD.scala 60:34:@103.14 CD.scala 64:34:@110.16 CD.scala 69:34:@118.18 CD.scala 75:34:@126.20]
    io_Operand_aSel <= _GEN_51 @[CD.scala 35:33:@67.4 CD.scala 65:41:@111.16 CD.scala 70:41:@119.18 CD.scala 76:41:@127.20]
    io_Operand_bSel <= _GEN_46 @[CD.scala 36:33:@68.4 CD.scala 48:41:@82.8 CD.scala 52:41:@89.10 CD.scala 61:41:@104.14 CD.scala 77:41:@128.20]
    io_ExtendSel <= _GEN_48 @[CD.scala 37:30:@69.4 CD.scala 53:38:@90.10 CD.scala 78:38:@129.20]
    io_NextPcSel <= _GEN_50 @[CD.scala 38:30:@70.4 CD.scala 57:38:@97.12 CD.scala 66:38:@112.16 CD.scala 71:38:@120.18]

  module Control : @[:@132.2]
    input clock : Clock @[:@133.4]
    input reset : UInt<1> @[:@134.4]
    input io_OpCode : UInt<7> @[:@135.4]
    output io_MemWrite : UInt<1> @[:@135.4]
    output io_Branch : UInt<1> @[:@135.4]
    output io_MemRead : UInt<1> @[:@135.4]
    output io_RegWrite : UInt<1> @[:@135.4]
    output io_MemToReg : UInt<1> @[:@135.4]
    output io_AluOp : UInt<3> @[:@135.4]
    output io_Operand_aSel : UInt<2> @[:@135.4]
    output io_Operand_bSel : UInt<1> @[:@135.4]
    output io_ExtendSel : UInt<2> @[:@135.4]
    output io_NextPcSel : UInt<2> @[:@135.4]
  
    inst ID of ITD @[Control.scala 21:32:@137.4]
    inst CD of CD @[Control.scala 22:32:@140.4]
    io_MemWrite <= CD.io_MemWrite @[Control.scala 36:29:@152.4]
    io_Branch <= CD.io_Branch @[Control.scala 37:27:@153.4]
    io_MemRead <= CD.io_MemRead @[Control.scala 38:28:@154.4]
    io_RegWrite <= CD.io_RegWrite @[Control.scala 39:29:@155.4]
    io_MemToReg <= CD.io_MemToReg @[Control.scala 40:29:@156.4]
    io_AluOp <= CD.io_AluOp @[Control.scala 41:26:@157.4]
    io_Operand_aSel <= CD.io_Operand_aSel @[Control.scala 42:33:@158.4]
    io_Operand_bSel <= CD.io_Operand_bSel @[Control.scala 43:33:@159.4]
    io_ExtendSel <= CD.io_ExtendSel @[Control.scala 44:30:@160.4]
    io_NextPcSel <= CD.io_NextPcSel @[Control.scala 45:30:@161.4]
    ID.clock <= clock @[:@138.4]
    ID.reset <= reset @[:@139.4]
    ID.io_opCode <= io_OpCode @[Control.scala 24:30:@143.4]
    CD.clock <= clock @[:@141.4]
    CD.reset <= reset @[:@142.4]
    CD.io_RType <= ID.io_RType @[Control.scala 27:29:@144.4]
    CD.io_Load <= ID.io_Load @[Control.scala 28:28:@145.4]
    CD.io_Store <= ID.io_Store @[Control.scala 29:29:@146.4]
    CD.io_SBType <= ID.io_Branch @[Control.scala 30:30:@147.4]
    CD.io_IType <= ID.io_IType @[Control.scala 31:29:@148.4]
    CD.io_Jalr <= ID.io_Jalr @[Control.scala 32:28:@149.4]
    CD.io_Jal <= ID.io_Jal @[Control.scala 33:27:@150.4]
    CD.io_Lui <= ID.io_Lui @[Control.scala 34:27:@151.4]

  module RegFile : @[:@163.2]
    input clock : Clock @[:@164.4]
    input reset : UInt<1> @[:@165.4]
    input io_RegWrite : UInt<1> @[:@166.4]
    input io_rs1 : UInt<5> @[:@166.4]
    input io_rs2 : UInt<5> @[:@166.4]
    input io_rd : UInt<5> @[:@166.4]
    input io_WriteData : SInt<32> @[:@166.4]
    output io_rd1 : SInt<32> @[:@166.4]
    output io_rd2 : SInt<32> @[:@166.4]
  
    reg registers_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_0) @[RegFile.scala 17:28:@168.4]
    reg registers_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_1) @[RegFile.scala 17:28:@168.4]
    reg registers_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_2) @[RegFile.scala 17:28:@168.4]
    reg registers_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_3) @[RegFile.scala 17:28:@168.4]
    reg registers_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_4) @[RegFile.scala 17:28:@168.4]
    reg registers_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_5) @[RegFile.scala 17:28:@168.4]
    reg registers_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_6) @[RegFile.scala 17:28:@168.4]
    reg registers_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_7) @[RegFile.scala 17:28:@168.4]
    reg registers_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_8) @[RegFile.scala 17:28:@168.4]
    reg registers_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_9) @[RegFile.scala 17:28:@168.4]
    reg registers_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_10) @[RegFile.scala 17:28:@168.4]
    reg registers_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_11) @[RegFile.scala 17:28:@168.4]
    reg registers_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_12) @[RegFile.scala 17:28:@168.4]
    reg registers_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_13) @[RegFile.scala 17:28:@168.4]
    reg registers_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_14) @[RegFile.scala 17:28:@168.4]
    reg registers_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_15) @[RegFile.scala 17:28:@168.4]
    reg registers_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_16) @[RegFile.scala 17:28:@168.4]
    reg registers_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_17) @[RegFile.scala 17:28:@168.4]
    reg registers_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_18) @[RegFile.scala 17:28:@168.4]
    reg registers_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_19) @[RegFile.scala 17:28:@168.4]
    reg registers_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_20) @[RegFile.scala 17:28:@168.4]
    reg registers_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_21) @[RegFile.scala 17:28:@168.4]
    reg registers_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_22) @[RegFile.scala 17:28:@168.4]
    reg registers_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_23) @[RegFile.scala 17:28:@168.4]
    reg registers_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_24) @[RegFile.scala 17:28:@168.4]
    reg registers_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_25) @[RegFile.scala 17:28:@168.4]
    reg registers_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_26) @[RegFile.scala 17:28:@168.4]
    reg registers_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_27) @[RegFile.scala 17:28:@168.4]
    reg registers_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_28) @[RegFile.scala 17:28:@168.4]
    reg registers_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_29) @[RegFile.scala 17:28:@168.4]
    reg registers_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_30) @[RegFile.scala 17:28:@168.4]
    reg registers_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_31) @[RegFile.scala 17:28:@168.4]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1), registers_0) @[RegFile.scala 19:16:@170.4]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1), registers_1, _GEN_0) @[RegFile.scala 19:16:@170.4]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1), registers_2, _GEN_1) @[RegFile.scala 19:16:@170.4]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1), registers_3, _GEN_2) @[RegFile.scala 19:16:@170.4]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1), registers_4, _GEN_3) @[RegFile.scala 19:16:@170.4]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1), registers_5, _GEN_4) @[RegFile.scala 19:16:@170.4]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1), registers_6, _GEN_5) @[RegFile.scala 19:16:@170.4]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1), registers_7, _GEN_6) @[RegFile.scala 19:16:@170.4]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1), registers_8, _GEN_7) @[RegFile.scala 19:16:@170.4]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1), registers_9, _GEN_8) @[RegFile.scala 19:16:@170.4]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1), registers_10, _GEN_9) @[RegFile.scala 19:16:@170.4]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1), registers_11, _GEN_10) @[RegFile.scala 19:16:@170.4]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1), registers_12, _GEN_11) @[RegFile.scala 19:16:@170.4]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1), registers_13, _GEN_12) @[RegFile.scala 19:16:@170.4]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1), registers_14, _GEN_13) @[RegFile.scala 19:16:@170.4]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1), registers_15, _GEN_14) @[RegFile.scala 19:16:@170.4]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1), registers_16, _GEN_15) @[RegFile.scala 19:16:@170.4]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1), registers_17, _GEN_16) @[RegFile.scala 19:16:@170.4]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1), registers_18, _GEN_17) @[RegFile.scala 19:16:@170.4]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1), registers_19, _GEN_18) @[RegFile.scala 19:16:@170.4]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1), registers_20, _GEN_19) @[RegFile.scala 19:16:@170.4]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1), registers_21, _GEN_20) @[RegFile.scala 19:16:@170.4]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1), registers_22, _GEN_21) @[RegFile.scala 19:16:@170.4]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1), registers_23, _GEN_22) @[RegFile.scala 19:16:@170.4]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1), registers_24, _GEN_23) @[RegFile.scala 19:16:@170.4]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1), registers_25, _GEN_24) @[RegFile.scala 19:16:@170.4]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1), registers_26, _GEN_25) @[RegFile.scala 19:16:@170.4]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1), registers_27, _GEN_26) @[RegFile.scala 19:16:@170.4]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1), registers_28, _GEN_27) @[RegFile.scala 19:16:@170.4]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1), registers_29, _GEN_28) @[RegFile.scala 19:16:@170.4]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1), registers_30, _GEN_29) @[RegFile.scala 19:16:@170.4]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1), registers_31, _GEN_30) @[RegFile.scala 19:16:@170.4]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2), registers_0) @[RegFile.scala 20:16:@171.4]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2), registers_1, _GEN_32) @[RegFile.scala 20:16:@171.4]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2), registers_2, _GEN_33) @[RegFile.scala 20:16:@171.4]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2), registers_3, _GEN_34) @[RegFile.scala 20:16:@171.4]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2), registers_4, _GEN_35) @[RegFile.scala 20:16:@171.4]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2), registers_5, _GEN_36) @[RegFile.scala 20:16:@171.4]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2), registers_6, _GEN_37) @[RegFile.scala 20:16:@171.4]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2), registers_7, _GEN_38) @[RegFile.scala 20:16:@171.4]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2), registers_8, _GEN_39) @[RegFile.scala 20:16:@171.4]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2), registers_9, _GEN_40) @[RegFile.scala 20:16:@171.4]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2), registers_10, _GEN_41) @[RegFile.scala 20:16:@171.4]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2), registers_11, _GEN_42) @[RegFile.scala 20:16:@171.4]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2), registers_12, _GEN_43) @[RegFile.scala 20:16:@171.4]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2), registers_13, _GEN_44) @[RegFile.scala 20:16:@171.4]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2), registers_14, _GEN_45) @[RegFile.scala 20:16:@171.4]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2), registers_15, _GEN_46) @[RegFile.scala 20:16:@171.4]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2), registers_16, _GEN_47) @[RegFile.scala 20:16:@171.4]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2), registers_17, _GEN_48) @[RegFile.scala 20:16:@171.4]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2), registers_18, _GEN_49) @[RegFile.scala 20:16:@171.4]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2), registers_19, _GEN_50) @[RegFile.scala 20:16:@171.4]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2), registers_20, _GEN_51) @[RegFile.scala 20:16:@171.4]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2), registers_21, _GEN_52) @[RegFile.scala 20:16:@171.4]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2), registers_22, _GEN_53) @[RegFile.scala 20:16:@171.4]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2), registers_23, _GEN_54) @[RegFile.scala 20:16:@171.4]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2), registers_24, _GEN_55) @[RegFile.scala 20:16:@171.4]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2), registers_25, _GEN_56) @[RegFile.scala 20:16:@171.4]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2), registers_26, _GEN_57) @[RegFile.scala 20:16:@171.4]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2), registers_27, _GEN_58) @[RegFile.scala 20:16:@171.4]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2), registers_28, _GEN_59) @[RegFile.scala 20:16:@171.4]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2), registers_29, _GEN_60) @[RegFile.scala 20:16:@171.4]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2), registers_30, _GEN_61) @[RegFile.scala 20:16:@171.4]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2), registers_31, _GEN_62) @[RegFile.scala 20:16:@171.4]
    node _T_60 = eq(io_RegWrite, UInt<1>("h1")) @[RegFile.scala 21:26:@172.4]
    node _T_62 = eq(io_rd, UInt<1>("h0")) @[RegFile.scala 22:28:@174.6]
    node _GEN_128 = asSInt(UInt<1>("h0")) @[RegFile.scala 22:43:@175.6]
    node _registers_io_rd = pad(_GEN_128, 32) @[RegFile.scala 23:42:@176.8 RegFile.scala 23:42:@176.8]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd), _registers_io_rd, asSInt(UInt<1>("h0"))) @[RegFile.scala 23:42:@176.8]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd), _registers_io_rd, registers_1) @[RegFile.scala 23:42:@176.8]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd), _registers_io_rd, registers_2) @[RegFile.scala 23:42:@176.8]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd), _registers_io_rd, registers_3) @[RegFile.scala 23:42:@176.8]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd), _registers_io_rd, registers_4) @[RegFile.scala 23:42:@176.8]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd), _registers_io_rd, registers_5) @[RegFile.scala 23:42:@176.8]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd), _registers_io_rd, registers_6) @[RegFile.scala 23:42:@176.8]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd), _registers_io_rd, registers_7) @[RegFile.scala 23:42:@176.8]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd), _registers_io_rd, registers_8) @[RegFile.scala 23:42:@176.8]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd), _registers_io_rd, registers_9) @[RegFile.scala 23:42:@176.8]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd), _registers_io_rd, registers_10) @[RegFile.scala 23:42:@176.8]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd), _registers_io_rd, registers_11) @[RegFile.scala 23:42:@176.8]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd), _registers_io_rd, registers_12) @[RegFile.scala 23:42:@176.8]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd), _registers_io_rd, registers_13) @[RegFile.scala 23:42:@176.8]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd), _registers_io_rd, registers_14) @[RegFile.scala 23:42:@176.8]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd), _registers_io_rd, registers_15) @[RegFile.scala 23:42:@176.8]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd), _registers_io_rd, registers_16) @[RegFile.scala 23:42:@176.8]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd), _registers_io_rd, registers_17) @[RegFile.scala 23:42:@176.8]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd), _registers_io_rd, registers_18) @[RegFile.scala 23:42:@176.8]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd), _registers_io_rd, registers_19) @[RegFile.scala 23:42:@176.8]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd), _registers_io_rd, registers_20) @[RegFile.scala 23:42:@176.8]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd), _registers_io_rd, registers_21) @[RegFile.scala 23:42:@176.8]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd), _registers_io_rd, registers_22) @[RegFile.scala 23:42:@176.8]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd), _registers_io_rd, registers_23) @[RegFile.scala 23:42:@176.8]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd), _registers_io_rd, registers_24) @[RegFile.scala 23:42:@176.8]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd), _registers_io_rd, registers_25) @[RegFile.scala 23:42:@176.8]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd), _registers_io_rd, registers_26) @[RegFile.scala 23:42:@176.8]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd), _registers_io_rd, registers_27) @[RegFile.scala 23:42:@176.8]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd), _registers_io_rd, registers_28) @[RegFile.scala 23:42:@176.8]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd), _registers_io_rd, registers_29) @[RegFile.scala 23:42:@176.8]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd), _registers_io_rd, registers_30) @[RegFile.scala 23:42:@176.8]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd), _registers_io_rd, registers_31) @[RegFile.scala 23:42:@176.8]
    node _registers_io_rd_0 = io_WriteData @[RegFile.scala 25:42:@179.8 RegFile.scala 25:42:@179.8]
    node _GEN_96 = mux(eq(UInt<1>("h0"), io_rd), _registers_io_rd_0, asSInt(UInt<1>("h0"))) @[RegFile.scala 25:42:@179.8]
    node _GEN_97 = mux(eq(UInt<1>("h1"), io_rd), _registers_io_rd_0, registers_1) @[RegFile.scala 25:42:@179.8]
    node _GEN_98 = mux(eq(UInt<2>("h2"), io_rd), _registers_io_rd_0, registers_2) @[RegFile.scala 25:42:@179.8]
    node _GEN_99 = mux(eq(UInt<2>("h3"), io_rd), _registers_io_rd_0, registers_3) @[RegFile.scala 25:42:@179.8]
    node _GEN_100 = mux(eq(UInt<3>("h4"), io_rd), _registers_io_rd_0, registers_4) @[RegFile.scala 25:42:@179.8]
    node _GEN_101 = mux(eq(UInt<3>("h5"), io_rd), _registers_io_rd_0, registers_5) @[RegFile.scala 25:42:@179.8]
    node _GEN_102 = mux(eq(UInt<3>("h6"), io_rd), _registers_io_rd_0, registers_6) @[RegFile.scala 25:42:@179.8]
    node _GEN_103 = mux(eq(UInt<3>("h7"), io_rd), _registers_io_rd_0, registers_7) @[RegFile.scala 25:42:@179.8]
    node _GEN_104 = mux(eq(UInt<4>("h8"), io_rd), _registers_io_rd_0, registers_8) @[RegFile.scala 25:42:@179.8]
    node _GEN_105 = mux(eq(UInt<4>("h9"), io_rd), _registers_io_rd_0, registers_9) @[RegFile.scala 25:42:@179.8]
    node _GEN_106 = mux(eq(UInt<4>("ha"), io_rd), _registers_io_rd_0, registers_10) @[RegFile.scala 25:42:@179.8]
    node _GEN_107 = mux(eq(UInt<4>("hb"), io_rd), _registers_io_rd_0, registers_11) @[RegFile.scala 25:42:@179.8]
    node _GEN_108 = mux(eq(UInt<4>("hc"), io_rd), _registers_io_rd_0, registers_12) @[RegFile.scala 25:42:@179.8]
    node _GEN_109 = mux(eq(UInt<4>("hd"), io_rd), _registers_io_rd_0, registers_13) @[RegFile.scala 25:42:@179.8]
    node _GEN_110 = mux(eq(UInt<4>("he"), io_rd), _registers_io_rd_0, registers_14) @[RegFile.scala 25:42:@179.8]
    node _GEN_111 = mux(eq(UInt<4>("hf"), io_rd), _registers_io_rd_0, registers_15) @[RegFile.scala 25:42:@179.8]
    node _GEN_112 = mux(eq(UInt<5>("h10"), io_rd), _registers_io_rd_0, registers_16) @[RegFile.scala 25:42:@179.8]
    node _GEN_113 = mux(eq(UInt<5>("h11"), io_rd), _registers_io_rd_0, registers_17) @[RegFile.scala 25:42:@179.8]
    node _GEN_114 = mux(eq(UInt<5>("h12"), io_rd), _registers_io_rd_0, registers_18) @[RegFile.scala 25:42:@179.8]
    node _GEN_115 = mux(eq(UInt<5>("h13"), io_rd), _registers_io_rd_0, registers_19) @[RegFile.scala 25:42:@179.8]
    node _GEN_116 = mux(eq(UInt<5>("h14"), io_rd), _registers_io_rd_0, registers_20) @[RegFile.scala 25:42:@179.8]
    node _GEN_117 = mux(eq(UInt<5>("h15"), io_rd), _registers_io_rd_0, registers_21) @[RegFile.scala 25:42:@179.8]
    node _GEN_118 = mux(eq(UInt<5>("h16"), io_rd), _registers_io_rd_0, registers_22) @[RegFile.scala 25:42:@179.8]
    node _GEN_119 = mux(eq(UInt<5>("h17"), io_rd), _registers_io_rd_0, registers_23) @[RegFile.scala 25:42:@179.8]
    node _GEN_120 = mux(eq(UInt<5>("h18"), io_rd), _registers_io_rd_0, registers_24) @[RegFile.scala 25:42:@179.8]
    node _GEN_121 = mux(eq(UInt<5>("h19"), io_rd), _registers_io_rd_0, registers_25) @[RegFile.scala 25:42:@179.8]
    node _GEN_122 = mux(eq(UInt<5>("h1a"), io_rd), _registers_io_rd_0, registers_26) @[RegFile.scala 25:42:@179.8]
    node _GEN_123 = mux(eq(UInt<5>("h1b"), io_rd), _registers_io_rd_0, registers_27) @[RegFile.scala 25:42:@179.8]
    node _GEN_124 = mux(eq(UInt<5>("h1c"), io_rd), _registers_io_rd_0, registers_28) @[RegFile.scala 25:42:@179.8]
    node _GEN_125 = mux(eq(UInt<5>("h1d"), io_rd), _registers_io_rd_0, registers_29) @[RegFile.scala 25:42:@179.8]
    node _GEN_126 = mux(eq(UInt<5>("h1e"), io_rd), _registers_io_rd_0, registers_30) @[RegFile.scala 25:42:@179.8]
    node _GEN_127 = mux(eq(UInt<5>("h1f"), io_rd), _registers_io_rd_0, registers_31) @[RegFile.scala 25:42:@179.8]
    node _GEN_129 = mux(_T_62, _GEN_64, _GEN_96) @[RegFile.scala 22:43:@175.6]
    node _GEN_130 = mux(_T_62, _GEN_65, _GEN_97) @[RegFile.scala 22:43:@175.6]
    node _GEN_131 = mux(_T_62, _GEN_66, _GEN_98) @[RegFile.scala 22:43:@175.6]
    node _GEN_132 = mux(_T_62, _GEN_67, _GEN_99) @[RegFile.scala 22:43:@175.6]
    node _GEN_133 = mux(_T_62, _GEN_68, _GEN_100) @[RegFile.scala 22:43:@175.6]
    node _GEN_134 = mux(_T_62, _GEN_69, _GEN_101) @[RegFile.scala 22:43:@175.6]
    node _GEN_135 = mux(_T_62, _GEN_70, _GEN_102) @[RegFile.scala 22:43:@175.6]
    node _GEN_136 = mux(_T_62, _GEN_71, _GEN_103) @[RegFile.scala 22:43:@175.6]
    node _GEN_137 = mux(_T_62, _GEN_72, _GEN_104) @[RegFile.scala 22:43:@175.6]
    node _GEN_138 = mux(_T_62, _GEN_73, _GEN_105) @[RegFile.scala 22:43:@175.6]
    node _GEN_139 = mux(_T_62, _GEN_74, _GEN_106) @[RegFile.scala 22:43:@175.6]
    node _GEN_140 = mux(_T_62, _GEN_75, _GEN_107) @[RegFile.scala 22:43:@175.6]
    node _GEN_141 = mux(_T_62, _GEN_76, _GEN_108) @[RegFile.scala 22:43:@175.6]
    node _GEN_142 = mux(_T_62, _GEN_77, _GEN_109) @[RegFile.scala 22:43:@175.6]
    node _GEN_143 = mux(_T_62, _GEN_78, _GEN_110) @[RegFile.scala 22:43:@175.6]
    node _GEN_144 = mux(_T_62, _GEN_79, _GEN_111) @[RegFile.scala 22:43:@175.6]
    node _GEN_145 = mux(_T_62, _GEN_80, _GEN_112) @[RegFile.scala 22:43:@175.6]
    node _GEN_146 = mux(_T_62, _GEN_81, _GEN_113) @[RegFile.scala 22:43:@175.6]
    node _GEN_147 = mux(_T_62, _GEN_82, _GEN_114) @[RegFile.scala 22:43:@175.6]
    node _GEN_148 = mux(_T_62, _GEN_83, _GEN_115) @[RegFile.scala 22:43:@175.6]
    node _GEN_149 = mux(_T_62, _GEN_84, _GEN_116) @[RegFile.scala 22:43:@175.6]
    node _GEN_150 = mux(_T_62, _GEN_85, _GEN_117) @[RegFile.scala 22:43:@175.6]
    node _GEN_151 = mux(_T_62, _GEN_86, _GEN_118) @[RegFile.scala 22:43:@175.6]
    node _GEN_152 = mux(_T_62, _GEN_87, _GEN_119) @[RegFile.scala 22:43:@175.6]
    node _GEN_153 = mux(_T_62, _GEN_88, _GEN_120) @[RegFile.scala 22:43:@175.6]
    node _GEN_154 = mux(_T_62, _GEN_89, _GEN_121) @[RegFile.scala 22:43:@175.6]
    node _GEN_155 = mux(_T_62, _GEN_90, _GEN_122) @[RegFile.scala 22:43:@175.6]
    node _GEN_156 = mux(_T_62, _GEN_91, _GEN_123) @[RegFile.scala 22:43:@175.6]
    node _GEN_157 = mux(_T_62, _GEN_92, _GEN_124) @[RegFile.scala 22:43:@175.6]
    node _GEN_158 = mux(_T_62, _GEN_93, _GEN_125) @[RegFile.scala 22:43:@175.6]
    node _GEN_159 = mux(_T_62, _GEN_94, _GEN_126) @[RegFile.scala 22:43:@175.6]
    node _GEN_160 = mux(_T_62, _GEN_95, _GEN_127) @[RegFile.scala 22:43:@175.6]
    node _GEN_161 = mux(_T_60, _GEN_129, asSInt(UInt<1>("h0"))) @[RegFile.scala 21:34:@173.4]
    node _GEN_162 = mux(_T_60, _GEN_130, registers_1) @[RegFile.scala 21:34:@173.4]
    node _GEN_163 = mux(_T_60, _GEN_131, registers_2) @[RegFile.scala 21:34:@173.4]
    node _GEN_164 = mux(_T_60, _GEN_132, registers_3) @[RegFile.scala 21:34:@173.4]
    node _GEN_165 = mux(_T_60, _GEN_133, registers_4) @[RegFile.scala 21:34:@173.4]
    node _GEN_166 = mux(_T_60, _GEN_134, registers_5) @[RegFile.scala 21:34:@173.4]
    node _GEN_167 = mux(_T_60, _GEN_135, registers_6) @[RegFile.scala 21:34:@173.4]
    node _GEN_168 = mux(_T_60, _GEN_136, registers_7) @[RegFile.scala 21:34:@173.4]
    node _GEN_169 = mux(_T_60, _GEN_137, registers_8) @[RegFile.scala 21:34:@173.4]
    node _GEN_170 = mux(_T_60, _GEN_138, registers_9) @[RegFile.scala 21:34:@173.4]
    node _GEN_171 = mux(_T_60, _GEN_139, registers_10) @[RegFile.scala 21:34:@173.4]
    node _GEN_172 = mux(_T_60, _GEN_140, registers_11) @[RegFile.scala 21:34:@173.4]
    node _GEN_173 = mux(_T_60, _GEN_141, registers_12) @[RegFile.scala 21:34:@173.4]
    node _GEN_174 = mux(_T_60, _GEN_142, registers_13) @[RegFile.scala 21:34:@173.4]
    node _GEN_175 = mux(_T_60, _GEN_143, registers_14) @[RegFile.scala 21:34:@173.4]
    node _GEN_176 = mux(_T_60, _GEN_144, registers_15) @[RegFile.scala 21:34:@173.4]
    node _GEN_177 = mux(_T_60, _GEN_145, registers_16) @[RegFile.scala 21:34:@173.4]
    node _GEN_178 = mux(_T_60, _GEN_146, registers_17) @[RegFile.scala 21:34:@173.4]
    node _GEN_179 = mux(_T_60, _GEN_147, registers_18) @[RegFile.scala 21:34:@173.4]
    node _GEN_180 = mux(_T_60, _GEN_148, registers_19) @[RegFile.scala 21:34:@173.4]
    node _GEN_181 = mux(_T_60, _GEN_149, registers_20) @[RegFile.scala 21:34:@173.4]
    node _GEN_182 = mux(_T_60, _GEN_150, registers_21) @[RegFile.scala 21:34:@173.4]
    node _GEN_183 = mux(_T_60, _GEN_151, registers_22) @[RegFile.scala 21:34:@173.4]
    node _GEN_184 = mux(_T_60, _GEN_152, registers_23) @[RegFile.scala 21:34:@173.4]
    node _GEN_185 = mux(_T_60, _GEN_153, registers_24) @[RegFile.scala 21:34:@173.4]
    node _GEN_186 = mux(_T_60, _GEN_154, registers_25) @[RegFile.scala 21:34:@173.4]
    node _GEN_187 = mux(_T_60, _GEN_155, registers_26) @[RegFile.scala 21:34:@173.4]
    node _GEN_188 = mux(_T_60, _GEN_156, registers_27) @[RegFile.scala 21:34:@173.4]
    node _GEN_189 = mux(_T_60, _GEN_157, registers_28) @[RegFile.scala 21:34:@173.4]
    node _GEN_190 = mux(_T_60, _GEN_158, registers_29) @[RegFile.scala 21:34:@173.4]
    node _GEN_191 = mux(_T_60, _GEN_159, registers_30) @[RegFile.scala 21:34:@173.4]
    node _GEN_192 = mux(_T_60, _GEN_160, registers_31) @[RegFile.scala 21:34:@173.4]
    node _registers_io_rs1 = _GEN_31 @[RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4 RegFile.scala 19:16:@170.4]
    node _registers_io_rs2 = _GEN_63 @[RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4 RegFile.scala 20:16:@171.4]
    io_rd1 <= _registers_io_rs1 @[RegFile.scala 19:16:@170.4]
    io_rd2 <= _registers_io_rs2 @[RegFile.scala 20:16:@171.4]
    registers_0 <= _GEN_161 @[RegFile.scala 18:22:@169.4 RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_1 <= _GEN_162 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_2 <= _GEN_163 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_3 <= _GEN_164 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_4 <= _GEN_165 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_5 <= _GEN_166 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_6 <= _GEN_167 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_7 <= _GEN_168 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_8 <= _GEN_169 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_9 <= _GEN_170 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_10 <= _GEN_171 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_11 <= _GEN_172 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_12 <= _GEN_173 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_13 <= _GEN_174 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_14 <= _GEN_175 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_15 <= _GEN_176 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_16 <= _GEN_177 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_17 <= _GEN_178 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_18 <= _GEN_179 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_19 <= _GEN_180 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_20 <= _GEN_181 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_21 <= _GEN_182 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_22 <= _GEN_183 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_23 <= _GEN_184 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_24 <= _GEN_185 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_25 <= _GEN_186 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_26 <= _GEN_187 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_27 <= _GEN_188 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_28 <= _GEN_189 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_29 <= _GEN_190 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_30 <= _GEN_191 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]
    registers_31 <= _GEN_192 @[RegFile.scala 23:42:@176.8 RegFile.scala 25:42:@179.8]

  module ImmGen : @[:@183.2]
    input clock : Clock @[:@184.4]
    input reset : UInt<1> @[:@185.4]
    input io_ins : UInt<32> @[:@186.4]
    input io_PC : UInt<32> @[:@186.4]
    output io_S_Imm : SInt<32> @[:@186.4]
    output io_SB_Imm : SInt<32> @[:@186.4]
    output io_U_Imm : SInt<32> @[:@186.4]
    output io_UJ_Imm : SInt<32> @[:@186.4]
    output io_I_Imm : SInt<32> @[:@186.4]
  
    node imm7 = bits(io_ins, 7, 7) @[ImmGen.scala 18:34:@188.4]
    node imm11 = bits(io_ins, 11, 8) @[ImmGen.scala 19:35:@189.4]
    node imm19 = bits(io_ins, 19, 12) @[ImmGen.scala 20:35:@190.4]
    node imm20 = bits(io_ins, 20, 20) @[ImmGen.scala 21:35:@191.4]
    node imm24 = bits(io_ins, 24, 21) @[ImmGen.scala 22:35:@192.4]
    node imm30 = bits(io_ins, 30, 25) @[ImmGen.scala 23:35:@193.4]
    node imm31 = bits(io_ins, 31, 31) @[ImmGen.scala 24:35:@194.4]
    node _T_19 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@195.4]
    node _T_22 = mux(_T_19, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@196.4]
    node _T_23 = cat(imm24, imm20) @[Cat.scala 30:58:@197.4]
    node _T_24 = cat(_T_22, imm31) @[Cat.scala 30:58:@198.4]
    node _T_25 = cat(_T_24, imm30) @[Cat.scala 30:58:@199.4]
    node _T_26 = cat(_T_25, _T_23) @[Cat.scala 30:58:@200.4]
    node _T_27 = asSInt(_T_26) @[ImmGen.scala 26:73:@201.4]
    node _T_28 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@203.4]
    node _T_31 = mux(_T_28, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@204.4]
    node _T_32 = cat(imm11, imm7) @[Cat.scala 30:58:@205.4]
    node _T_33 = cat(_T_31, imm31) @[Cat.scala 30:58:@206.4]
    node _T_34 = cat(_T_33, imm30) @[Cat.scala 30:58:@207.4]
    node _T_35 = cat(_T_34, _T_32) @[Cat.scala 30:58:@208.4]
    node _T_36 = asSInt(_T_35) @[ImmGen.scala 27:72:@209.4]
    node _T_37 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@211.4]
    node _T_40 = mux(_T_37, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@212.4]
    node _T_42 = cat(imm30, imm11) @[Cat.scala 30:58:@213.4]
    node _T_43 = cat(_T_42, UInt<1>("h0")) @[Cat.scala 30:58:@214.4]
    node _T_44 = cat(_T_40, imm31) @[Cat.scala 30:58:@215.4]
    node _T_45 = cat(_T_44, imm7) @[Cat.scala 30:58:@216.4]
    node _T_46 = cat(_T_45, _T_43) @[Cat.scala 30:58:@217.4]
    node _T_47 = asSInt(_T_46) @[ImmGen.scala 28:77:@218.4]
    node _T_48 = asSInt(io_PC) @[ImmGen.scala 28:92:@219.4]
    node _T_49 = add(_T_47, _T_48) @[ImmGen.scala 28:84:@220.4]
    node _T_50 = tail(_T_49, 1) @[ImmGen.scala 28:84:@221.4]
    node _T_51 = asSInt(_T_50) @[ImmGen.scala 28:84:@222.4]
    node _T_52 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@224.4]
    node _T_55 = mux(_T_52, UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12:@225.4]
    node _T_56 = cat(imm24, imm20) @[Cat.scala 30:58:@226.4]
    node _T_57 = cat(_T_56, imm19) @[Cat.scala 30:58:@227.4]
    node _T_58 = cat(_T_55, imm31) @[Cat.scala 30:58:@228.4]
    node _T_59 = cat(_T_58, imm30) @[Cat.scala 30:58:@229.4]
    node _T_60 = cat(_T_59, _T_57) @[Cat.scala 30:58:@230.4]
    node _T_62 = dshl(_T_60, UInt<4>("hc")) @[ImmGen.scala 29:80:@231.4]
    node _T_63 = asSInt(_T_62) @[ImmGen.scala 29:91:@232.4]
    node _T_64 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@234.4]
    node _T_67 = mux(_T_64, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12:@235.4]
    node _T_69 = cat(imm30, imm24) @[Cat.scala 30:58:@236.4]
    node _T_70 = cat(_T_69, UInt<1>("h0")) @[Cat.scala 30:58:@237.4]
    node _T_71 = cat(imm19, imm20) @[Cat.scala 30:58:@238.4]
    node _T_72 = cat(_T_67, imm31) @[Cat.scala 30:58:@239.4]
    node _T_73 = cat(_T_72, _T_71) @[Cat.scala 30:58:@240.4]
    node _T_74 = cat(_T_73, _T_70) @[Cat.scala 30:58:@241.4]
    node _T_75 = asSInt(_T_74) @[ImmGen.scala 30:84:@242.4]
    node _T_76 = asSInt(io_PC) @[ImmGen.scala 30:99:@243.4]
    node _T_77 = add(_T_75, _T_76) @[ImmGen.scala 30:91:@244.4]
    node _T_78 = tail(_T_77, 1) @[ImmGen.scala 30:91:@245.4]
    node _T_79 = asSInt(_T_78) @[ImmGen.scala 30:91:@246.4]
    io_S_Imm <= _T_36 @[ImmGen.scala 27:26:@210.4]
    io_SB_Imm <= _T_51 @[ImmGen.scala 28:27:@223.4]
    io_U_Imm <= asSInt(bits(_T_63, 31, 0)) @[ImmGen.scala 29:26:@233.4]
    io_UJ_Imm <= _T_79 @[ImmGen.scala 30:27:@247.4]
    io_I_Imm <= _T_27 @[ImmGen.scala 26:26:@202.4]

  module AluControl : @[:@249.2]
    input clock : Clock @[:@250.4]
    input reset : UInt<1> @[:@251.4]
    input io_AluOp : UInt<3> @[:@252.4]
    input io_Func3 : UInt<3> @[:@252.4]
    input io_Func7 : UInt<1> @[:@252.4]
    output io_AluC : UInt<5> @[:@252.4]
  
    node _T_15 = eq(io_AluOp, UInt<1>("h0")) @[AluControl.scala 18:23:@255.4]
    node _T_17 = cat(UInt<1>("h0"), io_Func7) @[Cat.scala 30:58:@257.6]
    node _T_18 = cat(_T_17, io_Func3) @[Cat.scala 30:58:@258.6]
    node _T_20 = eq(io_AluOp, UInt<3>("h4")) @[AluControl.scala 20:29:@262.6]
    node _T_23 = eq(io_AluOp, UInt<3>("h5")) @[AluControl.scala 22:29:@267.8]
    node _T_26 = eq(io_AluOp, UInt<2>("h2")) @[AluControl.scala 24:29:@272.10]
    node _T_28 = cat(UInt<2>("h2"), io_Func3) @[Cat.scala 30:58:@274.12]
    node _T_30 = eq(io_AluOp, UInt<1>("h1")) @[AluControl.scala 26:29:@278.12]
    node _T_32 = eq(io_Func3, UInt<1>("h1")) @[AluControl.scala 27:31:@280.14]
    node _T_34 = cat(UInt<1>("h0"), io_Func7) @[Cat.scala 30:58:@282.16]
    node _T_35 = cat(_T_34, io_Func3) @[Cat.scala 30:58:@283.16]
    node _T_37 = cat(UInt<1>("h0"), io_Func3) @[Cat.scala 30:58:@287.16]
    node _GEN_0 = mux(_T_32, _T_35, _T_37) @[AluControl.scala 27:44:@281.14]
    node _T_39 = eq(io_AluOp, UInt<2>("h3")) @[AluControl.scala 32:29:@292.14]
    node _T_42 = eq(io_AluOp, UInt<3>("h6")) @[AluControl.scala 34:29:@297.16]
    node _GEN_1 = mux(_T_42, UInt<1>("h0"), UInt<1>("h0")) @[AluControl.scala 34:42:@298.16]
    node _GEN_2 = mux(_T_39, UInt<5>("h1f"), _GEN_1) @[AluControl.scala 32:42:@293.14]
    node _GEN_3 = mux(_T_30, _GEN_0, _GEN_2) @[AluControl.scala 26:42:@279.12]
    node _GEN_4 = mux(_T_26, _T_28, _GEN_3) @[AluControl.scala 24:42:@273.10]
    node _GEN_5 = mux(_T_23, UInt<1>("h0"), _GEN_4) @[AluControl.scala 22:42:@268.8]
    node _GEN_6 = mux(_T_20, UInt<1>("h0"), _GEN_5) @[AluControl.scala 20:42:@263.6]
    node _GEN_7 = mux(_T_15, _T_18, _GEN_6) @[AluControl.scala 18:36:@256.4]
    io_AluC <= _GEN_7 @[AluControl.scala 16:17:@254.4 AluControl.scala 19:25:@259.6 AluControl.scala 21:25:@264.8 AluControl.scala 23:25:@269.10 AluControl.scala 25:25:@275.12 AluControl.scala 28:33:@284.16 AluControl.scala 30:33:@288.16 AluControl.scala 33:25:@294.16 AluControl.scala 35:25:@299.18]

  module ALU : @[:@302.2]
    input clock : Clock @[:@303.4]
    input reset : UInt<1> @[:@304.4]
    input io_a : SInt<32> @[:@305.4]
    input io_b : SInt<32> @[:@305.4]
    input io_AluControl : UInt<5> @[:@305.4]
    output io_AluBranch : UInt<1> @[:@305.4]
    output io_output : SInt<32> @[:@305.4]
  
    node _T_17 = eq(io_AluControl, UInt<1>("h0")) @[ALU.scala 16:28:@308.4]
    node _T_18 = add(io_a, io_b) @[ALU.scala 17:35:@310.6]
    node _T_19 = tail(_T_18, 1) @[ALU.scala 17:35:@311.6]
    node _T_20 = asSInt(_T_19) @[ALU.scala 17:35:@312.6]
    node _T_22 = eq(io_AluControl, UInt<1>("h1")) @[ALU.scala 18:34:@316.6]
    node _T_23 = bits(io_a, 4, 0) @[ALU.scala 19:34:@318.8]
    node _T_24 = bits(io_b, 4, 0) @[ALU.scala 19:47:@319.8]
    node _T_25 = dshl(_T_23, _T_24) @[ALU.scala 19:40:@320.8]
    node _T_26 = asSInt(_T_25) @[ALU.scala 19:54:@321.8]
    node _T_28 = eq(io_AluControl, UInt<2>("h2")) @[ALU.scala 20:34:@325.8]
    node _T_29 = lt(io_a, io_b) @[ALU.scala 21:27:@327.10]
    node _GEN_0 = mux(_T_29, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 21:34:@328.10]
    node _T_33 = eq(io_AluControl, UInt<2>("h3")) @[ALU.scala 26:35:@336.10]
    node _T_35 = eq(io_AluControl, UInt<5>("h16")) @[ALU.scala 26:68:@337.10]
    node _T_36 = or(_T_33, _T_35) @[ALU.scala 26:51:@338.10]
    node _T_37 = asUInt(io_a) @[ALU.scala 27:31:@340.12]
    node _T_38 = asUInt(io_b) @[ALU.scala 28:31:@341.12]
    node _T_39 = lt(_T_37, _T_38) @[ALU.scala 29:25:@342.12]
    node _GEN_1 = mux(_T_39, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 29:30:@343.12]
    node _T_43 = eq(io_AluControl, UInt<3>("h4")) @[ALU.scala 34:34:@351.12]
    node _T_44 = xor(io_a, io_b) @[ALU.scala 35:35:@353.14]
    node _T_45 = asSInt(_T_44) @[ALU.scala 35:35:@354.14]
    node _T_47 = eq(io_AluControl, UInt<3>("h5")) @[ALU.scala 36:34:@358.14]
    node _T_48 = bits(io_a, 4, 0) @[ALU.scala 37:32:@360.16]
    node _T_49 = bits(io_b, 4, 0) @[ALU.scala 38:32:@361.16]
    node _T_50 = asUInt(io_a) @[ALU.scala 39:34:@362.16]
    node _T_51 = asUInt(io_b) @[ALU.scala 39:49:@363.16]
    node _T_52 = dshr(_T_50, _T_51) @[ALU.scala 39:41:@364.16]
    node _T_53 = asSInt(_T_52) @[ALU.scala 40:36:@365.16]
    node _T_55 = eq(io_AluControl, UInt<3>("h6")) @[ALU.scala 41:34:@369.16]
    node _T_56 = or(io_a, io_b) @[ALU.scala 42:35:@371.18]
    node _T_57 = asSInt(_T_56) @[ALU.scala 42:35:@372.18]
    node _T_59 = eq(io_AluControl, UInt<3>("h7")) @[ALU.scala 43:34:@376.18]
    node _T_60 = and(io_a, io_b) @[ALU.scala 44:35:@378.20]
    node _T_61 = asSInt(_T_60) @[ALU.scala 44:35:@379.20]
    node _T_63 = eq(io_AluControl, UInt<4>("h8")) @[ALU.scala 45:34:@383.20]
    node _T_64 = sub(io_a, io_b) @[ALU.scala 46:35:@385.22]
    node _T_65 = tail(_T_64, 1) @[ALU.scala 46:35:@386.22]
    node _T_66 = asSInt(_T_65) @[ALU.scala 46:35:@387.22]
    node _T_68 = eq(io_AluControl, UInt<4>("hd")) @[ALU.scala 47:34:@391.22]
    node _T_69 = bits(io_a, 4, 0) @[ALU.scala 48:35:@393.24]
    node _T_70 = bits(io_b, 4, 0) @[ALU.scala 48:48:@394.24]
    node _T_71 = dshr(_T_69, _T_70) @[ALU.scala 48:41:@395.24]
    node _T_72 = asSInt(_T_71) @[ALU.scala 48:55:@396.24]
    node _T_74 = eq(io_AluControl, UInt<5>("h10")) @[ALU.scala 49:34:@400.24]
    node _T_75 = eq(io_a, io_b) @[ALU.scala 50:27:@402.26]
    node _GEN_2 = mux(_T_75, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 50:36:@403.26]
    node _T_79 = eq(io_AluControl, UInt<5>("h11")) @[ALU.scala 55:34:@411.26]
    node _T_80 = eq(io_a, io_b) @[ALU.scala 56:27:@413.28]
    node _GEN_3 = mux(_T_80, asSInt(UInt<1>("h0")), asSInt(UInt<2>("h1"))) @[ALU.scala 56:36:@414.28]
    node _T_84 = eq(io_AluControl, UInt<5>("h14")) @[ALU.scala 61:34:@422.28]
    node _T_85 = lt(io_a, io_b) @[ALU.scala 62:27:@424.30]
    node _GEN_4 = mux(_T_85, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 62:34:@425.30]
    node _T_89 = eq(io_AluControl, UInt<5>("h15")) @[ALU.scala 67:34:@433.30]
    node _T_90 = eq(io_a, io_b) @[ALU.scala 68:28:@435.32]
    node _T_91 = gt(io_a, io_b) @[ALU.scala 68:46:@436.32]
    node _T_92 = or(_T_90, _T_91) @[ALU.scala 68:38:@437.32]
    node _GEN_5 = mux(_T_92, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 68:54:@438.32]
    node _T_96 = eq(io_AluControl, UInt<5>("h17")) @[ALU.scala 73:34:@446.32]
    node _T_97 = asUInt(io_a) @[ALU.scala 74:31:@448.34]
    node _T_98 = asUInt(io_b) @[ALU.scala 75:31:@449.34]
    node _T_99 = eq(_T_97, _T_98) @[ALU.scala 76:26:@450.34]
    node _T_100 = gt(_T_97, _T_98) @[ALU.scala 76:40:@451.34]
    node _T_101 = or(_T_99, _T_100) @[ALU.scala 76:34:@452.34]
    node _GEN_6 = mux(_T_101, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 76:46:@453.34]
    node _T_105 = eq(io_AluControl, UInt<5>("h1f")) @[ALU.scala 81:34:@461.34]
    node _GEN_7 = mux(_T_105, io_a, asSInt(UInt<1>("h0"))) @[ALU.scala 81:49:@462.34]
    node _GEN_8 = mux(_T_96, _GEN_6, _GEN_7) @[ALU.scala 73:49:@447.32]
    node _GEN_9 = mux(_T_89, _GEN_5, _GEN_8) @[ALU.scala 67:49:@434.30]
    node _GEN_10 = mux(_T_84, _GEN_4, _GEN_9) @[ALU.scala 61:49:@423.28]
    node _GEN_11 = mux(_T_79, _GEN_3, _GEN_10) @[ALU.scala 55:49:@412.26]
    node _GEN_12 = mux(_T_74, _GEN_2, _GEN_11) @[ALU.scala 49:49:@401.24]
    node _GEN_13 = mux(_T_68, _T_72, _GEN_12) @[ALU.scala 47:49:@392.22]
    node _GEN_14 = mux(_T_63, _T_66, _GEN_13) @[ALU.scala 45:49:@384.20]
    node _GEN_15 = mux(_T_59, _T_61, _GEN_14) @[ALU.scala 43:49:@377.18]
    node _GEN_16 = mux(_T_55, _T_57, _GEN_15) @[ALU.scala 41:49:@370.16]
    node _GEN_17 = mux(_T_47, _T_53, _GEN_16) @[ALU.scala 36:49:@359.14]
    node _GEN_18 = mux(_T_43, _T_45, _GEN_17) @[ALU.scala 34:49:@352.12]
    node _GEN_19 = mux(_T_36, _GEN_1, _GEN_18) @[ALU.scala 26:84:@339.10]
    node _GEN_20 = mux(_T_28, _GEN_0, _GEN_19) @[ALU.scala 20:49:@326.8]
    node _GEN_21 = mux(_T_22, _T_26, _GEN_20) @[ALU.scala 18:49:@317.6]
    node _GEN_22 = mux(_T_17, _T_20, _GEN_21) @[ALU.scala 16:43:@309.4]
    node _T_106 = bits(io_AluControl, 4, 3) @[ALU.scala 87:28:@465.4]
    node _T_108 = eq(_T_106, UInt<2>("h2")) @[ALU.scala 87:34:@466.4]
    node _T_110 = eq(io_output, asSInt(UInt<2>("h1"))) @[ALU.scala 87:61:@467.4]
    node _T_111 = and(_T_108, _T_110) @[ALU.scala 87:47:@468.4]
    node _GEN_23 = mux(_T_111, UInt<1>("h1"), UInt<1>("h0")) @[ALU.scala 87:70:@469.4]
    io_AluBranch <= _GEN_23 @[ALU.scala 88:30:@470.6 ALU.scala 90:30:@473.6]
    io_output <= asSInt(bits(_GEN_22, 31, 0)) @[ALU.scala 14:19:@307.4 ALU.scala 17:27:@313.6 ALU.scala 19:26:@322.8 ALU.scala 22:35:@329.12 ALU.scala 24:35:@332.12 ALU.scala 30:35:@344.14 ALU.scala 32:35:@347.14 ALU.scala 35:27:@355.14 ALU.scala 40:27:@366.16 ALU.scala 42:27:@373.18 ALU.scala 44:27:@380.20 ALU.scala 46:27:@388.22 ALU.scala 48:27:@397.24 ALU.scala 51:35:@404.28 ALU.scala 53:35:@407.28 ALU.scala 57:35:@415.30 ALU.scala 59:35:@418.30 ALU.scala 63:35:@426.32 ALU.scala 65:35:@429.32 ALU.scala 69:35:@439.34 ALU.scala 71:35:@442.34 ALU.scala 77:35:@454.36 ALU.scala 79:35:@457.36 ALU.scala 82:27:@463.36]

  module PC : @[:@476.2]
    input clock : Clock @[:@477.4]
    input reset : UInt<1> @[:@478.4]
    input io_input : UInt<32> @[:@479.4]
    output io_pc4 : UInt<32> @[:@479.4]
    output io_pc : UInt<32> @[:@479.4]
  
    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[PC.scala 12:26:@481.4]
    node _T_14 = add(reg, UInt<3>("h4")) @[PC.scala 14:23:@484.4]
    node _T_15 = tail(_T_14, 1) @[PC.scala 14:23:@485.4]
    io_pc4 <= _T_15 @[PC.scala 14:16:@486.4]
    io_pc <= reg @[PC.scala 15:15:@487.4]
    reg <= io_input @[PC.scala 12:26:@482.4 PC.scala 13:13:@483.4]

  module InsMem : @[:@489.2]
    input clock : Clock @[:@490.4]
    input reset : UInt<1> @[:@491.4]
    input io_wrAdder : UInt<10> @[:@492.4]
    output io_rData : UInt<32> @[:@492.4]
  
    mem mem : @[InsMem.scala 12:22:@494.4]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => _T_11
      read-under-write => undefined
    io_rData <= mem._T_11.data @[InsMem.scala 13:18:@496.4]
    mem._T_11.addr <= io_wrAdder @[InsMem.scala 13:24:@495.4]
    mem._T_11.en <= UInt<1>("h1") @[InsMem.scala 12:22:@494.4 InsMem.scala 13:24:@495.4]
    mem._T_11.clk <= clock @[InsMem.scala 13:24:@495.4]

  module MainMem : @[:@498.2]
    input clock : Clock @[:@499.4]
    input reset : UInt<1> @[:@500.4]
    input io_Address : UInt<10> @[:@501.4]
    input io_DataIn : SInt<32> @[:@501.4]
    output io_DataOut : SInt<32> @[:@501.4]
    input io_str : UInt<1> @[:@501.4]
    input io_ld : UInt<1> @[:@501.4]
  
    mem dMem : @[MainMem.scala 15:31:@503.4]
      data-type => UInt<32>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => _T_20
      writer => _T_24
      read-under-write => undefined
    node _T_19 = eq(io_ld, UInt<1>("h1")) @[MainMem.scala 18:20:@505.4]
    node _T_21 = asSInt(dMem._T_20.data) @[MainMem.scala 19:50:@508.6]
    node _T_23 = eq(io_str, UInt<1>("h1")) @[MainMem.scala 20:27:@512.6]
    node _T_25 = asUInt(io_DataIn) @[MainMem.scala 21:49:@515.8]
    node _GEN_0 = validif(_T_23, io_Address) @[MainMem.scala 20:35:@513.6]
    node _GEN_1 = validif(_T_23, clock) @[MainMem.scala 20:35:@513.6]
    node _GEN_2 = mux(_T_23, UInt<1>("h1"), UInt<1>("h0")) @[MainMem.scala 20:35:@513.6]
    node _GEN_3 = validif(_T_23, UInt<1>("h1")) @[MainMem.scala 20:35:@513.6]
    node _GEN_4 = validif(_T_23, _T_25) @[MainMem.scala 20:35:@513.6]
    node _GEN_5 = validif(_T_19, io_Address) @[MainMem.scala 18:28:@506.4]
    node _GEN_6 = validif(_T_19, clock) @[MainMem.scala 18:28:@506.4]
    node _GEN_7 = mux(_T_19, UInt<1>("h1"), UInt<1>("h0")) @[MainMem.scala 18:28:@506.4]
    node _GEN_8 = mux(_T_19, _T_21, asSInt(UInt<1>("h0"))) @[MainMem.scala 18:28:@506.4]
    node _GEN_9 = validif(eq(_T_19, UInt<1>("h0")), _GEN_0) @[MainMem.scala 18:28:@506.4]
    node _GEN_10 = validif(eq(_T_19, UInt<1>("h0")), _GEN_1) @[MainMem.scala 18:28:@506.4]
    node _GEN_11 = mux(_T_19, UInt<1>("h0"), _GEN_2) @[MainMem.scala 18:28:@506.4]
    node _GEN_12 = validif(eq(_T_19, UInt<1>("h0")), _GEN_3) @[MainMem.scala 18:28:@506.4]
    node _GEN_13 = validif(eq(_T_19, UInt<1>("h0")), _GEN_4) @[MainMem.scala 18:28:@506.4]
    io_DataOut <= _GEN_8 @[MainMem.scala 16:20:@504.4 MainMem.scala 19:28:@509.6]
    dMem._T_20.addr <= _GEN_5 @[MainMem.scala 19:36:@507.6]
    dMem._T_20.en <= _GEN_7 @[MainMem.scala 15:31:@503.4 MainMem.scala 19:36:@507.6]
    dMem._T_20.clk <= _GEN_6 @[MainMem.scala 19:36:@507.6]
    dMem._T_24.addr <= _GEN_9 @[MainMem.scala 21:21:@514.8]
    dMem._T_24.en <= _GEN_11 @[MainMem.scala 15:31:@503.4 MainMem.scala 21:21:@514.8]
    dMem._T_24.clk <= _GEN_10 @[MainMem.scala 21:21:@514.8]
    dMem._T_24.data <= _GEN_13 @[MainMem.scala 21:34:@516.8]
    dMem._T_24.mask <= _GEN_12 @[MainMem.scala 21:21:@514.8 MainMem.scala 21:34:@516.8]

  module IF_ID : @[:@519.2]
    input clock : Clock @[:@520.4]
    input reset : UInt<1> @[:@521.4]
    input io_pc_in : UInt<32> @[:@522.4]
    input io_pc4_in : UInt<32> @[:@522.4]
    input io_ins_in : UInt<32> @[:@522.4]
    output io_pc_out : UInt<32> @[:@522.4]
    output io_ins_out : UInt<32> @[:@522.4]
    output io_pc4_out : UInt<32> @[:@522.4]
  
    reg reg_pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_pc) @[IF_ID.scala 21:29:@524.4]
    reg reg_pc4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_pc4) @[IF_ID.scala 22:30:@525.4]
    reg reg_ins : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_ins) @[IF_ID.scala 23:30:@526.4]
    io_pc_out <= reg_pc @[IF_ID.scala 29:19:@530.4]
    io_ins_out <= reg_ins @[IF_ID.scala 31:20:@532.4]
    io_pc4_out <= reg_pc4 @[IF_ID.scala 30:20:@531.4]
    reg_pc <= mux(reset, UInt<32>("h0"), io_pc_in) @[IF_ID.scala 25:16:@527.4]
    reg_pc4 <= mux(reset, UInt<32>("h0"), io_pc4_in) @[IF_ID.scala 26:17:@528.4]
    reg_ins <= mux(reset, UInt<32>("h0"), io_ins_in) @[IF_ID.scala 27:17:@529.4]

  module ID_EXE : @[:@534.2]
    input clock : Clock @[:@535.4]
    input reset : UInt<1> @[:@536.4]
    input io_memWrite_in : UInt<1> @[:@537.4]
    input io_memRead_in : UInt<1> @[:@537.4]
    input io_memToReg_in : UInt<1> @[:@537.4]
    input io_operandA_in : SInt<32> @[:@537.4]
    input io_operandB_in : SInt<32> @[:@537.4]
    input io_rd_in : UInt<5> @[:@537.4]
    input io_strData_in : SInt<32> @[:@537.4]
    input io_aluCtrl_in : UInt<5> @[:@537.4]
    output io_memWrite_out : UInt<1> @[:@537.4]
    output io_memRead_out : UInt<1> @[:@537.4]
    output io_memToReg_out : UInt<1> @[:@537.4]
    output io_operandA_out : SInt<32> @[:@537.4]
    output io_operandB_out : SInt<32> @[:@537.4]
    output io_rd_out : UInt<5> @[:@537.4]
    output io_strData_out : SInt<32> @[:@537.4]
    output io_aluCtrl_out : UInt<5> @[:@537.4]
  
    reg reg_memWrite : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_memWrite) @[ID_EXE.scala 31:35:@539.4]
    reg reg_memRead : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_memRead) @[ID_EXE.scala 32:34:@540.4]
    reg reg_memToReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_memToReg) @[ID_EXE.scala 33:35:@541.4]
    reg reg_operandA : SInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_operandA) @[ID_EXE.scala 34:35:@542.4]
    reg reg_operandB : SInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_operandB) @[ID_EXE.scala 35:35:@543.4]
    reg reg_rd : UInt<5>, clock with :
      reset => (UInt<1>("h0"), reg_rd) @[ID_EXE.scala 36:29:@544.4]
    reg reg_strData : SInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_strData) @[ID_EXE.scala 37:34:@545.4]
    reg reg_aluCtrl : UInt<5>, clock with :
      reset => (UInt<1>("h0"), reg_aluCtrl) @[ID_EXE.scala 38:34:@546.4]
    io_memWrite_out <= reg_memWrite @[ID_EXE.scala 50:25:@555.4]
    io_memRead_out <= reg_memRead @[ID_EXE.scala 51:24:@556.4]
    io_memToReg_out <= reg_memToReg @[ID_EXE.scala 52:25:@557.4]
    io_operandA_out <= reg_operandA @[ID_EXE.scala 53:25:@558.4]
    io_operandB_out <= reg_operandB @[ID_EXE.scala 54:25:@559.4]
    io_rd_out <= reg_rd @[ID_EXE.scala 55:19:@560.4]
    io_strData_out <= reg_strData @[ID_EXE.scala 56:24:@561.4]
    io_aluCtrl_out <= reg_aluCtrl @[ID_EXE.scala 57:24:@562.4]
    reg_memWrite <= mux(reset, UInt<1>("h0"), io_memWrite_in) @[ID_EXE.scala 40:22:@547.4]
    reg_memRead <= mux(reset, UInt<1>("h0"), io_memRead_in) @[ID_EXE.scala 41:21:@548.4]
    reg_memToReg <= mux(reset, UInt<1>("h0"), io_memToReg_in) @[ID_EXE.scala 42:22:@549.4]
    reg_operandA <= mux(reset, asSInt(UInt<32>("h0")), io_operandA_in) @[ID_EXE.scala 43:22:@550.4]
    reg_operandB <= mux(reset, asSInt(UInt<32>("h0")), io_operandB_in) @[ID_EXE.scala 44:22:@551.4]
    reg_rd <= mux(reset, UInt<5>("h0"), io_rd_in) @[ID_EXE.scala 45:16:@552.4]
    reg_strData <= mux(reset, asSInt(UInt<32>("h0")), io_strData_in) @[ID_EXE.scala 46:21:@553.4]
    reg_aluCtrl <= mux(reset, UInt<5>("h0"), io_aluCtrl_in) @[ID_EXE.scala 47:21:@554.4]

  module EXE_MEM : @[:@564.2]
    input clock : Clock @[:@565.4]
    input reset : UInt<1> @[:@566.4]
    input io_memWrite_in : UInt<1> @[:@567.4]
    input io_memRead_in : UInt<1> @[:@567.4]
    input io_memToReg_in : UInt<1> @[:@567.4]
    input io_rd_in : UInt<5> @[:@567.4]
    input io_aluOutput_in : SInt<32> @[:@567.4]
    input io_strData_in : SInt<32> @[:@567.4]
    output io_memWrite_out : UInt<1> @[:@567.4]
    output io_memRead_out : UInt<1> @[:@567.4]
    output io_memToReg_out : UInt<1> @[:@567.4]
    output io_rd_out : UInt<5> @[:@567.4]
    output io_strData_out : SInt<32> @[:@567.4]
    output io_aluOutput_out : SInt<32> @[:@567.4]
  
    reg reg_memWrite : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_memWrite) @[EXE_Mem.scala 27:35:@569.4]
    reg reg_memRead : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_memRead) @[EXE_Mem.scala 28:34:@570.4]
    reg reg_memToReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_memToReg) @[EXE_Mem.scala 29:35:@571.4]
    reg reg_rd : UInt<5>, clock with :
      reset => (UInt<1>("h0"), reg_rd) @[EXE_Mem.scala 30:29:@572.4]
    reg reg_strData : SInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_strData) @[EXE_Mem.scala 31:34:@573.4]
    reg reg_aluOutput : SInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_aluOutput) @[EXE_Mem.scala 32:36:@574.4]
    io_memWrite_out <= reg_memWrite @[EXE_Mem.scala 42:25:@581.4]
    io_memRead_out <= reg_memRead @[EXE_Mem.scala 43:24:@582.4]
    io_memToReg_out <= reg_memToReg @[EXE_Mem.scala 44:25:@583.4]
    io_rd_out <= reg_rd @[EXE_Mem.scala 45:19:@584.4]
    io_strData_out <= reg_strData @[EXE_Mem.scala 46:24:@585.4]
    io_aluOutput_out <= reg_aluOutput @[EXE_Mem.scala 47:26:@586.4]
    reg_memWrite <= mux(reset, UInt<1>("h0"), io_memWrite_in) @[EXE_Mem.scala 34:22:@575.4]
    reg_memRead <= mux(reset, UInt<1>("h0"), io_memRead_in) @[EXE_Mem.scala 35:21:@576.4]
    reg_memToReg <= mux(reset, UInt<1>("h0"), io_memToReg_in) @[EXE_Mem.scala 36:22:@577.4]
    reg_rd <= mux(reset, UInt<5>("h0"), io_rd_in) @[EXE_Mem.scala 37:16:@578.4]
    reg_strData <= mux(reset, asSInt(UInt<32>("h0")), io_strData_in) @[EXE_Mem.scala 38:21:@579.4]
    reg_aluOutput <= mux(reset, asSInt(UInt<32>("h0")), io_aluOutput_in) @[EXE_Mem.scala 39:23:@580.4]

  module MEM_WR : @[:@588.2]
    input clock : Clock @[:@589.4]
    input reset : UInt<1> @[:@590.4]
    input io_memToReg_in : UInt<1> @[:@591.4]
    input io_rd_in : UInt<5> @[:@591.4]
    input io_dataOut_in : SInt<32> @[:@591.4]
    input io_aluOutput_in : SInt<32> @[:@591.4]
    output io_memToReg_out : UInt<1> @[:@591.4]
    output io_rd_out : UInt<5> @[:@591.4]
    output io_dataOut_out : SInt<32> @[:@591.4]
    output io_aluOutput_out : SInt<32> @[:@591.4]
  
    reg reg_memToReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reg_memToReg) @[Mem_WR.scala 23:35:@593.4]
    reg reg_rd : UInt<5>, clock with :
      reset => (UInt<1>("h0"), reg_rd) @[Mem_WR.scala 24:29:@594.4]
    reg reg_dataOut : SInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_dataOut) @[Mem_WR.scala 25:34:@595.4]
    reg reg_aluOutput : SInt<32>, clock with :
      reset => (UInt<1>("h0"), reg_aluOutput) @[Mem_WR.scala 26:36:@596.4]
    io_memToReg_out <= reg_memToReg @[Mem_WR.scala 35:25:@601.4]
    io_rd_out <= reg_rd @[Mem_WR.scala 36:19:@602.4]
    io_dataOut_out <= reg_dataOut @[Mem_WR.scala 37:24:@603.4]
    io_aluOutput_out <= reg_aluOutput @[Mem_WR.scala 38:26:@604.4]
    reg_memToReg <= mux(reset, UInt<1>("h0"), io_memToReg_in) @[Mem_WR.scala 29:22:@597.4]
    reg_rd <= mux(reset, UInt<5>("h0"), io_rd_in) @[Mem_WR.scala 30:16:@598.4]
    reg_dataOut <= mux(reset, asSInt(UInt<32>("h0")), io_dataOut_in) @[Mem_WR.scala 31:21:@599.4]
    reg_aluOutput <= mux(reset, asSInt(UInt<32>("h0")), io_aluOutput_in) @[Mem_WR.scala 32:23:@600.4]

  module Top : @[:@606.2]
    input clock : Clock @[:@607.4]
    input reset : UInt<1> @[:@608.4]
    output io_main_RegOut : SInt<32> @[:@609.4]
  
    inst control of Control @[Top.scala 18:29:@611.4]
    inst regFile of RegFile @[Top.scala 19:29:@614.4]
    inst immGen of ImmGen @[Top.scala 20:28:@617.4]
    inst aluControl of AluControl @[Top.scala 21:32:@620.4]
    inst alu of ALU @[Top.scala 22:25:@623.4]
    inst Pc of PC @[Top.scala 23:24:@626.4]
    inst insMem of InsMem @[Top.scala 24:28:@629.4]
    inst dataMem of MainMem @[Top.scala 26:29:@632.4]
    inst ifId of IF_ID @[Top.scala 27:26:@635.4]
    inst idExe of ID_EXE @[Top.scala 28:27:@638.4]
    inst exeMem of EXE_MEM @[Top.scala 29:28:@641.4]
    inst memWr of MEM_WR @[Top.scala 30:27:@644.4]
    node _T_7 = bits(Pc.io_pc, 11, 2) @[Top.scala 38:38:@648.4]
    node _T_8 = bits(ifId.io_ins_out, 6, 0) @[Top.scala 49:45:@653.4]
    node _T_9 = bits(ifId.io_ins_out, 19, 15) @[Top.scala 53:42:@656.4]
    node _T_10 = bits(ifId.io_ins_out, 24, 20) @[Top.scala 54:42:@658.4]
    node _T_11 = bits(ifId.io_ins_out, 14, 12) @[Top.scala 63:47:@663.4]
    node _T_12 = bits(ifId.io_ins_out, 30, 30) @[Top.scala 64:47:@665.4]
    node _T_14 = eq(control.io_Operand_aSel, UInt<1>("h1")) @[Top.scala 67:38:@667.4]
    node _T_15 = asSInt(ifId.io_pc_out) @[Top.scala 68:58:@669.6]
    node _T_17 = eq(control.io_Operand_aSel, UInt<2>("h2")) @[Top.scala 69:44:@673.6]
    node _T_18 = asSInt(ifId.io_pc4_out) @[Top.scala 70:59:@675.8]
    node _GEN_0 = mux(_T_17, _T_18, regFile.io_rd1) @[Top.scala 69:56:@674.6]
    node _GEN_1 = mux(_T_14, _T_15, _GEN_0) @[Top.scala 67:50:@668.4]
    node _T_20 = eq(control.io_ExtendSel, UInt<1>("h0")) @[Top.scala 76:35:@681.4]
    node _T_22 = eq(control.io_Operand_bSel, UInt<1>("h1")) @[Top.scala 76:73:@682.4]
    node _T_23 = and(_T_20, _T_22) @[Top.scala 76:47:@683.4]
    node _T_25 = eq(control.io_ExtendSel, UInt<1>("h1")) @[Top.scala 78:41:@688.6]
    node _T_27 = eq(control.io_Operand_bSel, UInt<1>("h1")) @[Top.scala 78:79:@689.6]
    node _T_28 = and(_T_25, _T_27) @[Top.scala 78:53:@690.6]
    node _T_30 = eq(control.io_ExtendSel, UInt<2>("h2")) @[Top.scala 80:41:@695.8]
    node _T_32 = eq(control.io_Operand_bSel, UInt<1>("h1")) @[Top.scala 80:79:@696.8]
    node _T_33 = and(_T_30, _T_32) @[Top.scala 80:53:@697.8]
    node _GEN_2 = mux(_T_33, immGen.io_U_Imm, regFile.io_rd2) @[Top.scala 80:87:@698.8]
    node _GEN_3 = mux(_T_28, immGen.io_S_Imm, _GEN_2) @[Top.scala 78:87:@691.6]
    node _GEN_4 = mux(_T_23, immGen.io_I_Imm, _GEN_3) @[Top.scala 76:81:@684.4]
    node _T_34 = bits(ifId.io_ins_out, 11, 7) @[Top.scala 91:42:@707.4]
    node _T_35 = bits(exeMem.io_aluOutput_out, 9, 2) @[Top.scala 114:55:@720.4]
    node _T_37 = eq(memWr.io_memToReg_out, UInt<1>("h1")) @[Top.scala 131:36:@730.4]
    node _GEN_5 = mux(_T_37, memWr.io_dataOut_out, memWr.io_aluOutput_out) @[Top.scala 131:44:@731.4]
    io_main_RegOut <= regFile.io_WriteData @[Top.scala 137:24:@737.4]
    control.clock <= clock @[:@612.4]
    control.reset <= reset @[:@613.4]
    control.io_OpCode <= _T_8 @[Top.scala 49:27:@654.4]
    regFile.clock <= clock @[:@615.4]
    regFile.reset <= reset @[:@616.4]
    regFile.io_RegWrite <= control.io_RegWrite @[Top.scala 52:29:@655.4]
    regFile.io_rs1 <= _T_9 @[Top.scala 53:24:@657.4]
    regFile.io_rs2 <= _T_10 @[Top.scala 54:24:@659.4]
    regFile.io_rd <= memWr.io_rd_out @[Top.scala 129:23:@729.4]
    regFile.io_WriteData <= _GEN_5 @[Top.scala 132:38:@732.6 Top.scala 134:38:@735.6]
    immGen.clock <= clock @[:@618.4]
    immGen.reset <= reset @[:@619.4]
    immGen.io_ins <= ifId.io_ins_out @[Top.scala 58:23:@660.4]
    immGen.io_PC <= ifId.io_pc_out @[Top.scala 59:22:@661.4]
    aluControl.clock <= clock @[:@621.4]
    aluControl.reset <= reset @[:@622.4]
    aluControl.io_AluOp <= control.io_AluOp @[Top.scala 62:29:@662.4]
    aluControl.io_Func3 <= _T_11 @[Top.scala 63:29:@664.4]
    aluControl.io_Func7 <= _T_12 @[Top.scala 64:29:@666.4]
    alu.clock <= clock @[:@624.4]
    alu.reset <= reset @[:@625.4]
    alu.io_a <= idExe.io_operandA_out @[Top.scala 99:18:@712.4]
    alu.io_b <= idExe.io_operandB_out @[Top.scala 100:18:@713.4]
    alu.io_AluControl <= idExe.io_aluCtrl_out @[Top.scala 98:27:@711.4]
    Pc.clock <= clock @[:@627.4]
    Pc.reset <= reset @[:@628.4]
    Pc.io_input <= Pc.io_pc4 @[Top.scala 35:21:@647.4]
    insMem.clock <= clock @[:@630.4]
    insMem.reset <= reset @[:@631.4]
    insMem.io_wrAdder <= _T_7 @[Top.scala 38:27:@649.4]
    dataMem.clock <= clock @[:@633.4]
    dataMem.reset <= reset @[:@634.4]
    dataMem.io_Address <= _T_35 @[Top.scala 114:28:@721.4]
    dataMem.io_DataIn <= exeMem.io_strData_out @[Top.scala 117:27:@724.4]
    dataMem.io_str <= exeMem.io_memWrite_out @[Top.scala 115:24:@722.4]
    dataMem.io_ld <= exeMem.io_memRead_out @[Top.scala 116:23:@723.4]
    ifId.clock <= clock @[:@636.4]
    ifId.reset <= reset @[:@637.4]
    ifId.io_pc_in <= Pc.io_pc @[Top.scala 42:23:@650.4]
    ifId.io_pc4_in <= Pc.io_pc4 @[Top.scala 43:24:@651.4]
    ifId.io_ins_in <= insMem.io_rData @[Top.scala 44:24:@652.4]
    idExe.clock <= clock @[:@639.4]
    idExe.reset <= reset @[:@640.4]
    idExe.io_memWrite_in <= control.io_MemWrite @[Top.scala 88:30:@704.4]
    idExe.io_memRead_in <= control.io_MemRead @[Top.scala 89:29:@705.4]
    idExe.io_memToReg_in <= control.io_MemToReg @[Top.scala 90:30:@706.4]
    idExe.io_operandA_in <= _GEN_1 @[Top.scala 68:38:@670.6 Top.scala 70:38:@676.8 Top.scala 72:38:@679.8]
    idExe.io_operandB_in <= _GEN_4 @[Top.scala 77:38:@685.6 Top.scala 79:38:@692.8 Top.scala 81:38:@699.10 Top.scala 83:38:@702.10]
    idExe.io_rd_in <= _T_34 @[Top.scala 91:24:@708.4]
    idExe.io_strData_in <= regFile.io_rd2 @[Top.scala 92:29:@709.4]
    idExe.io_aluCtrl_in <= aluControl.io_AluC @[Top.scala 93:29:@710.4]
    exeMem.clock <= clock @[:@642.4]
    exeMem.reset <= reset @[:@643.4]
    exeMem.io_memWrite_in <= idExe.io_memWrite_out @[Top.scala 104:31:@714.4]
    exeMem.io_memRead_in <= idExe.io_memRead_out @[Top.scala 105:30:@715.4]
    exeMem.io_memToReg_in <= idExe.io_memToReg_out @[Top.scala 106:31:@716.4]
    exeMem.io_rd_in <= idExe.io_rd_out @[Top.scala 107:25:@717.4]
    exeMem.io_aluOutput_in <= alu.io_output @[Top.scala 109:32:@719.4]
    exeMem.io_strData_in <= idExe.io_strData_out @[Top.scala 108:30:@718.4]
    memWr.clock <= clock @[:@645.4]
    memWr.reset <= reset @[:@646.4]
    memWr.io_memToReg_in <= exeMem.io_memToReg_out @[Top.scala 121:30:@725.4]
    memWr.io_rd_in <= exeMem.io_rd_out @[Top.scala 122:24:@726.4]
    memWr.io_dataOut_in <= dataMem.io_DataOut @[Top.scala 124:29:@728.4]
    memWr.io_aluOutput_in <= exeMem.io_aluOutput_out @[Top.scala 123:31:@727.4]
