
---------- Begin Simulation Statistics ----------
final_tick                               191440943000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 711142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674376                       # Number of bytes of host memory used
host_op_rate                                   919889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   140.62                       # Real time elapsed on the host
host_tick_rate                             1361415808                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129353799                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.191441                       # Number of seconds simulated
sim_ticks                                191440943000                       # Number of ticks simulated
system.cpu.Branches                           5555777                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129353799                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        382881886                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  382881886                       # Number of busy cycles
system.cpu.num_cc_register_reads             37536638                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52077183                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5078828                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5734534                       # Number of float alu accesses
system.cpu.num_fp_insts                       5734534                       # number of float instructions
system.cpu.num_fp_register_reads              4648790                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4867982                       # number of times the floating registers were written
system.cpu.num_func_calls                      317075                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125241292                       # Number of integer alu accesses
system.cpu.num_int_insts                    125241292                       # number of integer instructions
system.cpu.num_int_register_reads           293410453                       # number of times the integer registers were read
system.cpu.num_int_register_writes          113873753                       # number of times the integer registers were written
system.cpu.num_load_insts                    43555306                       # Number of load instructions
system.cpu.num_mem_refs                      50714736                       # number of memory refs
system.cpu.num_store_insts                    7159430                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                550525      0.43%      0.43% # Class of executed instruction
system.cpu.op_class::IntAlu                  73097658     56.50%     56.92% # Class of executed instruction
system.cpu.op_class::IntMult                   132844      0.10%     57.02% # Class of executed instruction
system.cpu.op_class::IntDiv                   1253858      0.97%     57.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1903693      1.47%     59.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                      494      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                   219000      0.17%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                      180      0.00%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180636      0.14%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  402798      0.31%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShift                     34      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              322927      0.25%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              493438      0.38%     60.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               62796      0.05%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              49007      0.04%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::MemRead                 42068698     32.51%     93.32% # Class of executed instruction
system.cpu.op_class::MemWrite                 6726944      5.20%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1486608      1.15%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             432486      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129384624                       # Class of executed instruction
system.cpu.workload.numSyscalls                    37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           77                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        67289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            504                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50639205                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50639205                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50651296                       # number of overall hits
system.cpu.dcache.overall_hits::total        50651296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        30601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30601                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33864                       # number of overall misses
system.cpu.dcache.overall_misses::total         33864                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    754744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    754744000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    754744000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    754744000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50669806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50669806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50685160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50685160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000604                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000604                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000668                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24664.030587                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24664.030587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22287.502953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22287.502953                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30888                       # number of writebacks
system.cpu.dcache.writebacks::total             30888                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        30601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33803                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    724143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    724143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    768609500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    768609500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23664.030587                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23664.030587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22737.907878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22737.907878                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31755                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43535548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43535548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     98574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     98574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43541115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43541115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17706.843902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17706.843902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     93007000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     93007000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16706.843902                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16706.843902                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7103657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7103657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    656170000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    656170000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7128691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7128691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26211.152832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26211.152832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        25034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    631136000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    631136000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25211.152832                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25211.152832                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        12091                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         12091                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3263                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3263                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.212518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.212518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3202                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3202                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     44466500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     44466500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.208545                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.208545                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 13887.101811                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13887.101811                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.415066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50685099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1499.426057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.415066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1674                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101404123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101404123                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43556470                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7159478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           271                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139917550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139917550                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139917550                       # number of overall hits
system.cpu.icache.overall_hits::total       139917550                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1484                       # number of overall misses
system.cpu.icache.overall_misses::total          1484                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    114702000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114702000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114702000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114702000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139919034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139919034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139919034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139919034                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77292.452830                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77292.452830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77292.452830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77292.452830                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu.icache.writebacks::total               247                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113218000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113218000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76292.452830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76292.452830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76292.452830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76292.452830                       # average overall mshr miss latency
system.cpu.icache.replacements                    247                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139917550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139917550                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1484                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139919034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139919034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77292.452830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77292.452830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113218000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113218000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76292.452830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76292.452830                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1229.408372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139919034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1484                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          94285.063342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1229.408372                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.600297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.600297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.604004                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279839552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279839552                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139919034                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           108                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 191440943000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28481                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28511                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  30                       # number of overall hits
system.l2.overall_hits::.cpu.data               28481                       # number of overall hits
system.l2.overall_hits::total                   28511                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5322                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6776                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1454                       # number of overall misses
system.l2.overall_misses::.cpu.data              5322                       # number of overall misses
system.l2.overall_misses::total                  6776                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    110675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    418847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        529522500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    110675000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    418847500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       529522500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35287                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35287                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.157442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192025                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.157442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192025                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76117.606602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78701.146186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78146.768005                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76117.606602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78701.146186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78146.768005                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  14                       # number of writebacks
system.l2.writebacks::total                        14                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6776                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6776                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     96135000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    365627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    461762500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     96135000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    365627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    461762500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.157442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192025                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.157442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192025                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66117.606602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68701.146186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68146.768005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66117.606602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68701.146186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68146.768005                       # average overall mshr miss latency
system.l2.replacements                            565                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30888                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30888                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30888                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30888                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          247                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              247                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          247                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          247                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             20196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20196                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4838                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4838                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    381526500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     381526500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         25034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.193257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.193257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78860.376189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78860.376189                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    333146500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    333146500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.193257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.193257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68860.376189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68860.376189                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    110675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    110675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76117.606602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76117.606602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     96135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66117.606602                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66117.606602                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     37321000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     37321000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.055194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77109.504132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77109.504132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32481000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32481000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.055194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67109.504132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67109.504132                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5271.459819                       # Cycle average of tags in use
system.l2.tags.total_refs                       67273                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6914                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.729968                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     102.062444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1051.916361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4117.481015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.064204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.251311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.321744                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6349                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.387512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     74203                       # Number of tag accesses
system.l2.tags.data_accesses                    74203                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000563000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         14                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6776                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       14                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   14                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  433664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  174155913500                       # Total gap between requests
system.mem_ctrls.avgGap                   25648882.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        93056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       340096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 486082.018515757110                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1776506.084176570410                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5322                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           14                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36769250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    148387000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25288.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27881.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        93056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       340608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        433664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        93056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        93056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6776                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           14                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            14                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       486082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1779181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2265263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       486082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       486082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         4680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            4680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         4680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       486082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1779181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2269943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6768                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                58256250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          185156250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8607.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27357.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4678                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2090                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   207.249761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.730395                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   278.245842                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1087     52.01%     52.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          606     29.00%     81.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           75      3.59%     84.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           69      3.30%     87.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           18      0.86%     88.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           30      1.44%     90.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           30      1.44%     91.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      0.96%     92.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          155      7.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2090                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                433152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.262588                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         7389900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3927825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25596900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15112153680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4054556490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  70098959040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89302583835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.475888                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 182202847250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6392620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2845475750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         7532700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4003725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       22726620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15112153680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4066969950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  70088505600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89301892275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.472275                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 182176201250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6392620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2872121750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1938                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           14                       # Transaction distribution
system.membus.trans_dist::CleanEvict               63                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4838                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4838                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1938                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        13629                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        13629                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13629                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       434560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       434560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  434560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6776                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6776    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6776                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             6948500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36098250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          247                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25034                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8769                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3215                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        99361                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                102576                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       110784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4140224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4251008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             565                       # Total snoops (count)
system.tol2bus.snoopTraffic                       896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35852                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117731                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35348     98.59%     98.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    504      1.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35852                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 191440943000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           64779500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2226000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          50704500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
