-- VHDL for IBM SMS ALD page 13.63.02.1
-- Title: E CH LAST INPUT CYCLE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/31/2020 9:58:31 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRANSFER:	 in STD_LOGIC;
		MS_E1_REG_FULL:	 in STD_LOGIC;
		MS_E2_REG_FULL:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_OR_T:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_OR_S:	 in STD_LOGIC;
		PS_INPUT_CYCLE:	 in STD_LOGIC;
		MS_F_CH_LAST_INPUT_CYCLE:	 in STD_LOGIC;
		MS_E_CH_LAST_INPUT_CYCLE:	 out STD_LOGIC;
		PS_E_CH_LAST_INPUT_CYCLE:	 out STD_LOGIC;
		PS_ANY_LAST_INPUT_CYCLE:	 out STD_LOGIC;
		MS_ANY_LAST_INPUT_CYCLE:	 out STD_LOGIC);
end ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC;

architecture behavioral of ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_4C_D_Latch: STD_LOGIC;
	signal OUT_3C_R: STD_LOGIC;
	signal OUT_3C_R_Latch: STD_LOGIC;
	signal OUT_3D_F: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_1E_K: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;

begin

	OUT_4A_G <= NOT(PS_E_CH_EXT_END_OF_TRANSFER AND MS_E1_REG_FULL AND MS_E2_REG_FULL );
	OUT_4B_G <= NOT(PS_E_CYCLE AND PS_E_CH_INPUT_MODE AND PS_LOGIC_GATE_C_OR_T );
	OUT_4C_D_Latch <= NOT(MS_LOGIC_GATE_B_OR_S AND PS_INPUT_CYCLE AND OUT_3C_R );
	OUT_3C_R_Latch <= NOT(OUT_4C_D AND OUT_DOT_4B );
	OUT_3D_F <= NOT OUT_3C_R;
	OUT_2D_R <= NOT OUT_3D_F;
	OUT_2E_C <= NOT(OUT_3D_F AND MS_F_CH_LAST_INPUT_CYCLE );
	OUT_1E_K <= OUT_2E_C;
	OUT_1F_C <= NOT OUT_2E_C;
	OUT_DOT_4B <= OUT_4A_G OR OUT_4B_G;

	MS_E_CH_LAST_INPUT_CYCLE <= OUT_3D_F;
	PS_E_CH_LAST_INPUT_CYCLE <= OUT_2D_R;
	PS_ANY_LAST_INPUT_CYCLE <= OUT_1E_K;
	MS_ANY_LAST_INPUT_CYCLE <= OUT_1F_C;

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_D_Latch,
		Q => OUT_4C_D,
		QBar => OPEN );

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_R_Latch,
		Q => OUT_3C_R,
		QBar => OPEN );


end;
