
*** Running vivado
    with args -log shift_register.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shift_register.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source shift_register.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1259.285 ; gain = 0.023 ; free physical = 795 ; free virtual = 9229
Command: link_design -top shift_register -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.418 ; gain = 0.000 ; free physical = 471 ; free virtual = 8906
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]
Finished Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.914 ; gain = 0.000 ; free physical = 366 ; free virtual = 8800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1831.695 ; gain = 83.844 ; free physical = 356 ; free virtual = 8792

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16652dace

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2283.555 ; gain = 451.859 ; free physical = 225 ; free virtual = 8439

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16652dace

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.445 ; gain = 0.000 ; free physical = 133 ; free virtual = 8182
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16652dace

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.445 ; gain = 0.000 ; free physical = 133 ; free virtual = 8182
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1944c8cfe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.445 ; gain = 0.000 ; free physical = 133 ; free virtual = 8182
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1944c8cfe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2593.461 ; gain = 32.016 ; free physical = 132 ; free virtual = 8181
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1944c8cfe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2593.461 ; gain = 32.016 ; free physical = 132 ; free virtual = 8181
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1944c8cfe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2593.461 ; gain = 32.016 ; free physical = 132 ; free virtual = 8181
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.461 ; gain = 0.000 ; free physical = 132 ; free virtual = 8181
Ending Logic Optimization Task | Checksum: b5a91c80

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2593.461 ; gain = 32.016 ; free physical = 132 ; free virtual = 8181

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b5a91c80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.461 ; gain = 0.000 ; free physical = 132 ; free virtual = 8181

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b5a91c80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.461 ; gain = 0.000 ; free physical = 132 ; free virtual = 8181

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.461 ; gain = 0.000 ; free physical = 132 ; free virtual = 8181
Ending Netlist Obfuscation Task | Checksum: b5a91c80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.461 ; gain = 0.000 ; free physical = 132 ; free virtual = 8181
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2593.461 ; gain = 845.609 ; free physical = 132 ; free virtual = 8181
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2617.473 ; gain = 16.008 ; free physical = 127 ; free virtual = 8177
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.runs/impl_1/shift_register_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
Command: report_drc -file shift_register_drc_opted.rpt -pb shift_register_drc_opted.pb -rpx shift_register_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.runs/impl_1/shift_register_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 121 ; free virtual = 8122
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aeb0a0dd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 121 ; free virtual = 8122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 121 ; free virtual = 8122

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7adfaf0

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 153 ; free virtual = 8115

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17eb9f21f

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 160 ; free virtual = 8124

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17eb9f21f

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 160 ; free virtual = 8124
Phase 1 Placer Initialization | Checksum: 17eb9f21f

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 160 ; free virtual = 8125

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b67e92f3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 159 ; free virtual = 8125

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f7b28366

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 159 ; free virtual = 8124

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f7b28366

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 159 ; free virtual = 8125

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: d63b9f2b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 134 ; free virtual = 8100

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 129 ; free virtual = 8099

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: d63b9f2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 129 ; free virtual = 8099
Phase 2.4 Global Placement Core | Checksum: 1717b9658

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 129 ; free virtual = 8099
Phase 2 Global Placement | Checksum: 1717b9658

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 129 ; free virtual = 8099

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f62c0b30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 128 ; free virtual = 8099

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2663aa007

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 127 ; free virtual = 8098

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27de0ce7b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 127 ; free virtual = 8098

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dcb1d90e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 127 ; free virtual = 8098

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d8e7c9bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 133 ; free virtual = 8092

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 248205f98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 133 ; free virtual = 8092

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e9717925

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 133 ; free virtual = 8092
Phase 3 Detail Placement | Checksum: 1e9717925

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 133 ; free virtual = 8092

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e96ef6b6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.176 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10332297e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 131 ; free virtual = 8091
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 118204a93

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 131 ; free virtual = 8091
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e96ef6b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 131 ; free virtual = 8091

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.176. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15d5ad358

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 131 ; free virtual = 8092

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 131 ; free virtual = 8092
Phase 4.1 Post Commit Optimization | Checksum: 15d5ad358

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 131 ; free virtual = 8092

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15d5ad358

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 135 ; free virtual = 8095

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15d5ad358

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 135 ; free virtual = 8095
Phase 4.3 Placer Reporting | Checksum: 15d5ad358

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 135 ; free virtual = 8095

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 135 ; free virtual = 8095

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 135 ; free virtual = 8095
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c20add30

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 135 ; free virtual = 8095
Ending Placer Task | Checksum: 175d7d8c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 135 ; free virtual = 8095
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 163 ; free virtual = 8124
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.runs/impl_1/shift_register_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file shift_register_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 149 ; free virtual = 8109
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_placed.rpt -pb shift_register_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shift_register_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 150 ; free virtual = 8110
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2641.484 ; gain = 0.000 ; free physical = 121 ; free virtual = 8082
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2644.227 ; gain = 2.742 ; free physical = 120 ; free virtual = 8081
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.runs/impl_1/shift_register_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ed3548db ConstDB: 0 ShapeSum: 88a28fed RouteDB: 0
Post Restoration Checksum: NetGraph: f44a2a57 NumContArr: fdc84e18 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1f212786f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2751.934 ; gain = 58.980 ; free physical = 131 ; free virtual = 7945

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f212786f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2784.934 ; gain = 91.980 ; free physical = 129 ; free virtual = 7934

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f212786f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2784.934 ; gain = 91.980 ; free physical = 130 ; free virtual = 7934
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b845529f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2805.230 ; gain = 112.277 ; free physical = 137 ; free virtual = 7922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.259  | TNS=0.000  | WHS=-0.106 | THS=-0.947 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000174087 %
  Global Horizontal Routing Utilization  = 0.000142086 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e63bd146

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 133 ; free virtual = 7918

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e63bd146

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 133 ; free virtual = 7918
Phase 3 Initial Routing | Checksum: 1f6144e42

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 131 ; free virtual = 7916

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.972  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15a71b8e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909
Phase 4 Rip-up And Reroute | Checksum: 15a71b8e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15a71b8e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15a71b8e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909
Phase 5 Delay and Skew Optimization | Checksum: 15a71b8e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17246b784

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.972  | TNS=0.000  | WHS=0.109  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17246b784

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909
Phase 6 Post Hold Fix | Checksum: 17246b784

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00391696 %
  Global Horizontal Routing Utilization  = 0.00475988 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17246b784

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 124 ; free virtual = 7909

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17246b784

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2808.074 ; gain = 115.121 ; free physical = 123 ; free virtual = 7909

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1af0ecf3c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2824.082 ; gain = 131.129 ; free physical = 123 ; free virtual = 7909

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.972  | TNS=0.000  | WHS=0.109  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1af0ecf3c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2824.082 ; gain = 131.129 ; free physical = 123 ; free virtual = 7909
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2824.082 ; gain = 131.129 ; free physical = 161 ; free virtual = 7947

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2824.082 ; gain = 179.855 ; free physical = 161 ; free virtual = 7947
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2824.082 ; gain = 0.000 ; free physical = 160 ; free virtual = 7946
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.runs/impl_1/shift_register_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
Command: report_drc -file shift_register_drc_routed.rpt -pb shift_register_drc_routed.pb -rpx shift_register_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.runs/impl_1/shift_register_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
Command: report_methodology -file shift_register_methodology_drc_routed.rpt -pb shift_register_methodology_drc_routed.pb -rpx shift_register_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_2/project_2.runs/impl_1/shift_register_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
Command: report_power -file shift_register_power_routed.rpt -pb shift_register_power_summary_routed.pb -rpx shift_register_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shift_register_route_status.rpt -pb shift_register_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_timing_summary_routed.rpt -pb shift_register_timing_summary_routed.pb -rpx shift_register_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file shift_register_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shift_register_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shift_register_bus_skew_routed.rpt -pb shift_register_bus_skew_routed.pb -rpx shift_register_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force shift_register.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./shift_register.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3145.840 ; gain = 262.992 ; free physical = 452 ; free virtual = 7887
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 22:36:35 2023...
