<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='701' ll='704' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getRegClass(unsigned int i) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='699'>/// Returns the register class associated with the enumeration value.
  /// See class MCOperandInfo.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='34' u='c' c='_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='45' u='c' c='_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='104' u='c' c='_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='281' u='c' c='_ZN4llvm23PerTargetMIParsingState20initNames2RegClassesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='903' u='c' c='_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1747' u='c' c='_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEbbbbPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1044' u='c' c='_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1055' u='c' c='_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='615' u='c' c='_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='632' u='c' c='_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='334' u='c' c='_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='62' u='c' c='_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1405' u='c' c='_ZNK4llvm15TargetInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1251' u='c' c='_ZNK4llvm18TargetLoweringBase23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='200' u='c' c='_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='265' u='c' c='_ZL16firstCommonClassPKjS0_PKN4llvm18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='519' u='c' c='_ZN12_GLOBAL__N_125AArch64A57FPLoadBalancing16scavengeRegisterEPNS_5ChainENS_5ColorERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1019' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='646' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='1064' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2161' u='c' c='_ZNK4llvm14SIRegisterInfo11getRegClassEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='384' u='c' c='_ZN4llvm13ARMAsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='930' u='c' c='_ZN12_GLOBAL__N_115LowOverheadLoop16ValidateLiveOutsEv'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='680' u='c' c='_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='691' u='c' c='_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp' l='286' u='c' c='_ZNK4llvm15AVRRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4036' u='c' c='_ZNK4llvm18MipsTargetLowering30parseRegForInlineAsmConstraintENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4060' u='c' c='_ZNK4llvm18MipsTargetLowering30parseRegForInlineAsmConstraintENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4080' u='c' c='_ZNK4llvm18MipsTargetLowering30parseRegForInlineAsmConstraintENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='431' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp' l='1663' u='c' c='_ZN4llvm15NVPTXAsmPrinter34setAndEmitFunctionVirtualRegistersERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1198' u='c' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
