INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab0/lab0proj/lab0proj.ip_user_files/bd/xorgate/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand2
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab0/lab0proj/lab0proj.ip_user_files/bd/xorgate/ip/xorgate_xup_nand2_0_0/sim/xorgate_xup_nand2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate_xup_nand2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab0/lab0proj/lab0proj.ip_user_files/bd/xorgate/ip/xorgate_xup_nand2_0_1/sim/xorgate_xup_nand2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate_xup_nand2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab0/lab0proj/lab0proj.ip_user_files/bd/xorgate/ip/xorgate_xup_nand2_0_3/sim/xorgate_xup_nand2_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate_xup_nand2_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab0/lab0proj/lab0proj.ip_user_files/bd/xorgate/ip/xorgate_xup_nand2_0_2/sim/xorgate_xup_nand2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate_xup_nand2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab0/lab0proj/lab0proj.ip_user_files/bd/xorgate/sim/xorgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_2_imp_1PV4XG0
INFO: [VRFC 10-311] analyzing module xorgate
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab0/lab0proj/lab0proj.srcs/sources_1/bd/xorgate/hdl/xorgate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab0/lab0proj/lab0proj.srcs/sim_1/new/xorgate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorgate_tb
