/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [4:0] _01_;
  reg [19:0] _02_;
  reg [4:0] _03_;
  wire [9:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_3z;
  wire [18:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_48z;
  wire [17:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_55z;
  wire [11:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_66z;
  wire [25:0] celloutsig_0_67z;
  wire [16:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_13z;
  wire [29:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= celloutsig_0_40z[17:7];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_0z[5:4], celloutsig_1_1z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 20'h00000;
    else _02_ <= { celloutsig_0_6z[9:7], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_5z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= celloutsig_0_6z[5:1];
  assign celloutsig_0_0z = in_data[84:75] * in_data[14:5];
  assign celloutsig_0_3z = { celloutsig_0_2z[5:1], celloutsig_0_1z } * celloutsig_0_0z;
  assign celloutsig_0_33z = celloutsig_0_25z[8:3] * celloutsig_0_24z[9:4];
  assign celloutsig_0_34z = { celloutsig_0_23z[4:0], celloutsig_0_4z } * celloutsig_0_10z[8:1];
  assign celloutsig_0_37z = { celloutsig_0_10z[9:8], celloutsig_0_19z } * in_data[14:5];
  assign celloutsig_0_42z = { celloutsig_0_33z[3:0], celloutsig_0_2z } * celloutsig_0_11z[12:3];
  assign celloutsig_0_49z = { celloutsig_0_42z[7:0], celloutsig_0_37z } * { celloutsig_0_19z[0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_5z = in_data[60:58] * in_data[30:28];
  assign celloutsig_0_55z = celloutsig_0_32z[16:2] * { celloutsig_0_9z[2], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_56z = { celloutsig_0_48z, celloutsig_0_19z } * celloutsig_0_49z[16:5];
  assign celloutsig_0_6z = { in_data[91], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z } * { in_data[23:17], celloutsig_0_3z };
  assign celloutsig_0_66z = { celloutsig_0_56z[6:3], celloutsig_0_1z, celloutsig_0_18z } * { celloutsig_0_55z[6:0], celloutsig_0_35z };
  assign celloutsig_0_67z = { celloutsig_0_19z[5], celloutsig_0_8z, celloutsig_0_3z, _00_ } * { celloutsig_0_66z[9], celloutsig_0_9z, _02_ };
  assign celloutsig_1_0z = in_data[140:135] * in_data[124:119];
  assign celloutsig_1_1z = in_data[160:158] * celloutsig_1_0z[2:0];
  assign celloutsig_0_7z = celloutsig_0_2z[2:0] * celloutsig_0_3z[6:4];
  assign celloutsig_1_3z = celloutsig_1_0z[5:1] * celloutsig_1_0z[4:0];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_5z } * in_data[158:144];
  assign celloutsig_1_7z = celloutsig_1_6z[8:6] * celloutsig_1_1z;
  assign celloutsig_1_11z = { celloutsig_1_10z[4:2], celloutsig_1_10z } * { celloutsig_1_6z[12], celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_8z = celloutsig_0_0z[4:1] * celloutsig_0_1z[3:0];
  assign celloutsig_1_14z = in_data[141:112] * { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_10z = celloutsig_0_6z[11:0] * { celloutsig_0_0z[6:2], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_11z[4:1], celloutsig_0_8z } * { celloutsig_0_3z[8:6], celloutsig_0_1z };
  assign celloutsig_0_1z = celloutsig_0_0z[9:5] * celloutsig_0_0z[6:2];
  assign celloutsig_0_13z = celloutsig_0_2z[4:2] * celloutsig_0_7z;
  assign celloutsig_0_15z = { celloutsig_0_10z[3], celloutsig_0_5z } * celloutsig_0_14z;
  assign celloutsig_0_16z = celloutsig_0_15z[2:0] * in_data[53:51];
  assign celloutsig_0_18z = celloutsig_0_10z[5:1] * celloutsig_0_11z[9:5];
  assign celloutsig_0_19z = { celloutsig_0_12z[7:3], celloutsig_0_16z } * { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_18z[2:1], celloutsig_0_19z } * celloutsig_0_11z[16:7];
  assign celloutsig_0_2z = celloutsig_0_0z[7:2] * { celloutsig_0_1z[0], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_23z[3:0], celloutsig_0_1z, celloutsig_0_7z } * { celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_2z } * { celloutsig_0_17z[4:2], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_28z = { celloutsig_0_9z, celloutsig_0_7z } * celloutsig_0_20z[8:1];
  assign celloutsig_0_32z = { celloutsig_0_16z[2], celloutsig_0_28z, celloutsig_0_13z, _03_ } <<< { celloutsig_0_28z[6:4], celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_35z = { celloutsig_0_8z[2:0], celloutsig_0_26z } <<< { celloutsig_0_15z[0], celloutsig_0_23z };
  assign celloutsig_0_40z = { celloutsig_0_12z[3:0], celloutsig_0_35z, celloutsig_0_19z } <<< { celloutsig_0_34z[6:1], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_8z };
  assign celloutsig_0_4z = celloutsig_0_2z[3:1] <<< celloutsig_0_0z[7:5];
  assign celloutsig_0_48z = celloutsig_0_34z[5:2] <<< celloutsig_0_1z[4:1];
  assign celloutsig_1_4z = celloutsig_1_0z[5:3] <<< in_data[115:113];
  assign celloutsig_1_5z = { celloutsig_1_0z[5:1], _01_ } <<< { _01_[3:0], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_5z[1], celloutsig_1_3z } <<< { celloutsig_1_6z[13:11], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_9z[3:0], celloutsig_1_1z } <<< { celloutsig_1_9z[1], celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_5z[9:1] <<< { celloutsig_1_5z[5:2], _01_ };
  assign celloutsig_1_15z = celloutsig_1_14z[28:22] <<< celloutsig_1_11z[8:2];
  assign celloutsig_1_18z = { celloutsig_1_15z[5], celloutsig_1_13z } <<< celloutsig_1_14z[24:15];
  assign celloutsig_1_19z = { _01_[1], celloutsig_1_9z } <<< { celloutsig_1_13z[7:4], celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_1z <<< { celloutsig_0_5z[2:1], celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } <<< { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_14z = celloutsig_0_1z[4:1] <<< celloutsig_0_12z[5:2];
  assign celloutsig_0_17z = celloutsig_0_0z[9:1] <<< { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_7z[0], celloutsig_0_18z } <<< celloutsig_0_3z[7:2];
  assign celloutsig_0_26z = celloutsig_0_17z[8:5] <<< { celloutsig_0_23z[4], celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_18z[0], celloutsig_0_18z } <<< in_data[92:87];
  assign { out_data[137:128], out_data[102:96], out_data[45:32], out_data[25:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
