module tb_rx_shift_register ();
	
	wire spi_clk;
	wire load;
	wire data_in;
	wire reset;
	
	reg [7:0] data_out;
	
	rx_shift_register U2 (spi_clk, load, data_in, data_out,reset);
	
	initial begin 
	
	end
	
	
endmodule
