<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/mips/isa.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_dde9a2d05fdc2dafdbc9060a892ecde4.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">isa.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mips_2isa_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2009 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2isa_8hh.html">arch/mips/isa.hh</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mt_8hh.html">arch/mips/mt.hh</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mt__constants_8hh.html">arch/mips/mt_constants.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2pra__constants_8hh.html">arch/mips/pra_constants.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;debug/MipsPRA.hh&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;params/MipsISA.hh&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMipsISA.html">MipsISA</a></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;std::string</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">ISA::miscRegNames</a>[<a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>] =</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="stringliteral">&quot;Index&quot;</span>, <span class="stringliteral">&quot;MVPControl&quot;</span>, <span class="stringliteral">&quot;MVPConf0&quot;</span>, <span class="stringliteral">&quot;MVPConf1&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="stringliteral">&quot;Random&quot;</span>, <span class="stringliteral">&quot;VPEControl&quot;</span>, <span class="stringliteral">&quot;VPEConf0&quot;</span>, <span class="stringliteral">&quot;VPEConf1&quot;</span>,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <span class="stringliteral">&quot;YQMask&quot;</span>, <span class="stringliteral">&quot;VPESchedule&quot;</span>, <span class="stringliteral">&quot;VPEScheFBack&quot;</span>, <span class="stringliteral">&quot;VPEOpt&quot;</span>,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="stringliteral">&quot;EntryLo0&quot;</span>, <span class="stringliteral">&quot;TCStatus&quot;</span>, <span class="stringliteral">&quot;TCBind&quot;</span>, <span class="stringliteral">&quot;TCRestart&quot;</span>,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <span class="stringliteral">&quot;TCHalt&quot;</span>, <span class="stringliteral">&quot;TCContext&quot;</span>, <span class="stringliteral">&quot;TCSchedule&quot;</span>, <span class="stringliteral">&quot;TCScheFBack&quot;</span>,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="stringliteral">&quot;EntryLo1&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="stringliteral">&quot;Context&quot;</span>, <span class="stringliteral">&quot;ContextConfig&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="stringliteral">&quot;PageMask&quot;</span>, <span class="stringliteral">&quot;PageGrain&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="stringliteral">&quot;Wired&quot;</span>, <span class="stringliteral">&quot;SRSConf0&quot;</span>, <span class="stringliteral">&quot;SRCConf1&quot;</span>, <span class="stringliteral">&quot;SRSConf2&quot;</span>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="stringliteral">&quot;SRSConf3&quot;</span>, <span class="stringliteral">&quot;SRSConf4&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="stringliteral">&quot;HWREna&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="stringliteral">&quot;BadVAddr&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="stringliteral">&quot;Count&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="stringliteral">&quot;EntryHi&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="stringliteral">&quot;Compare&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="stringliteral">&quot;Status&quot;</span>, <span class="stringliteral">&quot;IntCtl&quot;</span>, <span class="stringliteral">&quot;SRSCtl&quot;</span>, <span class="stringliteral">&quot;SRSMap&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="stringliteral">&quot;Cause&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="stringliteral">&quot;EPC&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="stringliteral">&quot;PRId&quot;</span>, <span class="stringliteral">&quot;EBase&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="stringliteral">&quot;Config&quot;</span>, <span class="stringliteral">&quot;Config1&quot;</span>, <span class="stringliteral">&quot;Config2&quot;</span>, <span class="stringliteral">&quot;Config3&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="stringliteral">&quot;LLAddr&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="stringliteral">&quot;WatchLo0&quot;</span>, <span class="stringliteral">&quot;WatchLo1&quot;</span>, <span class="stringliteral">&quot;WatchLo2&quot;</span>, <span class="stringliteral">&quot;WatchLo3&quot;</span>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <span class="stringliteral">&quot;WatchLo4&quot;</span>, <span class="stringliteral">&quot;WatchLo5&quot;</span>, <span class="stringliteral">&quot;WatchLo6&quot;</span>, <span class="stringliteral">&quot;WatchLo7&quot;</span>,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="stringliteral">&quot;WatchHi0&quot;</span>, <span class="stringliteral">&quot;WatchHi1&quot;</span>, <span class="stringliteral">&quot;WatchHi2&quot;</span>, <span class="stringliteral">&quot;WatchHi3&quot;</span>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="stringliteral">&quot;WatchHi4&quot;</span>, <span class="stringliteral">&quot;WatchHi5&quot;</span>, <span class="stringliteral">&quot;WatchHi6&quot;</span>, <span class="stringliteral">&quot;WatchHi7&quot;</span>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="stringliteral">&quot;XCContext64&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="stringliteral">&quot;Debug&quot;</span>, <span class="stringliteral">&quot;TraceControl1&quot;</span>, <span class="stringliteral">&quot;TraceControl2&quot;</span>, <span class="stringliteral">&quot;UserTraceData&quot;</span>,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="stringliteral">&quot;TraceBPC&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="stringliteral">&quot;DEPC&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="stringliteral">&quot;PerfCnt0&quot;</span>, <span class="stringliteral">&quot;PerfCnt1&quot;</span>, <span class="stringliteral">&quot;PerfCnt2&quot;</span>, <span class="stringliteral">&quot;PerfCnt3&quot;</span>,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="stringliteral">&quot;PerfCnt4&quot;</span>, <span class="stringliteral">&quot;PerfCnt5&quot;</span>, <span class="stringliteral">&quot;PerfCnt6&quot;</span>, <span class="stringliteral">&quot;PerfCnt7&quot;</span>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="stringliteral">&quot;ErrCtl&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="stringliteral">&quot;CacheErr0&quot;</span>, <span class="stringliteral">&quot;CacheErr1&quot;</span>, <span class="stringliteral">&quot;CacheErr2&quot;</span>, <span class="stringliteral">&quot;CacheErr3&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="stringliteral">&quot;TagLo0&quot;</span>, <span class="stringliteral">&quot;DataLo1&quot;</span>, <span class="stringliteral">&quot;TagLo2&quot;</span>, <span class="stringliteral">&quot;DataLo3&quot;</span>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="stringliteral">&quot;TagLo4&quot;</span>, <span class="stringliteral">&quot;DataLo5&quot;</span>, <span class="stringliteral">&quot;TagLo6&quot;</span>, <span class="stringliteral">&quot;DataLo7&quot;</span>,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="stringliteral">&quot;TagHi0&quot;</span>, <span class="stringliteral">&quot;DataHi1&quot;</span>, <span class="stringliteral">&quot;TagHi2&quot;</span>, <span class="stringliteral">&quot;DataHi3&quot;</span>,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="stringliteral">&quot;TagHi4&quot;</span>, <span class="stringliteral">&quot;DataHi5&quot;</span>, <span class="stringliteral">&quot;TagHi6&quot;</span>, <span class="stringliteral">&quot;DataHi7&quot;</span>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="stringliteral">&quot;ErrorEPC&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="stringliteral">&quot;DESAVE&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="stringliteral">&quot;LLFlag&quot;</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">   92</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">ISA::ISA</a>(<a class="code" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    : <a class="code" href="classSimObject.html">SimObject</a>(p), numThreads(p-&gt;num_threads), numVpes(p-&gt;num_vpes)</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>.resize(<a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>.resize(<a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>=0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; <a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>].resize(1);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>] = <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec">perProcessor</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    }</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>.resize(NumMiscRegs);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> = 0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; <a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>].push_back(0);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// Initialize all Per-VPE regs</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    uint32_t per_vpe_regs[] = { <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MISCREG_VPE_CONTROL</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acc513c63c79509ac0103c21482af3b2b">MISCREG_VPE_CONF0</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a03c59a204299a5e21de91557b444eb90">MISCREG_VPE_CONF1</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a20d613c7f8fb24478b9014ffcefdf772">MISCREG_YQMASK</a>,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a55d0e133383b18f0b2c2f60d6b0c57a8">MISCREG_VPE_SCHEDULE</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ac1bbb8b9cdaa6f1e143ff85b589c02e4">MISCREG_VPE_SCHEFBACK</a>,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab24522d09b8b2779a2cccaf869cc41d2">MISCREG_VPE_OPT</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab9e75a5381d4e93daacf4d40b9eae689">MISCREG_SRS_CONF0</a>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a72daa0c0ffc5cc5cb38bff354e1abe26">MISCREG_SRS_CONF1</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e400001ef5cf9fb117d0eeae9cfce6b">MISCREG_SRS_CONF2</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aeb151be89415e33a2f149157f7863b56">MISCREG_SRS_CONF3</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae7bcd0c8a111b8726dc98489513d9828">MISCREG_SRS_CONF4</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MISCREG_EBASE</a></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                              };</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    uint32_t num_vpe_regs = <span class="keyword">sizeof</span>(per_vpe_regs) / 4;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> = 0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; num_vpe_regs; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a> &gt; 1) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[per_vpe_regs[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>]].resize(<a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[per_vpe_regs[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>]] = <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7">perVirtProcessor</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">// Initialize all Per-TC regs</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint32_t per_tc_regs[] = { <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                               <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                               <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb">MISCREG_TC_RESTART</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                               <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa4c1bbafed6c3c095d18d9b4c8614e76">MISCREG_TC_CONTEXT</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1b83325a2e2cf731061c4f962b69a30b">MISCREG_TC_SCHEDULE</a>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                               <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a38378259d06c2bda7be08af144f1e376">MISCREG_TC_SCHEFBACK</a>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                               <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921af59fd262416b4caf3695056bb6496c59">MISCREG_DEBUG</a>, <a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3f7cabea8160f381de68f8c47e0bf1a6">MISCREG_LLADDR</a></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                             };</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    uint32_t num_tc_regs = <span class="keyword">sizeof</span>(per_tc_regs) /  4;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> = 0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; num_tc_regs; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[per_tc_regs[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>]].resize(<a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[per_tc_regs[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>]] = <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">clear</a>();</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">const</span> MipsISAParams *</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a3f525c2c5f1d271435d3aa1f70da5319">  146</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a3f525c2c5f1d271435d3aa1f70da5319">ISA::params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">  152</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">ISA::clear</a>()</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> = 0; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a> &lt; <a class="code" href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">NumMiscRegs</a>; <a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>++) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>].size(); <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>][<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>] = 0;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> = 0; <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a> &lt; <a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>].size(); <a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>++)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">i</a>][<a class="code" href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">k</a>] = (<span class="keywordtype">long</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)(-1);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    }</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a5f92aaa014390baa4ae472446307089b">  165</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a5f92aaa014390baa4ae472446307089b">ISA::configCP</a>()</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Resetting CP0 State with %i TCs and %i VPEs\n&quot;</span>,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a>, <a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="structMipsISA_1_1CoreSpecific.html">CoreSpecific</a> <a class="code" href="namespacecp.html">cp</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;CP state must be set before the following code is used&quot;</span>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">// Do Default CP0 initialization HERE</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// Do Initialization for MT cores here (eventually use</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="comment">// core_name parameter to toggle this initialization)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// ===================================================</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Initializing CP0 State.... &quot;</span>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    PRIdReg <a class="code" href="namespaceMipsISA.html#aa0ae2378bca9b9a85bd6739deb60e5d8">procId</a> = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a53c222d74feb95467af29787d4598f59">MISCREG_PRID</a>);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    procId.coOp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9b344a4b48f21e30af729e41e95a6df4">CP0_PRId_CompanyOptions</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    procId.coId = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9c739f02debd60db71b8c4c93faccf93">CP0_PRId_CompanyID</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    procId.procId = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a05c6533595e783bc9af38a75be4b9ea4">CP0_PRId_ProcessorID</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    procId.rev = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a333ca9ba919ce41958db3f14d13535f3">CP0_PRId_Revision</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a53c222d74feb95467af29787d4598f59">MISCREG_PRID</a>, procId);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// Now, create Write Mask for ProcID register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> procIDMask = 0; <span class="comment">// Read-Only register</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(procIDMask, 0, 32, 0);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a53c222d74feb95467af29787d4598f59">MISCREG_PRID</a>, procIDMask);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">// Config</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    ConfigReg cfg = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e236dbb4db60348771ed1f4794a66da">MISCREG_CONFIG</a>);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    cfg.be = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ab0f0391f2338f0d3542dcf117e57e91a">CP0_Config_BE</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    cfg.at = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a42671a711ec87cc168904d5f774fa9b3">CP0_Config_AT</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    cfg.ar = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#af355d226101f8da2c48d2dc18119296b">CP0_Config_AR</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    cfg.mt = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#acbbaaec1c1a55ac57715ac9e04893330">CP0_Config_MT</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    cfg.vi = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a4f133f47c10e5ed0ab085f50fdad95df">CP0_Config_VI</a>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    cfg.m = 1;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e236dbb4db60348771ed1f4794a66da">MISCREG_CONFIG</a>, cfg);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">// Now, create Write Mask for Config register</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> cfg_Mask = 0x7FFF0007;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(cfg_Mask, 0, 32, 0);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e236dbb4db60348771ed1f4794a66da">MISCREG_CONFIG</a>, cfg_Mask);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// Config1</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    Config1Reg cfg1 = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1c09e4f939960d2eab2b95a3a26223df">MISCREG_CONFIG1</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    cfg1.mmuSize = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ab7f08491da8a6c263843c0ef6395f9f9">CP0_Config1_MMU</a>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    cfg1.is = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a889a60f81820876223ae7cfb8c9faeb3">CP0_Config1_IS</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    cfg1.il = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ac8e54ad9c19f4c8f5ef77ae51944fff5">CP0_Config1_IL</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    cfg1.ia = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a08832452fad7403e255cc61d37a8f006">CP0_Config1_IA</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    cfg1.ds = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a3456693c1e1bfc6078e21788bd031e3b">CP0_Config1_DS</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    cfg1.dl = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9bedad80a8025cd9f5591fe96428acbd">CP0_Config1_DL</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    cfg1.da = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a35d4585617db1fc75f11a5e807206c94">CP0_Config1_DA</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    cfg1.fp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a2746e5977169c75bf7b45167cc6cda3a">CP0_Config1_FP</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    cfg1.ep = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9df4af8cfa1373514852525ba64c67c7">CP0_Config1_EP</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    cfg1.wr = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a8e72faefb0912a11cd5d33bcb5ed5294">CP0_Config1_WR</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    cfg1.md = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a7153e14f3399577c9517e3e934360763">CP0_Config1_MD</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    cfg1.c2 = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aac973bc9630c4b01928a756dad129c94">CP0_Config1_C2</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    cfg1.pc = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#acd2f593bee7527245407355050b06003">CP0_Config1_PC</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    cfg1.m = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9cca835946ee403d135f5cedba06f4e3">CP0_Config1_M</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1c09e4f939960d2eab2b95a3a26223df">MISCREG_CONFIG1</a>, cfg1);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">// Now, create Write Mask for Config register</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> cfg1_Mask = 0; <span class="comment">// Read Only Register</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(cfg1_Mask, 0, 32, 0);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1c09e4f939960d2eab2b95a3a26223df">MISCREG_CONFIG1</a>, cfg1_Mask);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// Config2</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    Config2Reg cfg2 = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a94ee75c22216b90e2cba84ffbe7b098f">MISCREG_CONFIG2</a>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    cfg2.tu = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a954c6d1014cab0347732eecb33a4cb0b">CP0_Config2_TU</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    cfg2.ts = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a4d19311c50504ba5e4f8222ffec27dae">CP0_Config2_TS</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    cfg2.tl = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a84749f64007f7a141bce30e5e3fe345a">CP0_Config2_TL</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    cfg2.ta = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ae2d42a94309ddaf7433fe79c17ba6c1a">CP0_Config2_TA</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    cfg2.su = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a99870659c9547dd0d1f5a5b6d10ea527">CP0_Config2_SU</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    cfg2.ss = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ae7f514fea4a86383d5549150f16b6bb6">CP0_Config2_SS</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    cfg2.sl = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aab64b5a5b97c0fa9beba7869d8719054">CP0_Config2_SL</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    cfg2.sa = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a0884736e0d4daf65d7e001e7fab89a6e">CP0_Config2_SA</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    cfg2.m = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a67e64fc49ae93656ed2242501da144e6">CP0_Config2_M</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a94ee75c22216b90e2cba84ffbe7b098f">MISCREG_CONFIG2</a>, cfg2);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">// Now, create Write Mask for Config register</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> cfg2_Mask = 0x7000F000; <span class="comment">// Read Only Register</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(cfg2_Mask, 0, 32, 0);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a94ee75c22216b90e2cba84ffbe7b098f">MISCREG_CONFIG2</a>, cfg2_Mask);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">// Config3</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    Config3Reg cfg3 = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a9451470528afa242eb90584734862c34">MISCREG_CONFIG3</a>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    cfg3.dspp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a862f288184d83379ab5dae9b40355fbb">CP0_Config3_DSPP</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    cfg3.lpa = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a13227a63845bf0a7812d06401eba3f33">CP0_Config3_LPA</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    cfg3.veic = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a76762f7aa69176fd1814703d0a5c6b2f">CP0_Config3_VEIC</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    cfg3.vint = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a082e204d66746cc3564d71809dbb3aac">CP0_Config3_VInt</a>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    cfg3.sp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">CP0_Config3_SP</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    cfg3.mt = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aea3768dbcece83df5093762700129110">CP0_Config3_MT</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    cfg3.sm = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a74c8509c5d4d108c893def3e2f4ceb75">CP0_Config3_SM</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    cfg3.tl = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#abfcc133297818e52758ccc46efab4e63">CP0_Config3_TL</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a9451470528afa242eb90584734862c34">MISCREG_CONFIG3</a>, cfg3);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">// Now, create Write Mask for Config register</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> cfg3_Mask = 0; <span class="comment">// Read Only Register</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(cfg3_Mask, 0, 32, 0);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a9451470528afa242eb90584734862c34">MISCREG_CONFIG3</a>, cfg3_Mask);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="comment">// EBase - CPUNum</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    EBaseReg eBase = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MISCREG_EBASE</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    eBase.cpuNum = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ae37e192d86706829f0f0101a54946c80">CP0_EBase_CPUNum</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(eBase, 31, 31, 1);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MISCREG_EBASE</a>, eBase);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// Now, create Write Mask for Config register</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> EB_Mask = 0x3FFFF000;<span class="comment">// Except Exception Base, the</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                 <span class="comment">// entire register is read only</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(EB_Mask, 0, 32, 0);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MISCREG_EBASE</a>, EB_Mask);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">// SRS Control - HSS (Highest Shadow Set)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    SRSCtlReg scsCtl = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MISCREG_SRSCTL</a>);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    scsCtl.hss = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a9be6d370d6fa04e81a853cec3ca2ccfc">CP0_SrsCtl_HSS</a>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MISCREG_SRSCTL</a>, scsCtl);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">// Now, create Write Mask for the SRS Ctl register</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> SC_Mask = 0x0000F3C0;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(SC_Mask, 0, 32, 0);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MISCREG_SRSCTL</a>, SC_Mask);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">// IntCtl - IPTI, IPPCI</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    IntCtlReg intCtl = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MISCREG_INTCTL</a>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    intCtl.ipti = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a58d703a60a959b50dbdc0ac55bee0f44">CP0_IntCtl_IPTI</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    intCtl.ippci = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a12e8e79e2b0dc54593dcf78933ec0b14">CP0_IntCtl_IPPCI</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MISCREG_INTCTL</a>, intCtl);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">// Now, create Write Mask for the IntCtl register</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> IC_Mask = 0x000003E0;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(IC_Mask, 0, 32, 0);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MISCREG_INTCTL</a>, IC_Mask);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">// Watch Hi - M - FIXME (More than 1 Watch register)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    WatchHiReg watchHi = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a68f6ed846af0046122c175266c92152f">MISCREG_WATCHHI0</a>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    watchHi.m = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#a8b3bcde238610b1276ec71dc135b2202">CP0_WatchHi_M</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a68f6ed846af0046122c175266c92152f">MISCREG_WATCHHI0</a>, watchHi);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// Now, create Write Mask for the IntCtl register</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> wh_Mask = 0x7FFF0FFF;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(wh_Mask, 0, 32, 0);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a68f6ed846af0046122c175266c92152f">MISCREG_WATCHHI0</a>, wh_Mask);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// Perf Ctr - M - FIXME (More than 1 PerfCnt Pair)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    PerfCntCtlReg perfCntCtl = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a417ddb4830ace0cd0ac6aead5986af8a">MISCREG_PERFCNT0</a>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    perfCntCtl.m = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#ac252d5afed9bf11b7f9992a63cec0769">CP0_PerfCtr_M</a>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    perfCntCtl.w = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aba0b047dfbc352db467ec4894efc28df">CP0_PerfCtr_W</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a417ddb4830ace0cd0ac6aead5986af8a">MISCREG_PERFCNT0</a>, perfCntCtl);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// Now, create Write Mask for the IntCtl register</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> pc_Mask = 0x00007FF;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(pc_Mask, 0, 32, 0);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a417ddb4830ace0cd0ac6aead5986af8a">MISCREG_PERFCNT0</a>, pc_Mask);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// Random</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa2ac9b5affe14dd3f69777bdf00bf06e">MISCREG_CP0_RANDOM</a>, 63);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">// Now, create Write Mask for the IntCtl register</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> random_Mask = 0;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(random_Mask, 0, 32, 0);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa2ac9b5affe14dd3f69777bdf00bf06e">MISCREG_CP0_RANDOM</a>, random_Mask);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// PageGrain</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    PageGrainReg pageGrain = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921adaadf1dcd2d352909811eb1b6301e31b">MISCREG_PAGEGRAIN</a>);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    pageGrain.esp = cp.<a class="code" href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">CP0_Config3_SP</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921adaadf1dcd2d352909811eb1b6301e31b">MISCREG_PAGEGRAIN</a>, pageGrain);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// Now, create Write Mask for the IntCtl register</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> pg_Mask = 0x10000000;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(pg_Mask, 0, 32, 0);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921adaadf1dcd2d352909811eb1b6301e31b">MISCREG_PAGEGRAIN</a>, pg_Mask);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">// Status</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    StatusReg <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">// Only CU0 and IE are modified on a reset - everything else needs</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="comment">// to be controlled on a per CPU model basis</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">// Enable CP0 on reset</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">// status.cu0 = 1;</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">// Enable ERL bit on a reset</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    status.erl = 1;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">// Enable BEV bit on a reset</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    status.bev = 1;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>, status);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">// Now, create Write Mask for the Status register</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> stat_Mask = 0xFF78FF17;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(stat_Mask, 0, 32, 0);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>, stat_Mask);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">// MVPConf0</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    MVPConf0Reg mvpConf0 = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MISCREG_MVP_CONF0</a>);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    mvpConf0.tca = 1;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    mvpConf0.pvpe = <a class="code" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">numVpes</a> - 1;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    mvpConf0.ptc = <a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a> - 1;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MISCREG_MVP_CONF0</a>, mvpConf0);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="comment">// VPEConf0</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    VPEConf0Reg vpeConf0 = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acc513c63c79509ac0103c21482af3b2b">MISCREG_VPE_CONF0</a>);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    vpeConf0.mvp = 1;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acc513c63c79509ac0103c21482af3b2b">MISCREG_VPE_CONF0</a>, vpeConf0);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="comment">// TCBind</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a>; tid++) {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        TCBindReg tcBind = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>, tid);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        tcBind.curTC = tid;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>, tcBind, tid);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// TCHalt</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    TCHaltReg tcHalt = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    tcHalt.h = 0;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>, tcHalt);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">// TCStatus</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">// Set TCStatus Activated to 1 for the initial thread that is running</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    TCStatusReg tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    tcStatus.a = 1;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tcStatus);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">// Set Dynamically Allocatable bit to 1 for all other threads</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 1; tid &lt; <a class="code" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">numThreads</a>; tid++) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tid);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        tcStatus.da = 1;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tcStatus, tid);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    }</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceMipsISA.html#a305d6506a6f765b54463d5b6a3a58e36">mask</a> = 0x7FFFFFFF;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// Now, create Write Mask for the Index register</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(mask, 0, 32, 0);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa727e97410edc30bb4b353a70f5518c8">MISCREG_INDEX</a>, mask);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    mask = 0x3FFFFFFF;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(mask, 0, 32, 0);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921af5f87db21b7bde2f3459f40c5fdb08b2">MISCREG_ENTRYLO0</a>, mask);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a4e5e87526b43fbcd3d56b47c32bcad7c">MISCREG_ENTRYLO1</a>, mask);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    mask = 0xFF800000;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(mask, 0, 32, 0);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aaf700059d425ebaf331ba36e339dda50">MISCREG_CONTEXT</a>, mask);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    mask = 0x1FFFF800;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(mask, 0, 32, 0);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae409a375c2e599b4145dcdb038aa5974">MISCREG_PAGEMASK</a>, mask);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    mask = 0x0;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(mask, 0, 32, 0);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ac05fae94bba8637fa2f3c69190d5f241">MISCREG_BADVADDR</a>, mask);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3f7cabea8160f381de68f8c47e0bf1a6">MISCREG_LLADDR</a>, mask);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    mask = 0x08C00300;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <a class="code" href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a>(mask, 0, 32, 0);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MISCREG_CAUSE</a>, mask);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;}</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">  414</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">ISA::getVPENum</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)<span class="keyword"> const</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    TCBindReg tcBind = <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MISCREG_TC_BIND</a>][tid];</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> tcBind.curVPE;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">  421</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">ISA::readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)<span class="keyword"> const</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        ? tid : <a class="code" href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">getVPENum</a>(tid);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Reading CP0 Register:%u Select:%u (%s) (%lx).\n&quot;</span>,</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg],</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[misc_reg][reg_sel]);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[misc_reg][reg_sel];</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;}</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//@TODO: MIPS MT&#39;s register view automatically connects</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//       Status to TCStatus depending on current thread</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//template &lt;class TC&gt;</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a14fd78c1fbe1e43fd963fe076839dd7e">  435</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a14fd78c1fbe1e43fd963fe076839dd7e">ISA::readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,  <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        ? tid : <a class="code" href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">getVPENum</a>(tid);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            <span class="stringliteral">&quot;Reading CP0 Register:%u Select:%u (%s) with effect (%lx).\n&quot;</span>,</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;            misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg],</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[misc_reg][reg_sel]);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[misc_reg][reg_sel];</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;}</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">  448</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">ISA::setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;{</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        ? tid : <a class="code" href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">getVPENum</a>(tid);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;            <span class="stringliteral">&quot;[tid:%i] Setting (direct set) CP0 Register:%u &quot;</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;            <span class="stringliteral">&quot;Select:%u (%s) to %#x.\n&quot;</span>,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;            tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg], val);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[misc_reg][reg_sel] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;}</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">  461</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">ISA::setRegMask</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;{</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        ? tid : <a class="code" href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">getVPENum</a>(tid);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            <span class="stringliteral">&quot;[tid:%i] Setting CP0 Register: %u Select: %u (%s) to %#x\n&quot;</span>,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;            tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg], val);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>[misc_reg][reg_sel] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;}</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// PROGRAMMER&#39;S NOTES:</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">// (1) Some CP0 Registers have fields that cannot</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">// be overwritten. Make sure to handle those particular registers</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">// with care!</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#ac51eb23035a4151fb529f0ad9ed18945">  476</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#ac51eb23035a4151fb529f0ad9ed18945">ISA::setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;{</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordtype">int</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">perThreadContext</a>)</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        ? tid : <a class="code" href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">getVPENum</a>(tid);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            <span class="stringliteral">&quot;[tid:%i] Setting CP0 Register:%u &quot;</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            <span class="stringliteral">&quot;Select:%u (%s) to %#x, with effect.\n&quot;</span>,</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;            tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">miscRegNames</a>[misc_reg], val);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> cp0_val = <a class="code" href="classMipsISA_1_1ISA.html#a71c4e7c6f3a16290f1b4dcf30f7730eb">filterCP0Write</a>(misc_reg, reg_sel, val);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[misc_reg][reg_sel] = cp0_val;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">scheduleCP0Update</a>(tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>(), <a class="code" href="classCycles.html">Cycles</a>(1));</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;}</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a71c4e7c6f3a16290f1b4dcf30f7730eb">  499</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a71c4e7c6f3a16290f1b4dcf30f7730eb">ISA::filterCP0Write</a>(<span class="keywordtype">int</span> misc_reg, <span class="keywordtype">int</span> reg_sel, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;{</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> retVal = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">// Mask off read-only regions</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    retVal &amp;= <a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>[misc_reg][reg_sel];</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> curVal = <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[misc_reg][reg_sel];</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="comment">// Mask off current alue with inverse mask (clear writeable bits)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    curVal &amp;= (~<a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>[misc_reg][reg_sel]);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    retVal |= curVal; <span class="comment">// Combine the two</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;            <span class="stringliteral">&quot;filterCP0Write: Mask: %lx, Inverse Mask: %lx, write Val: %x, &quot;</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;            <span class="stringliteral">&quot;current val: %lx, written val: %x\n&quot;</span>,</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>[misc_reg][reg_sel],</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;            ~<a class="code" href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">miscRegFile_WriteMask</a>[misc_reg][reg_sel],</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            val, <a class="code" href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">miscRegFile</a>[misc_reg][reg_sel], retVal);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">return</span> retVal;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;}</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">  519</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">ISA::scheduleCP0Update</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="code" href="classCycles.html">Cycles</a> delay)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;{</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">cp0Updated</a>) {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">cp0Updated</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <span class="comment">//schedule UPDATE</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        <span class="keyword">auto</span> cp0_event = <span class="keyword">new</span> <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a>(</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;            [<span class="keyword">this</span>, cpu]{ <a class="code" href="classMipsISA_1_1ISA.html#a1d70beffdd610f062e834f585133ec5c">processCP0Event</a>(cpu, <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">UpdateCP0</a>); },</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;            <span class="stringliteral">&quot;Coprocessor-0 event&quot;</span>, <span class="keyword">true</span>, <a class="code" href="classEventBase.html#aac6e2b4bf6313c24ed561ccb0a100d0e">Event::CPU_Tick_Pri</a>);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        cpu-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(cp0_event, cpu-&gt;<a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(delay));</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    }</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;}</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">  533</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">ISA::updateCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu)</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="comment">// EVALUATE CP0 STATE FOR MIPS MT</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"></span>    MVPConf0Reg mvpConf0 = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MISCREG_MVP_CONF0</a>);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> num_threads = mvpConf0.ptc + 1;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; num_threads; tid++) {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        TCStatusReg tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MISCREG_TC_STATUS</a>, tid);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        TCHaltReg tcHalt = <a class="code" href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MISCREG_TC_HALT</a>, tid);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <span class="comment">//@todo: add vpe/mt check here thru mvpcontrol &amp; vpecontrol regs</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <span class="keywordflow">if</span> (tcHalt.h == 1 || tcStatus.a == 0)  {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;            <a class="code" href="namespaceMipsISA.html#a21c7c48e77fd3b4c3e2da4805a718d56">haltThread</a>(cpu-&gt;<a class="code" href="classBaseCPU.html#a837fda914af56ee5744346d17e6b137d">getContext</a>(tid));</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tcHalt.h == 0 &amp;&amp; tcStatus.a == 1) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;            <a class="code" href="namespaceMipsISA.html#aa72b42213b90322bdd4a41227a14cea9">restoreThread</a>(cpu-&gt;<a class="code" href="classBaseCPU.html#a837fda914af56ee5744346d17e6b137d">getContext</a>(tid));</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    num_threads = mvpConf0.ptc + 1;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">// Toggle update flag after we finished updating</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">cp0Updated</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="classMipsISA_1_1ISA.html#a1d70beffdd610f062e834f585133ec5c">  562</a></span>&#160;<a class="code" href="classMipsISA_1_1ISA.html#a1d70beffdd610f062e834f585133ec5c">ISA::processCP0Event</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">CP0EventType</a> cp0EventType)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">switch</span> (cp0EventType)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">UpdateCP0</a>:</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        <a class="code" href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">updateCPU</a>(cpu);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;}</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<a class="code" href="classMipsISA_1_1ISA.html">MipsISA::ISA</a> *</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;MipsISAParams::create()</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;{</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classMipsISA_1_1ISA.html">MipsISA::ISA</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ac252d5afed9bf11b7f9992a63cec0769"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ac252d5afed9bf11b7f9992a63cec0769">MipsISA::CoreSpecific::CP0_PerfCtr_M</a></div><div class="ttdeci">bool CP0_PerfCtr_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00152">types.hh:152</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aba0b047dfbc352db467ec4894efc28df"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aba0b047dfbc352db467ec4894efc28df">MipsISA::CoreSpecific::CP0_PerfCtr_W</a></div><div class="ttdeci">bool CP0_PerfCtr_W</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00153">types.hh:153</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9da1d0c8367e8a00d03d17352b685cd7">MipsISA::ISA::perVirtProcessor</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00068">isa.hh:68</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aa0ae2378bca9b9a85bd6739deb60e5d8"><div class="ttname"><a href="namespaceMipsISA.html#aa0ae2378bca9b9a85bd6739deb60e5d8">MipsISA::procId</a></div><div class="ttdeci">Bitfield&lt; 15, 8 &gt; procId</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00205">pra_constants.hh:205</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a78859d98258432b35980126062c912b7">MipsISA::MISCREG_EBASE</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00191">registers.hh:191</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad259164e423c14b49a4f5121e3b15e47">MipsISA::MISCREG_CAUSE</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00186">registers.hh:186</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9cca835946ee403d135f5cedba06f4e3"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9cca835946ee403d135f5cedba06f4e3">MipsISA::CoreSpecific::CP0_Config1_M</a></div><div class="ttdeci">unsigned CP0_Config1_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00117">types.hh:117</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MipsISA::MISCREG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00181">registers.hh:181</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a1b83325a2e2cf731061c4f962b69a30b"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1b83325a2e2cf731061c4f962b69a30b">MipsISA::MISCREG_TC_SCHEDULE</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00153">registers.hh:153</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a417ddb4830ace0cd0ac6aead5986af8a"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a417ddb4830ace0cd0ac6aead5986af8a">MipsISA::MISCREG_PERFCNT0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00237">registers.hh:237</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a58d703a60a959b50dbdc0ac55bee0f44"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a58d703a60a959b50dbdc0ac55bee0f44">MipsISA::CoreSpecific::CP0_IntCtl_IPTI</a></div><div class="ttdeci">unsigned CP0_IntCtl_IPTI</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00103">types.hh:103</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a8e72faefb0912a11cd5d33bcb5ed5294"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a8e72faefb0912a11cd5d33bcb5ed5294">MipsISA::CoreSpecific::CP0_Config1_WR</a></div><div class="ttdeci">bool CP0_Config1_WR</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00128">types.hh:128</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921af5f87db21b7bde2f3459f40c5fdb08b2"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921af5f87db21b7bde2f3459f40c5fdb08b2">MipsISA::MISCREG_ENTRYLO0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00147">registers.hh:147</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ae37e192d86706829f0f0101a54946c80"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ae37e192d86706829f0f0101a54946c80">MipsISA::CoreSpecific::CP0_EBase_CPUNum</a></div><div class="ttdeci">unsigned CP0_EBase_CPUNum</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00110">types.hh:110</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_abfcc133297818e52758ccc46efab4e63"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#abfcc133297818e52758ccc46efab4e63">MipsISA::CoreSpecific::CP0_Config3_TL</a></div><div class="ttdeci">bool CP0_Config3_TL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00149">types.hh:149</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_af355d226101f8da2c48d2dc18119296b"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#af355d226101f8da2c48d2dc18119296b">MipsISA::CoreSpecific::CP0_Config_AR</a></div><div class="ttdeci">unsigned CP0_Config_AR</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00114">types.hh:114</a></div></div>
<div class="ttc" id="classEventBase_html_aac6e2b4bf6313c24ed561ccb0a100d0e"><div class="ttname"><a href="classEventBase.html#aac6e2b4bf6313c24ed561ccb0a100d0e">EventBase::CPU_Tick_Pri</a></div><div class="ttdeci">static const Priority CPU_Tick_Pri</div><div class="ttdoc">CPU ticks must come after other associated CPU events (such as writebacks). </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00162">eventq.hh:162</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921aa2ac9b5affe14dd3f69777bdf00bf06e"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa2ac9b5affe14dd3f69777bdf00bf06e">MipsISA::MISCREG_CP0_RANDOM</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00138">registers.hh:138</a></div></div>
<div class="ttc" id="mt_8hh_html"><div class="ttname"><a href="mt_8hh.html">mt.hh</a></div><div class="ttdoc">ISA-specific helper functions for multithreaded execution. </div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ae409a375c2e599b4145dcdb038aa5974"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae409a375c2e599b4145dcdb038aa5974">MipsISA::MISCREG_PAGEMASK</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00161">registers.hh:161</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a72daa0c0ffc5cc5cb38bff354e1abe26"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a72daa0c0ffc5cc5cb38bff354e1abe26">MipsISA::MISCREG_SRS_CONF1</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00166">registers.hh:166</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a3f525c2c5f1d271435d3aa1f70da5319"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a3f525c2c5f1d271435d3aa1f70da5319">MipsISA::ISA::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00146">isa.cc:146</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aa72b42213b90322bdd4a41227a14cea9"><div class="ttname"><a href="namespaceMipsISA.html#aa72b42213b90322bdd4a41227a14cea9">MipsISA::restoreThread</a></div><div class="ttdeci">void restoreThread(TC *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00154">mt.hh:154</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a1e8d552f148af11f5c5c82e9c9027237"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a1e8d552f148af11f5c5c82e9c9027237">MipsISA::ISA::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00152">isa.cc:152</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_afccdea3d1339ad154b974a124334e6dd"><div class="ttname"><a href="classMipsISA_1_1ISA.html#afccdea3d1339ad154b974a124334e6dd">MipsISA::ISA::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg, ThreadID tid=0) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00421">isa.cc:421</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ae7f514fea4a86383d5549150f16b6bb6"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ae7f514fea4a86383d5549150f16b6bb6">MipsISA::CoreSpecific::CP0_Config2_SS</a></div><div class="ttdeci">unsigned CP0_Config2_SS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00138">types.hh:138</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a13227a63845bf0a7812d06401eba3f33"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a13227a63845bf0a7812d06401eba3f33">MipsISA::CoreSpecific::CP0_Config3_LPA</a></div><div class="ttdeci">bool CP0_Config3_LPA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00143">types.hh:143</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ab7f08491da8a6c263843c0ef6395f9f9"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ab7f08491da8a6c263843c0ef6395f9f9">MipsISA::CoreSpecific::CP0_Config1_MMU</a></div><div class="ttdeci">unsigned CP0_Config1_MMU</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00118">types.hh:118</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a305d6506a6f765b54463d5b6a3a58e36"><div class="ttname"><a href="namespaceMipsISA.html#a305d6506a6f765b54463d5b6a3a58e36">MipsISA::mask</a></div><div class="ttdeci">mask</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00072">pra_constants.hh:72</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a3456693c1e1bfc6078e21788bd031e3b"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a3456693c1e1bfc6078e21788bd031e3b">MipsISA::CoreSpecific::CP0_Config1_DS</a></div><div class="ttdeci">unsigned CP0_Config1_DS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00122">types.hh:122</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a3e400001ef5cf9fb117d0eeae9cfce6b"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e400001ef5cf9fb117d0eeae9cfce6b">MipsISA::MISCREG_SRS_CONF2</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00167">registers.hh:167</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a05c6533595e783bc9af38a75be4b9ea4"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a05c6533595e783bc9af38a75be4b9ea4">MipsISA::CoreSpecific::CP0_PRId_ProcessorID</a></div><div class="ttdeci">unsigned CP0_PRId_ProcessorID</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00108">types.hh:108</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_aa00abcf7855bfa5f6b87a19855f47a5e"><div class="ttname"><a href="classMipsISA_1_1ISA.html#aa00abcf7855bfa5f6b87a19855f47a5e">MipsISA::ISA::updateCPU</a></div><div class="ttdeci">void updateCPU(BaseCPU *cpu)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00533">isa.cc:533</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a94ee75c22216b90e2cba84ffbe7b098f"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a94ee75c22216b90e2cba84ffbe7b098f">MipsISA::MISCREG_CONFIG2</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00195">registers.hh:195</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ab9e75a5381d4e93daacf4d40b9eae689"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab9e75a5381d4e93daacf4d40b9eae689">MipsISA::MISCREG_SRS_CONF0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00165">registers.hh:165</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a7153e14f3399577c9517e3e934360763"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a7153e14f3399577c9517e3e934360763">MipsISA::CoreSpecific::CP0_Config1_MD</a></div><div class="ttdeci">bool CP0_Config1_MD</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00126">types.hh:126</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a35d4585617db1fc75f11a5e807206c94"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a35d4585617db1fc75f11a5e807206c94">MipsISA::CoreSpecific::CP0_Config1_DA</a></div><div class="ttdeci">unsigned CP0_Config1_DA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00124">types.hh:124</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aa045833db86f1d0e2a3873f283abd7d7"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aa045833db86f1d0e2a3873f283abd7d7">MipsISA::CoreSpecific::CP0_Config3_SP</a></div><div class="ttdeci">bool CP0_Config3_SP</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00146">types.hh:146</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9df4af8cfa1373514852525ba64c67c7"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9df4af8cfa1373514852525ba64c67c7">MipsISA::CoreSpecific::CP0_Config1_EP</a></div><div class="ttdeci">bool CP0_Config1_EP</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00130">types.hh:130</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a6dca087f10d7448517812cff58b026a5"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a6dca087f10d7448517812cff58b026a5">MipsISA::ISA::getVPENum</a></div><div class="ttdeci">unsigned getVPENum(ThreadID tid) const</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00414">isa.cc:414</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a1c09e4f939960d2eab2b95a3a26223df"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1c09e4f939960d2eab2b95a3a26223df">MipsISA::MISCREG_CONFIG1</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00194">registers.hh:194</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a76762f7aa69176fd1814703d0a5c6b2f"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a76762f7aa69176fd1814703d0a5c6b2f">MipsISA::CoreSpecific::CP0_Config3_VEIC</a></div><div class="ttdeci">bool CP0_Config3_VEIC</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a4e5e87526b43fbcd3d56b47c32bcad7c"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a4e5e87526b43fbcd3d56b47c32bcad7c">MipsISA::MISCREG_ENTRYLO1</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00156">registers.hh:156</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a2746e5977169c75bf7b45167cc6cda3a"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a2746e5977169c75bf7b45167cc6cda3a">MipsISA::CoreSpecific::CP0_Config1_FP</a></div><div class="ttdeci">bool CP0_Config1_FP</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00131">types.hh:131</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae9b583f8950a08cd9012d61c6a290d59">MipsISA::MISCREG_TC_HALT</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00151">registers.hh:151</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ab24522d09b8b2779a2cccaf869cc41d2"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab24522d09b8b2779a2cccaf869cc41d2">MipsISA::MISCREG_VPE_OPT</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00145">registers.hh:145</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a67e64fc49ae93656ed2242501da144e6"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a67e64fc49ae93656ed2242501da144e6">MipsISA::CoreSpecific::CP0_Config2_M</a></div><div class="ttdeci">bool CP0_Config2_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00132">types.hh:132</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad6f3469a7028c4afed534baa485c023f">MipsISA::MISCREG_TC_BIND</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00149">registers.hh:149</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a11abb60ccc2f02836f71988793f1a955"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a11abb60ccc2f02836f71988793f1a955">MipsISA::ISA::miscRegFile_WriteMask</a></div><div class="ttdeci">std::vector&lt; std::vector&lt; RegVal &gt; &gt; miscRegFile_WriteMask</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00072">isa.hh:72</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921aaf700059d425ebaf331ba36e339dda50"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aaf700059d425ebaf331ba36e339dda50">MipsISA::MISCREG_CONTEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00158">registers.hh:158</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a50c3245bbd6fbec432b9b8aed18b4a9f"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a50c3245bbd6fbec432b9b8aed18b4a9f">MipsISA::ISA::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00448">isa.cc:448</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a68f6ed846af0046122c175266c92152f"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a68f6ed846af0046122c175266c92152f">MipsISA::MISCREG_WATCHHI0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00214">registers.hh:214</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ac05fae94bba8637fa2f3c69190d5f241"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ac05fae94bba8637fa2f3c69190d5f241">MipsISA::MISCREG_BADVADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00173">registers.hh:173</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a862f288184d83379ab5dae9b40355fbb"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a862f288184d83379ab5dae9b40355fbb">MipsISA::CoreSpecific::CP0_Config3_DSPP</a></div><div class="ttdeci">bool CP0_Config3_DSPP</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921af59fd262416b4caf3695056bb6496c59"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921af59fd262416b4caf3695056bb6496c59">MipsISA::MISCREG_DEBUG</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00229">registers.hh:229</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ad0d18b770faede5003da56a029bd14b5">MipsISA::MISCREG_VPE_CONTROL</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00139">registers.hh:139</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7583452c2328b9aaf5982ce3225554a"><div class="ttname"><a href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></div><div class="ttdeci">Bitfield&lt; 5, 0 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00396">miscregs_types.hh:396</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a42671a711ec87cc168904d5f774fa9b3"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a42671a711ec87cc168904d5f774fa9b3">MipsISA::CoreSpecific::CP0_Config_AT</a></div><div class="ttdeci">unsigned CP0_Config_AT</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00113">types.hh:113</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a1d70beffdd610f062e834f585133ec5c"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a1d70beffdd610f062e834f585133ec5c">MipsISA::ISA::processCP0Event</a></div><div class="ttdeci">void processCP0Event(BaseCPU *cpu, CP0EventType)</div><div class="ttdoc">Process a CP0 event. </div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00562">isa.cc:562</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921adaadf1dcd2d352909811eb1b6301e31b"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921adaadf1dcd2d352909811eb1b6301e31b">MipsISA::MISCREG_PAGEGRAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00162">registers.hh:162</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a889a60f81820876223ae7cfb8c9faeb3"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a889a60f81820876223ae7cfb8c9faeb3">MipsISA::CoreSpecific::CP0_Config1_IS</a></div><div class="ttdeci">unsigned CP0_Config1_IS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00119">types.hh:119</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a954c6d1014cab0347732eecb33a4cb0b"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a954c6d1014cab0347732eecb33a4cb0b">MipsISA::CoreSpecific::CP0_Config2_TU</a></div><div class="ttdeci">unsigned CP0_Config2_TU</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00133">types.hh:133</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a08832452fad7403e255cc61d37a8f006"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a08832452fad7403e255cc61d37a8f006">MipsISA::CoreSpecific::CP0_Config1_IA</a></div><div class="ttdeci">unsigned CP0_Config1_IA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00121">types.hh:121</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921acc513c63c79509ac0103c21482af3b2b"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acc513c63c79509ac0103c21482af3b2b">MipsISA::MISCREG_VPE_CONF0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00140">registers.hh:140</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9c739f02debd60db71b8c4c93faccf93"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9c739f02debd60db71b8c4c93faccf93">MipsISA::CoreSpecific::CP0_PRId_CompanyID</a></div><div class="ttdeci">unsigned CP0_PRId_CompanyID</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00107">types.hh:107</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a55d0e133383b18f0b2c2f60d6b0c57a8"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a55d0e133383b18f0b2c2f60d6b0c57a8">MipsISA::MISCREG_VPE_SCHEDULE</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00143">registers.hh:143</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a21c7c48e77fd3b4c3e2da4805a718d56"><div class="ttname"><a href="namespaceMipsISA.html#a21c7c48e77fd3b4c3e2da4805a718d56">MipsISA::haltThread</a></div><div class="ttdeci">void haltThread(TC *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mt_8hh_source.html#l00135">mt.hh:135</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a30dba2ad0c639652769dd990b20f6350"><div class="ttname"><a href="bitfield_8hh.html#a30dba2ad0c639652769dd990b20f6350">replaceBits</a></div><div class="ttdeci">void replaceBits(T &amp;val, int first, int last, B bit_val)</div><div class="ttdoc">A convenience function to replace bits first to last of val with bit_val in place. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00157">bitfield.hh:157</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aa24e49cba67f05821860709c74c4ec59"><div class="ttname"><a href="namespaceMipsISA.html#aa24e49cba67f05821860709c74c4ec59">MipsISA::k</a></div><div class="ttdeci">Bitfield&lt; 23 &gt; k</div><div class="ttdef"><b>Definition:</b> <a href="dt__constants_8hh_source.html#l00080">dt_constants.hh:80</a></div></div>
<div class="ttc" id="mips_2isa_8hh_html"><div class="ttname"><a href="mips_2isa_8hh.html">isa.hh</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a4f133f47c10e5ed0ab085f50fdad95df"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a4f133f47c10e5ed0ab085f50fdad95df">MipsISA::CoreSpecific::CP0_Config_VI</a></div><div class="ttdeci">unsigned CP0_Config_VI</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00116">types.hh:116</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ac8e54ad9c19f4c8f5ef77ae51944fff5"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ac8e54ad9c19f4c8f5ef77ae51944fff5">MipsISA::CoreSpecific::CP0_Config1_IL</a></div><div class="ttdeci">unsigned CP0_Config1_IL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00120">types.hh:120</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a3b90417fa0b7936b44f36d860647f6a5"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5">MipsISA::ISA::CP0EventType</a></div><div class="ttdeci">CP0EventType</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00115">isa.hh:115</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aea3768dbcece83df5093762700129110"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aea3768dbcece83df5093762700129110">MipsISA::CoreSpecific::CP0_Config3_MT</a></div><div class="ttdeci">bool CP0_Config3_MT</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00147">types.hh:147</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a71c4e7c6f3a16290f1b4dcf30f7730eb"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a71c4e7c6f3a16290f1b4dcf30f7730eb">MipsISA::ISA::filterCP0Write</a></div><div class="ttdeci">RegVal filterCP0Write(int misc_reg, int reg_sel, RegVal val)</div><div class="ttdoc">This method doesn&amp;#39;t need to adjust the Control Register Offset since it has already been done in the ...</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00499">isa.cc:499</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a38378259d06c2bda7be08af144f1e376"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a38378259d06c2bda7be08af144f1e376">MipsISA::MISCREG_TC_SCHEFBACK</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00154">registers.hh:154</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ab222986f436ebf427ecce8268377c864"><div class="ttname"><a href="namespaceMipsISA.html#ab222986f436ebf427ecce8268377c864">MipsISA::i</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00278">pra_constants.hh:278</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a4d19311c50504ba5e4f8222ffec27dae"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a4d19311c50504ba5e4f8222ffec27dae">MipsISA::CoreSpecific::CP0_Config2_TS</a></div><div class="ttdeci">unsigned CP0_Config2_TS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00134">types.hh:134</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a14fd78c1fbe1e43fd963fe076839dd7e"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a14fd78c1fbe1e43fd963fe076839dd7e">MipsISA::ISA::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg, ThreadContext *tc, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00435">isa.cc:435</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a3e236dbb4db60348771ed1f4794a66da"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3e236dbb4db60348771ed1f4794a66da">MipsISA::MISCREG_CONFIG</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00193">registers.hh:193</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ab2532ea03eeea0c255816004ece18f63"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ab2532ea03eeea0c255816004ece18f63">MipsISA::ISA::miscRegNames</a></div><div class="ttdeci">static std::string miscRegNames[NumMiscRegs]</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00129">isa.hh:129</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a84749f64007f7a141bce30e5e3fe345a"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a84749f64007f7a141bce30e5e3fe345a">MipsISA::CoreSpecific::CP0_Config2_TL</a></div><div class="ttdeci">unsigned CP0_Config2_TL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00135">types.hh:135</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921aa727e97410edc30bb4b353a70f5518c8"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa727e97410edc30bb4b353a70f5518c8">MipsISA::MISCREG_INDEX</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00133">registers.hh:133</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ae2d42a94309ddaf7433fe79c17ba6c1a"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ae2d42a94309ddaf7433fe79c17ba6c1a">MipsISA::CoreSpecific::CP0_Config2_TA</a></div><div class="ttdeci">unsigned CP0_Config2_TA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00136">types.hh:136</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9b344a4b48f21e30af729e41e95a6df4"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9b344a4b48f21e30af729e41e95a6df4">MipsISA::CoreSpecific::CP0_PRId_CompanyOptions</a></div><div class="ttdeci">unsigned CP0_PRId_CompanyOptions</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00106">types.hh:106</a></div></div>
<div class="ttc" id="classClocked_html_a082ec89d11f90b11b91ba7876040e41e"><div class="ttname"><a href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">Clocked::clockEdge</a></div><div class="ttdeci">Tick clockEdge(Cycles cycles=Cycles(0)) const</div><div class="ttdoc">Determine the tick when a cycle begins, by default the current one, but the argument also enables the...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00180">clocked_object.hh:180</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a9f0ba36a1f1fd689090901df7330d0d2">MipsISA::ISA::perThreadContext</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00067">isa.hh:67</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ab8d041e0cb4d4da1c3e753301c70cf04">MipsISA::MISCREG_MVP_CONF0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00135">registers.hh:135</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac843bf7761bca8cf5315375942a0c25b"><div class="ttname"><a href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">ArmISA::j</a></div><div class="ttdeci">Bitfield&lt; 24 &gt; j</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00057">miscregs_types.hh:57</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aac973bc9630c4b01928a756dad129c94"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aac973bc9630c4b01928a756dad129c94">MipsISA::CoreSpecific::CP0_Config1_C2</a></div><div class="ttdeci">bool CP0_Config1_C2</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00125">types.hh:125</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a72de1b2d4318e40b8770ffb08b5b14b9"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a72de1b2d4318e40b8770ffb08b5b14b9">MipsISA::ISA::scheduleCP0Update</a></div><div class="ttdeci">void scheduleCP0Update(BaseCPU *cpu, Cycles delay=Cycles(0))</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00519">isa.cc:519</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a74c8509c5d4d108c893def3e2f4ceb75"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a74c8509c5d4d108c893def3e2f4ceb75">MipsISA::CoreSpecific::CP0_Config3_SM</a></div><div class="ttdeci">bool CP0_Config3_SM</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="mips_2pra__constants_8hh_html"><div class="ttname"><a href="mips_2pra__constants_8hh.html">pra_constants.hh</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_acbbaaec1c1a55ac57715ac9e04893330"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#acbbaaec1c1a55ac57715ac9e04893330">MipsISA::CoreSpecific::CP0_Config_MT</a></div><div class="ttdeci">unsigned CP0_Config_MT</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00115">types.hh:115</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_acd2f593bee7527245407355050b06003"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#acd2f593bee7527245407355050b06003">MipsISA::CoreSpecific::CP0_Config1_PC</a></div><div class="ttdeci">bool CP0_Config1_PC</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00127">types.hh:127</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a3b90417fa0b7936b44f36d860647f6a5aec5fdb91620e52c3a0965a639bea72a6">MipsISA::ISA::UpdateCP0</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00116">isa.hh:116</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a99870659c9547dd0d1f5a5b6d10ea527"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a99870659c9547dd0d1f5a5b6d10ea527">MipsISA::CoreSpecific::CP0_Config2_SU</a></div><div class="ttdeci">unsigned CP0_Config2_SU</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00137">types.hh:137</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_adf3fa2f49430995cdf238ad5eea7e36c"><div class="ttname"><a href="classMipsISA_1_1ISA.html#adf3fa2f49430995cdf238ad5eea7e36c">MipsISA::ISA::ISA</a></div><div class="ttdeci">ISA(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00092">isa.cc:92</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a6c2e3c3624c45b9fe135895cfede7ad4"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a6c2e3c3624c45b9fe135895cfede7ad4">MipsISA::ISA::cp0Updated</a></div><div class="ttdeci">bool cp0Updated</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00112">isa.hh:112</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_adb9e46290637bf85a9ee4c1d46c6b1a1"><div class="ttname"><a href="classMipsISA_1_1ISA.html#adb9e46290637bf85a9ee4c1d46c6b1a1">MipsISA::ISA::Params</a></div><div class="ttdeci">MipsISAParams Params</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00058">isa.hh:58</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html"><div class="ttname"><a href="classMipsISA_1_1ISA.html">MipsISA::ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00052">isa.hh:52</a></div></div>
<div class="ttc" id="classEventFunctionWrapper_html"><div class="ttname"><a href="classEventFunctionWrapper.html">EventFunctionWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00819">eventq.hh:819</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_ab0f0391f2338f0d3542dcf117e57e91a"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#ab0f0391f2338f0d3542dcf117e57e91a">MipsISA::CoreSpecific::CP0_Config_BE</a></div><div class="ttdeci">unsigned CP0_Config_BE</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00112">types.hh:112</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a333ca9ba919ce41958db3f14d13535f3"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a333ca9ba919ce41958db3f14d13535f3">MipsISA::CoreSpecific::CP0_PRId_Revision</a></div><div class="ttdeci">unsigned CP0_PRId_Revision</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00109">types.hh:109</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_abb8b3f3624f8bfd6d9a844e6a13a2f45"><div class="ttname"><a href="classMipsISA_1_1ISA.html#abb8b3f3624f8bfd6d9a844e6a13a2f45">MipsISA::ISA::miscRegFile</a></div><div class="ttdeci">std::vector&lt; std::vector&lt; RegVal &gt; &gt; miscRegFile</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00071">isa.hh:71</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_aa3da4c9c2161d965493834ec09ff57c8"><div class="ttname"><a href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">MipsISA::ISA::numThreads</a></div><div class="ttdeci">uint8_t numThreads</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00062">isa.hh:62</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a12e8e79e2b0dc54593dcf78933ec0b14"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a12e8e79e2b0dc54593dcf78933ec0b14">MipsISA::CoreSpecific::CP0_IntCtl_IPPCI</a></div><div class="ttdeci">unsigned CP0_IntCtl_IPPCI</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00104">types.hh:104</a></div></div>
<div class="ttc" id="classBaseCPU_html_a837fda914af56ee5744346d17e6b137d"><div class="ttname"><a href="classBaseCPU.html#a837fda914af56ee5744346d17e6b137d">BaseCPU::getContext</a></div><div class="ttdeci">virtual ThreadContext * getContext(int tn)</div><div class="ttdoc">Given a thread num get tho thread context for it. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00298">base.hh:298</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921aeb151be89415e33a2f149157f7863b56"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aeb151be89415e33a2f149157f7863b56">MipsISA::MISCREG_SRS_CONF3</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00168">registers.hh:168</a></div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html">MipsISA::CoreSpecific</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00077">types.hh:77</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9bedad80a8025cd9f5591fe96428acbd"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9bedad80a8025cd9f5591fe96428acbd">MipsISA::CoreSpecific::CP0_Config1_DL</a></div><div class="ttdeci">unsigned CP0_Config1_DL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00123">types.hh:123</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_aef6315225741eec12dade0a75ad85e91"><div class="ttname"><a href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">MipsISA::ISA::numVpes</a></div><div class="ttdeci">uint8_t numVpes</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00063">isa.hh:63</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a0884736e0d4daf65d7e001e7fab89a6e"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a0884736e0d4daf65d7e001e7fab89a6e">MipsISA::CoreSpecific::CP0_Config2_SA</a></div><div class="ttdeci">unsigned CP0_Config2_SA</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00140">types.hh:140</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a6309ae5b134fa2025a6577a6530604a6"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a6309ae5b134fa2025a6577a6530604a6">MipsISA::ISA::bankType</a></div><div class="ttdeci">std::vector&lt; BankType &gt; bankType</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00073">isa.hh:73</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a20d613c7f8fb24478b9014ffcefdf772"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a20d613c7f8fb24478b9014ffcefdf772">MipsISA::MISCREG_YQMASK</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00142">registers.hh:142</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ae7bcd0c8a111b8726dc98489513d9828"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ae7bcd0c8a111b8726dc98489513d9828">MipsISA::MISCREG_SRS_CONF4</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00169">registers.hh:169</a></div></div>
<div class="ttc" id="namespaceMipsISA_html"><div class="ttname"><a href="namespaceMipsISA.html">MipsISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a3f7cabea8160f381de68f8c47e0bf1a6"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a3f7cabea8160f381de68f8c47e0bf1a6">MipsISA::MISCREG_LLADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00203">registers.hh:203</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a53c222d74feb95467af29787d4598f59"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a53c222d74feb95467af29787d4598f59">MipsISA::MISCREG_PRID</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00190">registers.hh:190</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac270e04f600933623a637442900b5cac"><div class="ttname"><a href="namespaceMipsISA.html#ac270e04f600933623a637442900b5cac">MipsISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00282">registers.hh:282</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921aa4c1bbafed6c3c095d18d9b4c8614e76"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921aa4c1bbafed6c3c095d18d9b4c8614e76">MipsISA::MISCREG_TC_CONTEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00152">registers.hh:152</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a63e08cc071dbf0521548054f94b4bb8a">MipsISA::MISCREG_INTCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00182">registers.hh:182</a></div></div>
<div class="ttc" id="mt__constants_8hh_html"><div class="ttname"><a href="mt__constants_8hh.html">mt_constants.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921ac1bbb8b9cdaa6f1e143ff85b589c02e4"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921ac1bbb8b9cdaa6f1e143ff85b589c02e4">MipsISA::MISCREG_VPE_SCHEFBACK</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00144">registers.hh:144</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_aad58a3216c3e4b6ce0f5346609262f93"><div class="ttname"><a href="classMipsISA_1_1ISA.html#aad58a3216c3e4b6ce0f5346609262f93">MipsISA::ISA::setRegMask</a></div><div class="ttdeci">void setRegMask(int misc_reg, RegVal val, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00461">isa.cc:461</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_a5f92aaa014390baa4ae472446307089b"><div class="ttname"><a href="classMipsISA_1_1ISA.html#a5f92aaa014390baa4ae472446307089b">MipsISA::ISA::configCP</a></div><div class="ttdeci">void configCP()</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00165">isa.cc:165</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_aab64b5a5b97c0fa9beba7869d8719054"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#aab64b5a5b97c0fa9beba7869d8719054">MipsISA::CoreSpecific::CP0_Config2_SL</a></div><div class="ttdeci">unsigned CP0_Config2_SL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00139">types.hh:139</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a51c254dc75c16f0c465eaccaceadc4ba">MipsISA::MISCREG_TC_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00148">registers.hh:148</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a9451470528afa242eb90584734862c34"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a9451470528afa242eb90584734862c34">MipsISA::MISCREG_CONFIG3</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00196">registers.hh:196</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a03c59a204299a5e21de91557b444eb90"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a03c59a204299a5e21de91557b444eb90">MipsISA::MISCREG_VPE_CONF1</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00141">registers.hh:141</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ae407c26d8d053e3fa24567bbf758c236a235caa242edf33f649ee119b0d0de9ec">MipsISA::ISA::perProcessor</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8hh_source.html#l00066">isa.hh:66</a></div></div>
<div class="ttc" id="classMipsISA_1_1ISA_html_ac51eb23035a4151fb529f0ad9ed18945"><div class="ttname"><a href="classMipsISA_1_1ISA.html#ac51eb23035a4151fb529f0ad9ed18945">MipsISA::ISA::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val, ThreadContext *tc, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa_8cc_source.html#l00476">isa.cc:476</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a8b3bcde238610b1276ec71dc135b2202"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a8b3bcde238610b1276ec71dc135b2202">MipsISA::CoreSpecific::CP0_WatchHi_M</a></div><div class="ttdeci">bool CP0_WatchHi_M</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a1e41991b14b3ac850e455b3406dea1c6">MipsISA::MISCREG_SRSCTL</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00183">registers.hh:183</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921a18623ff13551413ac00fe1e93acee7cb">MipsISA::MISCREG_TC_RESTART</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00150">registers.hh:150</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a9be6d370d6fa04e81a853cec3ca2ccfc"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a9be6d370d6fa04e81a853cec3ca2ccfc">MipsISA::CoreSpecific::CP0_SrsCtl_HSS</a></div><div class="ttdeci">unsigned CP0_SrsCtl_HSS</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="structMipsISA_1_1CoreSpecific_html_a082e204d66746cc3564d71809dbb3aac"><div class="ttname"><a href="structMipsISA_1_1CoreSpecific.html#a082e204d66746cc3564d71809dbb3aac">MipsISA::CoreSpecific::CP0_Config3_VInt</a></div><div class="ttdeci">bool CP0_Config3_VInt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00145">types.hh:145</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
