# Patents and Innovations

This repository contains examples of my work, including several patents and published papers that demonstrate my contributions to the fields of lithography, computational design, and machine learning applications in semiconductor design.

## Patents Overview

### 1. Applying Reticle Enhancement Technique Recipes Based on Failure Modes Predicted by an Artificial Neural Network
- **Patent Number**: US11126782B2
- **Issued**: September 21, 2021
- **Co-inventor**: Jay Hiserote
- **Description**: This patent involves using artificial neural networks to predict failure modes and applying reticle enhancement techniques (RET) accordingly. It bridges the gap between advanced machine learning models and traditional lithographic techniques to optimize chip design processes.
- [Full Patent PDF](./11126782.pdf)

### 2. Large Scale Computational Lithography Using Machine Learning Models
- **Patent Number**: US20220392191A1
- **Filed**: May 23, 2022
- **Co-inventors**: Dereje Shewaseged Woldeamanual, Thomas Heribert Mülders, Jiuzhou Tang, Rainer Zimmermann, Hans-Jürgen Stock, Georg Albert Viehöver
- **Description**: This patent outlines an approach to large-scale computational lithography, using machine learning models to optimize the lithographic process, particularly for large, complex designs.
- [Full Patent PDF](./20220392191.pdf)

### 3. Method and Apparatus for Correcting Assist-Feature-Printing Errors in a Layout
- **Patent Number**: US8255840B2
- **Issued**: August 28, 2012
- **Co-inventors**: Sunggon Jung, Levi D. Barnes, Xiaohai Li, Sooryong Lee
- **Description**: This innovation addresses assist-feature-printing errors in semiconductor layouts. By correcting these errors, the method enhances the quality and precision of printed layouts, contributing to improved yields in manufacturing.
- [Full Patent PDF](./8255840.pdf)

### 4. Silicon Tolerance Specification Using Shapes as Design Intent Markers
- **Patent Number**: US7979812B2
- **Issued**: July 12, 2011
- **Co-inventors**: Michel Cote, Michael Rieger, Philippe Hurat, Jeffrey Mayhew
- **Description**: This patent focuses on defining silicon tolerances using specific shapes as markers for design intent. It contributes to improved communication of design specifications, leading to more accurate and reliable fabrication processes.
- [Full Patent PDF](./7979812.pdf)

---

# Published Papers

Below are several of my published papers, listed in reverse chronological order:

### 1. AF Fixer: New Incremental OPC Method for Optimizing Assist Features
- **Authors**: Sung-Gon Jung, Levi D. Barnes, Robert M. Lugg, et al.
- **Publication**: SPIE Proceedings (2008)
- **Description**: This paper presents a new incremental OPC method, AF Fixer, designed to optimize assist features while solving printability problems.
- [Full Paper PDF](./70280Y.pdf)

### 2. Full-chip Process Window aware OPC Capability Assessment
- **Authors**: Robert Lugg, Matt StJohn, Yunqiang Zhang, Amy Yang, Paul van Adrichem
- **Publication**: SPIE Proceedings (2007)
- **Description**: This paper introduces the concept of Process Window aware OPC (PW-OPC) and demonstrates its application for 45nm logic technology.
- [Full Paper PDF](./67302U.pdf)

### 3. Functionality and Performance Improvements with Field-based OPC
- **Authors**: Ben Painter, Kunal Taravade, Levi Barnes, Robert Lugg, Jeff Mayhew
- **Publication**: SPIE Proceedings (2007)
- **Description**: This paper highlights performance and capability improvements using Field-based OPC for 45nm and 32nm device generations.
- [Full Paper PDF](./66072T.pdf)

### 4. A New Methodology for Quantifying OPC Recipe Accuracy
- **Authors**: David Ziger, Dave Gerold, Charles King, Frank Amoroso, Joshua Tuttle, Robert Lugg
- **Publication**: SPIE Proceedings (2005)
- **Description**: This paper introduces a methodology for quantifying OPC recipe accuracy, using an integrated software approach to develop and compare OPC recipes.
- [Full Paper PDF](./599258.pdf)

### 5. Fracture Friendly Optical Proximity Correction
- **Authors**: Frank Amoroso, Michel Cote, Tanya Do, Robert Lugg, John Nogatch
- **Publication**: SPIE Proceedings (2005)
- **Description**: This paper outlines methods for making OPC treatments more friendly to mask fabrication, reducing figure counts and improving mask quality.
- [Full Paper PDF](./599222.pdf)

### 6. Process Centering OPC using Design Intent to Improve Yield
- **Authors**: Michel Cote, Alex Miloslavsky, Robert Lugg, Mike Rieger, Philippe Hurat
- **Publication**: SPIE Proceedings (2005)
- **Description**: This paper discusses multi-model OPC optimization methods that aim to improve yield by centering CD variations with respect to the design layout.
- [Full Paper PDF](./331.pdf)

### 7. An Economic Analysis for Optimal Distributed Computing Resources for Mask Synthesis and Tape-out
- **Authors**: Chris Cork, Robert Lugg, Manoj Chacko
- **Publication**: SPIE Proceedings (2005)
- **Description**: This paper addresses the economic trade-offs in acquiring distributed computing resources for large-scale mask synthesis operations.
- [Full Paper PDF](./556.pdf)

### 8. Maintaining Lithographic Quality during OPC for Low k1 and MEEF Processes Constrained by Mask Dimensional Rules
- **Authors**: Christopher Cork, Lawrence S. Melvin III, Mike Miller, Robert Lugg, Michael L. Rieger
- **Publication**: SPIE Proceedings (2004)
- **Description**: This paper discusses strategies for embedding mask rule compliance in model-based OPC to maintain lithographic quality for low k1 processes.
- [Full Paper PDF](./1161.pdf)

### 9. An Effective Distributed Architecture for OPC & RET Applications
- **Authors**: Robert Lugg, Mathias Boman, Jim Burdorf, Michael Rieger
- **Publication**: SPIE Proceedings (2002)
- **Description**: This paper presents an analysis of distributed computing architectures for OPC and RET, focusing on massively parallel processing methods to meet increasing computational demands.
- [Full Paper PDF](./903.pdf)

### 10. Enriching Design Intent for Optimal OPC and RET
- **Authors**: Michael Rieger, Valery Gravoulet, Jeffrey Mayhew, Dan Beale, Robert Lugg
- **Publication**: SPIE Proceedings (2002)
- **Description**: This paper explores methods for embedding design intent in layout databases to improve manufacturability, using geometry tuning and frugal OPC methods.
- [Full Paper PDF](./132.pdf)

