****************************************
Report : Averaged Power
Design : Rocket/csr (CSRFile)
Version: T-2022.03-SP3
Date   : Tue May 20 02:38:53 2025
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           9.050e-03    0.0000    0.0000 9.050e-03 (92.21%)  i
register                3.727e-05 1.565e-05 5.334e-05 1.063e-04 ( 1.08%)  
combinational           2.288e-04 2.410e-04 1.888e-04 6.587e-04 ( 6.71%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 2.567e-04   ( 2.62%)
  Cell Internal Power  = 9.316e-03   (94.92%)
  Cell Leakage Power   = 2.422e-04   ( 2.47%)
                         ---------
Total Power            = 9.815e-03  (100.00%)

1
