// Seed: 3007083673
module module_0 (
    input wor id_0
);
  assign id_2 = 1;
  wire id_3;
  tri0 id_4, id_5 = 1'b0;
  assign module_1.id_1 = 0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wor  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    output wand id_3
);
  assign id_3 = 1;
  if (1) begin : LABEL_0
    tri0 id_5;
    assign id_5 = id_2;
    wire id_6;
  end
  module_0 modCall_1 (id_2);
  wire id_7;
  wire id_8;
endmodule
module module_2;
  assign id_1 = id_1;
  assign module_0.id_0 = 0;
endmodule
