--------------- Build Started: 08/22/2017 12:24:38 Project: ADC_DMA_Multiple_Chn_01, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Xwx47\AppData\Local\Cypress Semiconductor\PSoC Creator\4.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Xwx47\Documents\Creator\4M_tests\ADC_DMA_Multiple_Chn_01.cydsn\ADC_DMA_Multiple_Chn_01.cyprj -d CY8C4247AZI-M485 -s C:\Users\Xwx47\Documents\Creator\4M_tests\ADC_DMA_Multiple_Chn_01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (55555 SPS) differs from the desired sample rate (55556 SPS) due to the clock configuration in the DWR.
 * C:\Users\Xwx47\Documents\Creator\4M_tests\ADC_DMA_Multiple_Chn_01.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 08/22/2017 12:26:42 ---------------
