{:input (genetic.crossover/dumb-crossover 1733503479 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_9 , \\wire:missing_edge , wire2_46, wire3_17, wire23_46);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_9 ;\n  wire \\wire0_:missing_9 ;\n  wire wire12_14_41;\n  wire wire18_46;\n  wire wire21_46;\n  output wire23_46;\n  wire wire23_46;\n  wire \\wire24_:missing_43 ;\n  wire wire25_31;\n  wire wire26_33;\n  wire wire26_46;\n  wire wire27_42;\n  wire wire28_35;\n  wire wire29_30;\n  output wire2_46;\n  wire wire2_46;\n  wire \\wire30_:missing ;\n  wire wire32_33;\n  wire \\wire35_:missing_40 ;\n  wire \\wire36_:missing ;\n  wire wire38;\n  wire wire39;\n  output wire3_17;\n  wire wire3_17;\n  wire wire4;\n  wire wire42_48;\n  wire wire44;\n  wire wire46;\n  wire wire46_12;\n  wire wire46_15;\n  wire \\wire46_29_:missing ;\n  wire \\wire46_29_:missing_31 ;\n  wire \\wire46_30_31_:missing ;\n  wire wire46_32;\n  wire wire46_37;\n  wire wire46_38;\n  wire \\wire46_39_:missing_44_45 ;\n  wire wire46_41;\n  wire \\wire46_:missing_10 ;\n  wire \\wire46_:missing_19 ;\n  wire \\wire46_:missing_20_22 ;\n  wire \\wire46_:missing_9_10 ;\n  wire \\wire5_:missing ;\n  wire \\wire6_46_:missing ;\n  wire \\wire6_:missing ;\n  wire \\wire7_:missing ;\n  wire wire8_12;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_11_13_15 ;\n  wire \\wire:missing_11_13_16 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_33_48 ;\n  wire \\wire:missing_34_36_37 ;\n  wire \\wire:missing_34_36_4 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_46_47 ;\n  wire \\wire:missing_9 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_14  = 4'h8 >> { wire12_14_41, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire46_:missing_20_22 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire25_31;\n  assign \\wire6_:missing  = 2'h1 >> \\wire6_46_:missing ;\n  assign wire26_33 = 2'h1 >> wire26_46;\n  assign \\wire:missing_edge  = 2'h1 >> wire27_42;\n  assign wire28_35 = 2'h1 >> \\wire:missing_edge ;\n  assign wire29_30 = 4'h2 >> { \\wire46_29_:missing , \\wire46_29_:missing_31  };\n  assign \\wire30_:missing  = 4'h6 >> { \\wire46_30_31_:missing , wire29_30 };\n  assign wire25_31 = 4'h8 >> { \\wire46_30_31_:missing , \\wire46_29_:missing_31  };\n  assign wire32_33 = 4'h8 >> { \\wire:missing_edge , wire46_32 };\n  assign \\wire:missing_33_48  = 4'h8 >> { wire26_33, wire32_33 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_34_36_37 , \\wire:missing_34_36_4  };\n  assign \\wire:missing_35  = 4'h6 >> { wire28_35, \\wire35_:missing_40  };\n  assign \\wire7_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire36_:missing  = 4'h8 >> { \\wire:missing_34_36_37 , \\wire:missing_34_36_4  };\n  assign wire44 = 2'hx >> \\wire46_39_:missing_44_45 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire46_39_:missing_44_45 ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_12;\n  assign \\wire:missing_9  = 4'h8 >> { \\wire46_:missing_9_10 , \\wire0_:missing_9  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire46_:missing_10 , \\wire46_:missing_9_10  };\n  assign \\wire:missing_11  = 4'h8 >> { \\wire:missing_11_13_16 , \\wire:missing_11_13_15  };\n  assign wire8_12 = 4'h6 >> { wire46_12, wire12_14_41 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_11_13_16 , \\wire:missing_11_13_15  };\n  assign wire4 = 1'h1;\n  assign \\wire24_:missing_43  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire42_48 = \\wire:missing_33_48 ;\n  assign \\wire:missing_edge  = \\wire:missing_46_47 ;\n  assign \\wire46_:missing_9_10  = wire46;\n  assign \\wire:missing_edge  = \\wire24_:missing_43 ;\n  assign wire27_42 = wire42_48;\n  assign wire12_14_41 = wire46_41;\n  assign \\wire35_:missing_40  = \\wire:missing_edge ;\n  assign wire39 = \\wire46_39_:missing_44_45 ;\n  assign wire38 = wire46_38;\n  assign \\wire:missing_34_36_37  = wire46_37;\n  assign \\wire:missing_edge  = wire21_46;\n  assign \\wire:missing_edge  = \\wire46_:missing_20_22 ;\n  assign \\wire:missing_edge  = \\wire46_:missing_19 ;\n  assign \\wire:missing_edge  = wire18_46;\n  assign wire3_17 = \\wire:missing_edge ;\n  assign \\wire:missing_11_13_16  = \\wire:missing_edge ;\n  assign \\wire:missing_11_13_15  = wire46_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:3.1-110.10\" *)\nmodule postsynth(\\wire0_:missing_9 , \\wire:missing_edge , wire2_46, wire3_17, wire23_46);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:5.9-5.26\" *)\n  input \\wire0_:missing_9 ;\n  wire \\wire0_:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:8.8-8.17\" *)\n  wire wire18_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:9.8-9.17\" *)\n  wire wire21_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:10.10-10.19\" *)\n  output wire23_46;\n  wire wire23_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:12.8-12.27\" *)\n  wire \\wire24_:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:17.8-17.17\" *)\n  wire wire28_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:19.10-19.18\" *)\n  output wire2_46;\n  wire wire2_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:23.8-23.27\" *)\n  wire \\wire35_:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:27.10-27.18\" *)\n  output wire3_17;\n  wire wire3_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:29.8-29.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:44.8-44.27\" *)\n  wire \\wire46_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:45.8-45.30\" *)\n  wire \\wire46_:missing_20_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:47.8-47.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:50.8-50.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:55.8-55.30\" *)\n  wire \\wire:missing_11_13_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:60.8-60.24\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:61.8-61.27\" *)\n  wire \\wire:missing_46_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FC13E988.v:63.9-63.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire18_46 = 1'h0;\n  assign wire21_46 = 1'h0;\n  assign wire23_46 = 1'hx;\n  assign \\wire24_:missing_43  = 1'h0;\n  assign wire28_35 = 1'h1;\n  assign wire2_46 = 1'hx;\n  assign \\wire35_:missing_40  = 1'h0;\n  assign wire3_17 = 1'h0;\n  assign wire4 = 1'h1;\n  assign \\wire46_:missing_19  = 1'h0;\n  assign \\wire46_:missing_20_22  = 1'h0;\n  assign \\wire5_:missing  = 1'h1;\n  assign \\wire7_:missing  = 1'h1;\n  assign \\wire:missing_11_13_16  = 1'h0;\n  assign \\wire:missing_35  = 1'h1;\n  assign \\wire:missing_46_47  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:36:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg/src/top.v'.\nSBY  3:36:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] Copy '/tmp/fuzzmount2DDF5D8C/FC13E988.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg/src/FC13E988.v'.\nSBY  3:36:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] Copy '/tmp/fuzzmount2DDF5D8C/FC13E988.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg/src/FC13E988.post.v'.\nSBY  3:36:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] engine_0: abc pdr\nSBY  3:36:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:83$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:83$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:86$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:86$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:78$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:78$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:71$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:71$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:68$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:68$26.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:89$47_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FC13E988.v:89$47.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: Warning: Wire presynth.\\wire2_46 is used but has no driver.\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: Warning: Wire presynth.\\wire23_46 is used but has no driver.\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] base: finished (returncode=0)\nSBY  3:37:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:37:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] aig: Warning: Wire presynth.\\wire2_46 is used but has no driver.\nSBY  3:37:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] aig: Warning: Wire presynth.\\wire23_46 is used but has no driver.\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] aig: finished (returncode=0)\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] engine_0: Warning: The network has no constraints.\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] engine_0: finished (returncode=0)\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] engine_0: Status returned by engine: FAIL\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg'.\nSBY  3:37:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgb1q57xg] DONE (FAIL, rc=2)\n", :err ""}}}