;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -33
	SUB 8, @2
	SUB #0, -33
	ADD -2, <-20
	ADD 210, 60
	JMZ @270, @1
	JMZ @270, @1
	SUB @10, 0
	JMZ 100, 9
	ADD 18, 7
	DJN @270, @1
	SUB @121, 103
	SUB -7, <-124
	SUB @121, 103
	SUB @121, 103
	SUB @10, 0
	JMZ <-727, 140
	ADD -2, <-20
	SUB @10, 0
	DJN -1, @-20
	SUB #12, @200
	SLT 20, @14
	SPL 8, #2
	ADD 210, 60
	SUB -7, <-124
	JMN <10, 0
	CMP @-127, 100
	ADD 210, 60
	SUB @0, @2
	ADD @-127, 100
	ADD 210, 60
	SUB @0, @2
	DJN -1, @-20
	SUB @10, 0
	ADD 100, 0
	JMN <-127, 100
	SUB 12, @10
	JMP 100, 10
	ADD -2, <-20
	SPL @800, @94
	SPL @800, @94
	SPL @800, @94
	CMP #0, -33
	CMP -207, <-120
	SPL 0, <753
	CMP -207, <-120
