Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-3csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : regs

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/sebas/Documentos/git_workspace/Proto_Procesador/parcial/registros/regs.v" into library work
Parsing module <regs>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <regs>.
WARNING:HDLCompiler:413 - "/home/sebas/Documentos/git_workspace/Proto_Procesador/parcial/registros/regs.v" Line 43: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/sebas/Documentos/git_workspace/Proto_Procesador/parcial/registros/regs.v" Line 45: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <regs>.
    Related source file is "/home/sebas/Documentos/git_workspace/Proto_Procesador/parcial/registros/regs.v".
        DATASIZE = 8
WARNING:Xst:647 - Input <instr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <out_A>.
    Found 8-bit register for signal <out_B>.
    Found 8-bit register for signal <n0029[7:0]>.
    Found 1-bit comparator equal for signal <instr[4]_instr[3]_equal_3_o> created at line 25
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <regs> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 8-bit register                                        : 3
# Comparators                                          : 1
 1-bit comparator equal                                : 1
# Multiplexers                                         : 8
 8-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 1
 1-bit comparator equal                                : 1
# Multiplexers                                         : 8
 8-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <out_A_4> (without init value) has a constant value of 0 in block <regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_A_5> (without init value) has a constant value of 0 in block <regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_A_6> (without init value) has a constant value of 0 in block <regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_A_7> (without init value) has a constant value of 0 in block <regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_B_4> (without init value) has a constant value of 0 in block <regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_B_5> (without init value) has a constant value of 0 in block <regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_B_6> (without init value) has a constant value of 0 in block <regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <out_B_7> (without init value) has a constant value of 0 in block <regs>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <regs> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block regs, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22
#      GND                         : 1
#      LUT4                        : 1
#      LUT5                        : 16
#      LUT6                        : 4
# FlipFlops/Latches                : 16
#      FD                          : 8
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 13
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  126800     0%  
 Number of Slice LUTs:                   21  out of  63400     0%  
    Number used as Logic:                21  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     21
   Number with an unused Flip Flop:      13  out of     21    61%  
   Number with an unused LUT:             0  out of     21     0%  
   Number of fully used LUT-FF pairs:     8  out of     21    38%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  30  out of    210    14%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.855ns (Maximum Frequency: 1169.454MHz)
   Minimum input arrival time before clock: 1.485ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.855ns (frequency: 1169.454MHz)
  Total number of paths / destination ports: 24 / 16
-------------------------------------------------------------------------
Delay:               0.855ns (Levels of Logic = 1)
  Source:            registers_0_4 (FF)
  Destination:       out_A_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: registers_0_4 to out_A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.389  registers_0_4 (registers_0_4)
     LUT5:I3->O            1   0.097   0.000  Mmux_GND_1_o_GND_1_o_mux_7_OUT15 (GND_1_o_GND_1_o_mux_7_OUT<0>)
     FDE:D                     0.008          out_A_0
    ----------------------------------------
    Total                      0.855ns (0.466ns logic, 0.389ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 168 / 24
-------------------------------------------------------------------------
Offset:              1.485ns (Levels of Logic = 3)
  Source:            instr<5> (PAD)
  Destination:       registers_0_0 (FF)
  Destination Clock: clk rising

  Data Path: instr<5> to registers_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.712  instr_5_IBUF (instr_5_IBUF)
     LUT6:I0->O            4   0.097   0.570  Mmux_registers[1][3]_instr[7]_mux_21_OUT131 (Mmux_registers[1][3]_instr[7]_mux_21_OUT13)
     LUT5:I1->O            1   0.097   0.000  Mmux_registers[1][3]_instr[7]_mux_21_OUT11 (registers[1][3]_instr[7]_mux_21_OUT<0>)
     FD:D                      0.008          registers_0_0
    ----------------------------------------
    Total                      1.485ns (0.203ns logic, 1.282ns route)
                                       (13.7% logic, 86.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            out_A_3 (FF)
  Destination:       out_A<3> (PAD)
  Source Clock:      clk rising

  Data Path: out_A_3 to out_A<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  out_A_3 (out_A_3)
     OBUF:I->O                 0.000          out_A_3_OBUF (out_A<3>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.855|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 59.62 secs
 
--> 


Total memory usage is 509824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    0 (   0 filtered)

