
*** Running vivado
    with args -log zybo_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zybo_design_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zybo_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/vitis_hls/assessment'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top zybo_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.dcp' for cell 'zybo_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.dcp' for cell 'zybo_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_toplevel_0_4/zybo_design_toplevel_0_4.dcp' for cell 'zybo_design_i/toplevel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_xbar_8/zybo_design_xbar_8.dcp' for cell 'zybo_design_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_0/zybo_design_auto_pc_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_1/zybo_design_auto_pc_1.dcp' for cell 'zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_dynclk_0_3/zybo_design_axi_dynclk_0_3.dcp' for cell 'zybo_design_i/hdmi/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.dcp' for cell 'zybo_design_i/hdmi/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/zybo_design_axis_subset_converter_0_3.dcp' for cell 'zybo_design_i/hdmi/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/zybo_design_rgb2dvi_0_3.dcp' for cell 'zybo_design_i/hdmi/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3.dcp' for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3.dcp' for cell 'zybo_design_i/hdmi/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_xbar_7/zybo_design_xbar_7.dcp' for cell 'zybo_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_2/zybo_design_auto_pc_2.dcp' for cell 'zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2280.953 ; gain = 0.000 ; free physical = 1854 ; free virtual = 5964
INFO: [Netlist 29-17] Analyzing 2086 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.xdc] for cell 'zybo_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.xdc] for cell 'zybo_design_i/processing_system7_0/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2_board.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2_board.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:220]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.srcs/constrs_1/imports/hardware/zybo_z7_hdmi.xdc]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.srcs/constrs_1/imports/hardware/zybo_z7_hdmi.xdc]
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_clocks.xdc] for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_clocks.xdc] for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc:2]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_tc_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi_clocks.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi_clocks.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1310 ; free virtual = 5420
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 664 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 40 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM16X1S => RAM32X1S (RAMS32): 40 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 520 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 40 instances

29 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2852.094 ; gain = 571.141 ; free physical = 1310 ; free virtual = 5420
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1294 ; free virtual = 5404

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13ff4fc6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1256 ; free virtual = 5366

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fca605d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1116 ; free virtual = 5226
INFO: [Opt 31-389] Phase Retarget created 278 cells and removed 568 cells
INFO: [Opt 31-1021] In phase Retarget, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: d10119c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1112 ; free virtual = 5222
INFO: [Opt 31-389] Phase Constant propagation created 406 cells and removed 1406 cells
INFO: [Opt 31-1021] In phase Constant propagation, 468 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e96984ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1105 ; free virtual = 5215
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1253 cells
INFO: [Opt 31-1021] In phase Sweep, 224 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e96984ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1106 ; free virtual = 5216
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e96984ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1106 ; free virtual = 5216
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e96984ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1106 ; free virtual = 5216
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             278  |             568  |                                             98  |
|  Constant propagation         |             406  |            1406  |                                            468  |
|  Sweep                        |               0  |            1253  |                                            224  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1106 ; free virtual = 5216
Ending Logic Optimization Task | Checksum: 1c1d658d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2852.094 ; gain = 0.000 ; free physical = 1106 ; free virtual = 5216

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 58 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 26 newly gated: 1 Total Ports: 116
Ending PowerOpt Patch Enables Task | Checksum: eaa3e89d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 996 ; free virtual = 5106
Ending Power Optimization Task | Checksum: eaa3e89d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3348.879 ; gain = 496.785 ; free physical = 1018 ; free virtual = 5128

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eaa3e89d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 1018 ; free virtual = 5128

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 1018 ; free virtual = 5128
Ending Netlist Obfuscation Task | Checksum: 1d273f3a2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 1018 ; free virtual = 5128
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3348.879 ; gain = 496.785 ; free physical = 1018 ; free virtual = 5128
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 999 ; free virtual = 5111
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
Command: report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 903 ; free virtual = 5021
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3969e16

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 903 ; free virtual = 5021
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 903 ; free virtual = 5022

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 109b292c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 935 ; free virtual = 5054

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1798d0ec6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 898 ; free virtual = 5017

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1798d0ec6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 898 ; free virtual = 5016
Phase 1 Placer Initialization | Checksum: 1798d0ec6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 897 ; free virtual = 5016

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ee24c18c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 868 ; free virtual = 4988

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 145adc7e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 870 ; free virtual = 4989

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 205 LUTNM shape to break, 796 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 64, two critical 141, total 205, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 514 nets or cells. Created 205 new cells, deleted 309 existing cells and moved 0 existing cell
INFO: [Physopt 32-1132] Very high fanout net 'zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_2' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1191 to 256. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 256.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[18] could not be optimized because driver zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg_i_38__5 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 855 ; free virtual = 4974

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          205  |            309  |                   514  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          205  |            309  |                   514  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 22af5a6c2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 854 ; free virtual = 4972
Phase 2.3 Global Placement Core | Checksum: 1d6e051ac

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 851 ; free virtual = 4970
Phase 2 Global Placement | Checksum: 1d6e051ac

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 859 ; free virtual = 4977

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224d920fc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 854 ; free virtual = 4973

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c200e49a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 852 ; free virtual = 4971

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24924d58a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 850 ; free virtual = 4968

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 249a75224

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 850 ; free virtual = 4969

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c30c2eab

Time (s): cpu = 00:01:10 ; elapsed = 00:00:29 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 847 ; free virtual = 4966

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1578c0eb5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 836 ; free virtual = 4955

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15d0bd02d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 838 ; free virtual = 4957

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b034bf2d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 839 ; free virtual = 4958

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 164afe0f6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 830 ; free virtual = 4949
Phase 3 Detail Placement | Checksum: 164afe0f6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 830 ; free virtual = 4948

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17c4ef3bb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.311 | TNS=-40908.079 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e500f140

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 828 ; free virtual = 4947
INFO: [Place 46-33] Processed net zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20dc6cece

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 828 ; free virtual = 4947
Phase 4.1.1.1 BUFG Insertion | Checksum: 17c4ef3bb

Time (s): cpu = 00:01:42 ; elapsed = 00:00:50 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 828 ; free virtual = 4947
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.997. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 823 ; free virtual = 4942
Phase 4.1 Post Commit Optimization | Checksum: dde87204

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 824 ; free virtual = 4943

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dde87204

Time (s): cpu = 00:02:20 ; elapsed = 00:01:08 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 824 ; free virtual = 4943

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: dde87204

Time (s): cpu = 00:02:20 ; elapsed = 00:01:08 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 824 ; free virtual = 4943
Phase 4.3 Placer Reporting | Checksum: dde87204

Time (s): cpu = 00:02:20 ; elapsed = 00:01:09 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 824 ; free virtual = 4943

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 824 ; free virtual = 4943

Time (s): cpu = 00:02:20 ; elapsed = 00:01:09 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 824 ; free virtual = 4943
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 913fa7a9

Time (s): cpu = 00:02:20 ; elapsed = 00:01:09 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 824 ; free virtual = 4943
Ending Placer Task | Checksum: 6153e47a

Time (s): cpu = 00:02:20 ; elapsed = 00:01:09 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 824 ; free virtual = 4942
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 848 ; free virtual = 4967
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 789 ; free virtual = 4946
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zybo_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 817 ; free virtual = 4947
INFO: [runtcl-4] Executing : report_utilization -file zybo_design_wrapper_utilization_placed.rpt -pb zybo_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zybo_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 826 ; free virtual = 4956
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 792 ; free virtual = 4922

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.009 | TNS=-32890.166 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dc3fb2c5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 798 ; free virtual = 4928
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.009 | TNS=-32890.166 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1dc3fb2c5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 798 ; free virtual = 4928

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.009 | TNS=-32890.166 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_5.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.008 | TNS=-32890.162 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_3_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.975 | TNS=-32890.130 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[8]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.974 | TNS=-32889.911 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_5.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.948 | TNS=-32889.864 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.927 | TNS=-32889.831 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.915 | TNS=-32889.769 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_6.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.897 | TNS=-32889.686 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_8.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.866 | TNS=-32889.526 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.864 | TNS=-32889.449 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_5.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_6__2_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_6__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[5]_i_6__2_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.859 | TNS=-32889.227 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_5_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_5
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_5_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.849 | TNS=-32889.213 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_0.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_7__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.843 | TNS=-32889.169 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_4.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.842 | TNS=-32889.126 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.841 | TNS=-32889.111 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[7]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.832 | TNS=-32889.020 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.832 | TNS=-32888.984 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.825 | TNS=-32888.842 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_7.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[3]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.806 | TNS=-32888.816 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_7__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.803 | TNS=-32888.718 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.800 | TNS=-32888.529 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_4_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1536_1791_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1536_1791_6_6/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_5__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[45].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_53
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[1]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_5__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.800 | TNS=-32865.526 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_6.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[4]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.795 | TNS=-32865.421 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.742 | TNS=-32865.220 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_8.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_6__2_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_6__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[2]_i_6__2_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.735 | TNS=-32865.140 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1280_1535_0_0/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_1280_1535_0_0_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.729 | TNS=-32857.035 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.712 | TNS=-32856.857 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_7__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_16_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_16
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_16_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.694 | TNS=-32856.809 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.692 | TNS=-32856.726 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2560_2815_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2560_2815_4_4/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_4__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[45].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_53
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[1]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_4__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.665 | TNS=-32786.542 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_163_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_163
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_163_n_19 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_163_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_281_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_281
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_163_n_19. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_163_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_281_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.645 | TNS=-32602.602 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3072_3327_2_2/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3072_3327_2_2/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_3072_3327_0_0_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_27__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_3072_3327_0_0_i_2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.645 | TNS=-32578.529 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1536_1791_6_6/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_6[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_6[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_27__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_6[0]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.591 | TNS=-32532.291 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.591 | TNS=-32532.247 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_6_6/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_6_6/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_4__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/icmp_ln878_2_reg_8662_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_47
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_4__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/icmp_ln878_2_reg_8662_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.581 | TNS=-32494.285 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[7]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[7]_i_6__2_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[7]_i_6__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[7]_i_6__2_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.572 | TNS=-32494.278 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.558 | TNS=-32494.190 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_3__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/add_ln177_4_reg_9050_reg[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_43
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_3__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/add_ln177_4_reg_9050_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.546 | TNS=-32439.217 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.533 | TNS=-32439.195 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_6_6/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[8].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_11. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_768_1023_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.525 | TNS=-32432.858 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_3_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.520 | TNS=-32432.832 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.519 | TNS=-32432.832 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_1280_1535_0_0_i_2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_1280_1535_0_0_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.519 | TNS=-32414.078 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.515 | TNS=-32414.071 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_5_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_5
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_5_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.499 | TNS=-32413.929 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.489 | TNS=-32413.904 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[4].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_5
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[80].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_33
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[4]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_5_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[80]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.487 | TNS=-32321.012 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.479 | TNS=-32320.993 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2560_2815_4_4/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_3__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/icmp_ln878_2_reg_8662_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_47
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_3__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/icmp_ln878_2_reg_8662_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.469 | TNS=-32261.076 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.452 | TNS=-32261.036 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__7/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_1280_1535_0_0_i_2__0_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_1280_1535_0_0_i_2__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_1280_1535_0_0_i_2__0_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.448 | TNS=-32217.187 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_10439_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_10439_reg[7].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_10439_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[64].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_23
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_10439_reg[7]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_3_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[64]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.425 | TNS=-32203.934 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_93_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_93
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_10_reg_10439_reg[7]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_3_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_93_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.414 | TNS=-31896.594 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[5].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_4_4_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_27__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[5]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_4_4_i_2__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.412 | TNS=-31853.793 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/add_ln177_4_reg_9050_reg[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_43
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_3_3_i_2__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/add_ln177_4_reg_9050_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.404 | TNS=-31782.503 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[4].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_4_4_i_3__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_1[4]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_4_4_i_3__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.384 | TNS=-31691.670 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_15_0_0__5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_1280_1535_0_0_i_2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_2816_3071_0_0_i_2__0_0. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_15_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.380 | TNS=-31690.251 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.376 | TNS=-31690.222 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_7
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/add_ln177_4_reg_9050_reg[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_43
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_7_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/add_ln177_4_reg_9050_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.373 | TNS=-31611.984 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.373 | TNS=-31611.929 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_1_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[5].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_5__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.367 | TNS=-31548.723 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_9_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_9
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_9_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.366 | TNS=-31548.643 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_3072_3327_2_2/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[1].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_9
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.365 | TNS=-31548.600 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_3_3/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[8].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35].  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_66
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.362 | TNS=-31533.244 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_399_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_399
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_163_n_19. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_163_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_399_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.359 | TNS=-31284.319 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_144_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_144
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_4__2_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_144_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.352 | TNS=-31181.327 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_3_3/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[1].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_2_2_i_2__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.337 | TNS=-31175.605 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_66
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[8]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_14_comp_2.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.335 | TNS=-30919.844 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_3_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.333 | TNS=-30919.782 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_119_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_119
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[4]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_5_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_119_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.323 | TNS=-30517.629 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_5_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_5
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_5_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.317 | TNS=-30517.596 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/icmp_ln878_2_reg_8662_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_47
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/addr0[2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/icmp_ln878_2_reg_8662_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.317 | TNS=-30458.214 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2816_3071_8_8/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[5].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_8_8_i_2__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_27__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[5]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_8_8_i_2__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.295 | TNS=-30420.182 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_31_0_0__5/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_2.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_31_0_0_i_2__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.291 | TNS=-30413.901 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_2_2_i_2__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_27__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[1]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_2_2_i_2__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.290 | TNS=-30360.086 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[8]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[8]_i_6__1_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[8]_i_6__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[8]_i_6__1_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.275 | TNS=-30360.026 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[5].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_5__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_29__1_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_29__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_29__1_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.273 | TNS=-30310.655 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ap_CS_fsm_reg[178]_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_2816_3071_0_0_i_2__0
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ap_CS_fsm_reg[178]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ap_CS_fsm_reg[178]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_16
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ap_CS_fsm_reg[178]_2. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_2816_3071_0_0_i_2__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.248 | TNS=-30303.032 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_17
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_77_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_77
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_17_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_77_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.240 | TNS=-30263.542 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_3072_3327_0_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.237 | TNS=-30237.958 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_16_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_16
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[10]_i_16_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.237 | TNS=-30237.929 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_5__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]_i_1_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_7__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.233 | TNS=-30230.407 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_4.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_clk_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_6__2_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_6__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[6]_i_6__2_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.232 | TNS=-30230.403 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.231 | TNS=-30230.378 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_140_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_140
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_3__1_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_140_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.229 | TNS=-30136.032 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[4].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_8_8_i_3__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_2[4]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_8_8_i_3__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.229 | TNS=-30095.620 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.219 | TNS=-30105.941 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_7_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.212 | TNS=-30105.932 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_10_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_10
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_10_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.211 | TNS=-30105.886 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.210 | TNS=-30105.857 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_4__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.203 | TNS=-30088.364 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4__0_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.188 | TNS=-30088.133 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[6]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_6_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.186 | TNS=-30088.038 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1792_2047_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_5[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_4__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_27__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_5[0]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_4__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.186 | TNS=-30062.110 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_29__1_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_29__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_29__1_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.183 | TNS=-30055.553 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[4].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_3072_3327_0_0_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[4]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_3072_3327_0_0_i_3_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.181 | TNS=-30022.085 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/q0[9]_i_6__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_3[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_3[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_9_9_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/add_ln177_4_reg_9050_reg[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_43
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_3[3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_9_9_i_2__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/add_ln177_4_reg_9050_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.175 | TNS=-29991.877 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[43].  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_30
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.174 | TNS=-29785.147 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[2]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_6[0]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2__0_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103_n_19. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_8_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_8
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_8_n_19. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_8_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_8_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2304_2559_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_2304_2559_10_10/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_3[4].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_10_10_i_2__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_3[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_27__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[35]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_103_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_236_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_236
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_236_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_352_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_352
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_352_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/zext_ln245_reg_3515_reg[5]_i_2_2.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/zext_ln245_reg_3515[6]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_5__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]_i_1_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_7__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_3
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_6__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_130_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_130
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_130_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_260__0_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_260__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_260__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_378_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_378
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_378_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502_reg[1]_i_2_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/zext_ln245_reg_3515[4]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502_reg[1]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/grp_os_sift_up_fu_3983/sub_ln244_1_fu_1905_p2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502[1]_i_6_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/select_ln244_reg_3502[0]_i_8_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/select_ln244_reg_3502[0]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/select_ln244_reg_3502[0]_i_8_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[1]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/add_ln288_2_reg_10615_reg[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/empty_reg_3351[1]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/add_ln288_2_reg_10615_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[161]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[11]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[161]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln396_2_reg_10477_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[4]_i_9
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln396_2_reg_10477_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_0_0/OC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/or_ln396_2_reg_10477_reg_n_19_[0].  Re-placed instance zybo_design_i/toplevel_0/inst/or_ln396_2_reg_10477_reg[0]
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_1_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[1].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_4__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_43__1_n_19.  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_43__1
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/or_ln396_2_reg_10477_reg_n_19_[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/or_ln396_2_reg_10477_reg[0]
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/or_ln396_2_reg_10477_reg_n_19_[0]. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1dc3fb2c5

Time (s): cpu = 00:01:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 791 ; free virtual = 4922

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_6__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[65].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_38
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_4[0]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_6__0_comp.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_5__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1536_1791_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1536_1791_1_1/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]_i_1_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_4__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_1_1/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]_i_1_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_7__0
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_8__0
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/A[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_7__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_1_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3].  Re-placed instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_2_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4__0_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_8_8/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]_i_1_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ap_CS_fsm_reg[178]_7[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_6_6_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_5_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_5
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_5_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_9_9/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q00__1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_3[2].  Did not re-place instance zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_9_9_i_3__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/open_set_heap_f_score_V_addr_16_reg_10748_reg[6]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/icmp_ln878_2_reg_8662_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_47
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/icmp_ln878_2_reg_8662_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_144_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_144
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_144_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_274_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_274
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg_0_255_0_0_i_274_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_391_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_391
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_391_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_455_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_455
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/ram_reg_0_255_0_0_i_455_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502_reg[1]_i_2_1.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502[2]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502_reg[1]_i_2_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/grp_os_sift_up_fu_3983/sub_ln244_1_fu_1905_p2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502[1]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502[1]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln244_reg_3502[1]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/select_ln244_reg_3502[0]_i_12_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/index_10_reg_3794_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/empty_reg_3351[0]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/index_10_reg_3794_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/empty_reg_3351[0]_i_3_n_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/empty_reg_3351[0]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/empty_reg_3351[0]_i_3_n_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[161]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[11]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[161]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln396_2_reg_10477_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3351[4]_i_9
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln396_2_reg_10477_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_9_9/OD. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/or_ln396_2_reg_10477_reg_n_19_[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/or_ln396_2_reg_10477_reg[0]
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/or_ln396_2_reg_10477_reg_n_19_[0]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1dc3fb2c5

Time (s): cpu = 00:02:30 ; elapsed = 00:00:43 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 794 ; free virtual = 4925
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 786 ; free virtual = 4925
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.080 | TNS=-29535.895 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.929  |       3354.271  |            1  |              0  |                   121  |           0  |           2  |  00:00:41  |
|  Total          |          0.929  |       3354.271  |            1  |              0  |                   121  |           0  |           3  |  00:00:41  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 792 ; free virtual = 4926
Ending Physical Synthesis Task | Checksum: 134b182cb

Time (s): cpu = 00:02:30 ; elapsed = 00:00:43 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 796 ; free virtual = 4927
INFO: [Common 17-83] Releasing license: Implementation
785 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 800 ; free virtual = 4940
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 735 ; free virtual = 4914
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 14b9d382 ConstDB: 0 ShapeSum: 6375f164 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd2256fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 701 ; free virtual = 4851
Post Restoration Checksum: NetGraph: 56017c31 NumContArr: 8720dacd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dd2256fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 710 ; free virtual = 4851

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dd2256fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 670 ; free virtual = 4820

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dd2256fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 668 ; free virtual = 4820
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c40f44e0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 661 ; free virtual = 4803
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.834 | TNS=-23610.637| WHS=-0.238 | THS=-121.619|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2098ae5fc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 643 ; free virtual = 4798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.834 | TNS=-22928.478| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 22c4718d2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 642 ; free virtual = 4798
Phase 2 Router Initialization | Checksum: 1a1ff9210

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 655 ; free virtual = 4797

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00323761 %
  Global Horizontal Routing Utilization  = 0.000689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23448
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23447
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a1ff9210

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 641 ; free virtual = 4797
Phase 3 Initial Routing | Checksum: 1ad24917d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 616 ; free virtual = 4758
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                      zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_3983/current_lcssa_reg_1538_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3899
 Number of Nodes with overlaps = 709
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.437 | TNS=-43246.520| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 137950c28

Time (s): cpu = 00:01:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 615 ; free virtual = 4757

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.098 | TNS=-41340.027| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21f1c8da7

Time (s): cpu = 00:01:47 ; elapsed = 00:00:53 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 599 ; free virtual = 4740

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 247
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.912 | TNS=-40132.672| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 149a8cbf9

Time (s): cpu = 00:02:13 ; elapsed = 00:01:09 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 588 ; free virtual = 4730

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.750 | TNS=-38810.227| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 21fa53a9c

Time (s): cpu = 00:02:39 ; elapsed = 00:01:22 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 560 ; free virtual = 4702

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 311
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.765 | TNS=-37696.089| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 14282daf7

Time (s): cpu = 00:03:00 ; elapsed = 00:01:35 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 537 ; free virtual = 4679
Phase 4 Rip-up And Reroute | Checksum: 14282daf7

Time (s): cpu = 00:03:00 ; elapsed = 00:01:35 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 537 ; free virtual = 4679

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f44b5d18

Time (s): cpu = 00:03:04 ; elapsed = 00:01:36 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 541 ; free virtual = 4683
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.736 | TNS=-38051.494| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 26b800ca2

Time (s): cpu = 00:03:05 ; elapsed = 00:01:36 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 530 ; free virtual = 4671

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26b800ca2

Time (s): cpu = 00:03:05 ; elapsed = 00:01:36 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 529 ; free virtual = 4671
Phase 5 Delay and Skew Optimization | Checksum: 26b800ca2

Time (s): cpu = 00:03:05 ; elapsed = 00:01:37 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 529 ; free virtual = 4670

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26430a67e

Time (s): cpu = 00:03:09 ; elapsed = 00:01:38 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 521 ; free virtual = 4663
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.710 | TNS=-37641.494| WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 249affe02

Time (s): cpu = 00:03:09 ; elapsed = 00:01:38 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 521 ; free virtual = 4663
Phase 6 Post Hold Fix | Checksum: 249affe02

Time (s): cpu = 00:03:10 ; elapsed = 00:01:38 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 521 ; free virtual = 4663

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 26.3331 %
  Global Horizontal Routing Utilization  = 30.5839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y77 -> INT_L_X10Y77
   INT_R_X11Y63 -> INT_R_X11Y63
   INT_L_X12Y57 -> INT_L_X12Y57
   INT_R_X5Y37 -> INT_R_X5Y37
   INT_L_X6Y33 -> INT_L_X6Y33
South Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X15Y82 -> INT_R_X15Y82
   INT_R_X13Y77 -> INT_R_X13Y77
   INT_R_X15Y74 -> INT_R_X15Y74
   INT_R_X13Y72 -> INT_R_X13Y72
   INT_R_X13Y65 -> INT_R_X13Y65

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 20c3a99f1

Time (s): cpu = 00:03:10 ; elapsed = 00:01:38 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 519 ; free virtual = 4661

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20c3a99f1

Time (s): cpu = 00:03:10 ; elapsed = 00:01:38 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 521 ; free virtual = 4663

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f9b8b10b

Time (s): cpu = 00:03:12 ; elapsed = 00:01:40 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 519 ; free virtual = 4661

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.710 | TNS=-37641.494| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f9b8b10b

Time (s): cpu = 00:03:12 ; elapsed = 00:01:40 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 518 ; free virtual = 4660
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:12 ; elapsed = 00:01:40 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 4716

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
808 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:25 ; elapsed = 00:01:43 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 574 ; free virtual = 4716
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3348.879 ; gain = 0.000 ; free physical = 506 ; free virtual = 4695
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_design_wrapper_drc_routed.rpt -pb zybo_design_wrapper_drc_routed.pb -rpx zybo_design_wrapper_drc_routed.rpx
Command: report_drc -file zybo_design_wrapper_drc_routed.rpt -pb zybo_design_wrapper_drc_routed.pb -rpx zybo_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zybo_design_wrapper_methodology_drc_routed.rpt -pb zybo_design_wrapper_methodology_drc_routed.pb -rpx zybo_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zybo_design_wrapper_methodology_drc_routed.rpt -pb zybo_design_wrapper_methodology_drc_routed.pb -rpx zybo_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 3365.770 ; gain = 0.000 ; free physical = 488 ; free virtual = 4645
INFO: [runtcl-4] Executing : report_power -file zybo_design_wrapper_power_routed.rpt -pb zybo_design_wrapper_power_summary_routed.pb -rpx zybo_design_wrapper_power_routed.rpx
Command: report_power -file zybo_design_wrapper_power_routed.rpt -pb zybo_design_wrapper_power_summary_routed.pb -rpx zybo_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
820 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zybo_design_wrapper_route_status.rpt -pb zybo_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zybo_design_wrapper_timing_summary_routed.rpt -pb zybo_design_wrapper_timing_summary_routed.pb -rpx zybo_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zybo_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zybo_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zybo_design_wrapper_bus_skew_routed.rpt -pb zybo_design_wrapper_bus_skew_routed.pb -rpx zybo_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force zybo_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3624.137 ; gain = 253.695 ; free physical = 515 ; free virtual = 4505
INFO: [Common 17-206] Exiting Vivado at Mon May 12 23:12:24 2025...
