{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690685173961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690685173975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 29 21:46:13 2023 " "Processing started: Sat Jul 29 21:46:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690685173975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690685173975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690685173976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690685174293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690685174293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_golden_top.v 15 15 " "Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 15 design units and 15 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "../../../rtl/instructionDecoder.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/instructionDecoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructionFrame " "Found entity 2: instructionFrame" {  } { { "../../../rtl/instructionFrame.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/instructionFrame.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipelineStateController " "Found entity 3: pipelineStateController" {  } { { "../../../rtl/pipelineStateController.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/pipelineStateController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "4 registers " "Found entity 4: registers" {  } { { "../../../rtl/registers.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/registers.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "5 flipSign " "Found entity 5: flipSign" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "6 absoluteValue " "Found entity 6: absoluteValue" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder " "Found entity 7: adder" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "8 multipler " "Found entity 8: multipler" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "9 divider " "Found entity 9: divider" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "10 comparator " "Found entity 10: comparator" {  } { { "../../../rtl/int_ALU.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/int_ALU.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "11 instructionFetchController " "Found entity 11: instructionFetchController" {  } { { "../../../rtl/instructionFetchController.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/instructionFetchController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "12 pipeline " "Found entity 12: pipeline" {  } { { "../../../rtl/pipeline.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/pipeline.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "13 memoryController " "Found entity 13: memoryController" {  } { { "../../../rtl/memoryController.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/memoryController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc " "Found entity 14: soc" {  } { { "../../../rtl/socTop.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/socTop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_LITE_Golden_Top " "Found entity 15: DE10_LITE_Golden_Top" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690685181115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1690685181115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataReadValid_memControl socTop.v(39) " "Verilog HDL Implicit Net warning at socTop.v(39): created implicit net for \"dataReadValid_memControl\"" {  } { { "../../../rtl/socTop.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/rtl/socTop.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690685181116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690685181124 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de10_lite_golden_top.v(35) " "Output port \"DRAM_ADDR\" at de10_lite_golden_top.v(35) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de10_lite_golden_top.v(36) " "Output port \"DRAM_BA\" at de10_lite_golden_top.v(36) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de10_lite_golden_top.v(59) " "Output port \"LEDR\" at de10_lite_golden_top.v(59) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de10_lite_golden_top.v(65) " "Output port \"VGA_B\" at de10_lite_golden_top.v(65) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de10_lite_golden_top.v(66) " "Output port \"VGA_G\" at de10_lite_golden_top.v(66) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de10_lite_golden_top.v(68) " "Output port \"VGA_R\" at de10_lite_golden_top.v(68) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de10_lite_golden_top.v(37) " "Output port \"DRAM_CAS_N\" at de10_lite_golden_top.v(37) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de10_lite_golden_top.v(38) " "Output port \"DRAM_CKE\" at de10_lite_golden_top.v(38) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de10_lite_golden_top.v(39) " "Output port \"DRAM_CLK\" at de10_lite_golden_top.v(39) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de10_lite_golden_top.v(40) " "Output port \"DRAM_CS_N\" at de10_lite_golden_top.v(40) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de10_lite_golden_top.v(42) " "Output port \"DRAM_LDQM\" at de10_lite_golden_top.v(42) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de10_lite_golden_top.v(43) " "Output port \"DRAM_RAS_N\" at de10_lite_golden_top.v(43) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de10_lite_golden_top.v(44) " "Output port \"DRAM_UDQM\" at de10_lite_golden_top.v(44) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de10_lite_golden_top.v(45) " "Output port \"DRAM_WE_N\" at de10_lite_golden_top.v(45) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de10_lite_golden_top.v(67) " "Output port \"VGA_HS\" at de10_lite_golden_top.v(67) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de10_lite_golden_top.v(69) " "Output port \"VGA_VS\" at de10_lite_golden_top.v(69) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N de10_lite_golden_top.v(72) " "Output port \"GSENSOR_CS_N\" at de10_lite_golden_top.v(72) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK de10_lite_golden_top.v(74) " "Output port \"GSENSOR_SCLK\" at de10_lite_golden_top.v(74) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1690685181125 "|DE10_LITE_Golden_Top"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1690685181418 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1690685181418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690685181463 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1690685181463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690685181608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690685181608 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/Soc2Fpga2/de10_lite_golden_top.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690685181661 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690685181661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690685181663 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690685181663 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1690685181663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690685181663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690685181689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 21:46:21 2023 " "Processing ended: Sat Jul 29 21:46:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690685181689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690685181689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690685181689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690685181689 ""}
