#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb04740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb048d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xaf72d0 .functor NOT 1, L_0xb52bd0, C4<0>, C4<0>, C4<0>;
L_0xb529b0 .functor XOR 2, L_0xb52850, L_0xb52910, C4<00>, C4<00>;
L_0xb52ac0 .functor XOR 2, L_0xb529b0, L_0xb52a20, C4<00>, C4<00>;
v0xb4e2e0_0 .net *"_ivl_10", 1 0, L_0xb52a20;  1 drivers
v0xb4e3e0_0 .net *"_ivl_12", 1 0, L_0xb52ac0;  1 drivers
v0xb4e4c0_0 .net *"_ivl_2", 1 0, L_0xb516f0;  1 drivers
v0xb4e580_0 .net *"_ivl_4", 1 0, L_0xb52850;  1 drivers
v0xb4e660_0 .net *"_ivl_6", 1 0, L_0xb52910;  1 drivers
v0xb4e790_0 .net *"_ivl_8", 1 0, L_0xb529b0;  1 drivers
v0xb4e870_0 .net "a", 0 0, v0xb4b330_0;  1 drivers
v0xb4e910_0 .net "b", 0 0, v0xb4b3d0_0;  1 drivers
v0xb4e9b0_0 .net "c", 0 0, v0xb4b470_0;  1 drivers
v0xb4ea50_0 .var "clk", 0 0;
v0xb4eaf0_0 .net "d", 0 0, v0xb4b5b0_0;  1 drivers
v0xb4eb90_0 .net "out_pos_dut", 0 0, L_0xb525c0;  1 drivers
v0xb4ec30_0 .net "out_pos_ref", 0 0, L_0xb50160;  1 drivers
v0xb4ecd0_0 .net "out_sop_dut", 0 0, L_0xb51590;  1 drivers
v0xb4ed70_0 .net "out_sop_ref", 0 0, L_0xb25ae0;  1 drivers
v0xb4ee10_0 .var/2u "stats1", 223 0;
v0xb4eeb0_0 .var/2u "strobe", 0 0;
v0xb4ef50_0 .net "tb_match", 0 0, L_0xb52bd0;  1 drivers
v0xb4f020_0 .net "tb_mismatch", 0 0, L_0xaf72d0;  1 drivers
v0xb4f0c0_0 .net "wavedrom_enable", 0 0, v0xb4b880_0;  1 drivers
v0xb4f190_0 .net "wavedrom_title", 511 0, v0xb4b920_0;  1 drivers
L_0xb516f0 .concat [ 1 1 0 0], L_0xb50160, L_0xb25ae0;
L_0xb52850 .concat [ 1 1 0 0], L_0xb50160, L_0xb25ae0;
L_0xb52910 .concat [ 1 1 0 0], L_0xb525c0, L_0xb51590;
L_0xb52a20 .concat [ 1 1 0 0], L_0xb50160, L_0xb25ae0;
L_0xb52bd0 .cmp/eeq 2, L_0xb516f0, L_0xb52ac0;
S_0xb04a60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb048d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xaf76b0 .functor AND 1, v0xb4b470_0, v0xb4b5b0_0, C4<1>, C4<1>;
L_0xaf7a90 .functor NOT 1, v0xb4b330_0, C4<0>, C4<0>, C4<0>;
L_0xaf7e70 .functor NOT 1, v0xb4b3d0_0, C4<0>, C4<0>, C4<0>;
L_0xaf80f0 .functor AND 1, L_0xaf7a90, L_0xaf7e70, C4<1>, C4<1>;
L_0xb0f350 .functor AND 1, L_0xaf80f0, v0xb4b470_0, C4<1>, C4<1>;
L_0xb25ae0 .functor OR 1, L_0xaf76b0, L_0xb0f350, C4<0>, C4<0>;
L_0xb4f5e0 .functor NOT 1, v0xb4b3d0_0, C4<0>, C4<0>, C4<0>;
L_0xb4f650 .functor OR 1, L_0xb4f5e0, v0xb4b5b0_0, C4<0>, C4<0>;
L_0xb4f760 .functor AND 1, v0xb4b470_0, L_0xb4f650, C4<1>, C4<1>;
L_0xb4f820 .functor NOT 1, v0xb4b330_0, C4<0>, C4<0>, C4<0>;
L_0xb4f8f0 .functor OR 1, L_0xb4f820, v0xb4b3d0_0, C4<0>, C4<0>;
L_0xb4f960 .functor AND 1, L_0xb4f760, L_0xb4f8f0, C4<1>, C4<1>;
L_0xb4fae0 .functor NOT 1, v0xb4b3d0_0, C4<0>, C4<0>, C4<0>;
L_0xb4fb50 .functor OR 1, L_0xb4fae0, v0xb4b5b0_0, C4<0>, C4<0>;
L_0xb4fa70 .functor AND 1, v0xb4b470_0, L_0xb4fb50, C4<1>, C4<1>;
L_0xb4fce0 .functor NOT 1, v0xb4b330_0, C4<0>, C4<0>, C4<0>;
L_0xb4fde0 .functor OR 1, L_0xb4fce0, v0xb4b5b0_0, C4<0>, C4<0>;
L_0xb4fea0 .functor AND 1, L_0xb4fa70, L_0xb4fde0, C4<1>, C4<1>;
L_0xb50050 .functor XNOR 1, L_0xb4f960, L_0xb4fea0, C4<0>, C4<0>;
v0xaf6c00_0 .net *"_ivl_0", 0 0, L_0xaf76b0;  1 drivers
v0xaf7000_0 .net *"_ivl_12", 0 0, L_0xb4f5e0;  1 drivers
v0xaf73e0_0 .net *"_ivl_14", 0 0, L_0xb4f650;  1 drivers
v0xaf77c0_0 .net *"_ivl_16", 0 0, L_0xb4f760;  1 drivers
v0xaf7ba0_0 .net *"_ivl_18", 0 0, L_0xb4f820;  1 drivers
v0xaf7f80_0 .net *"_ivl_2", 0 0, L_0xaf7a90;  1 drivers
v0xaf8200_0 .net *"_ivl_20", 0 0, L_0xb4f8f0;  1 drivers
v0xb498a0_0 .net *"_ivl_24", 0 0, L_0xb4fae0;  1 drivers
v0xb49980_0 .net *"_ivl_26", 0 0, L_0xb4fb50;  1 drivers
v0xb49a60_0 .net *"_ivl_28", 0 0, L_0xb4fa70;  1 drivers
v0xb49b40_0 .net *"_ivl_30", 0 0, L_0xb4fce0;  1 drivers
v0xb49c20_0 .net *"_ivl_32", 0 0, L_0xb4fde0;  1 drivers
v0xb49d00_0 .net *"_ivl_36", 0 0, L_0xb50050;  1 drivers
L_0x7fb49c7a8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb49dc0_0 .net *"_ivl_38", 0 0, L_0x7fb49c7a8018;  1 drivers
v0xb49ea0_0 .net *"_ivl_4", 0 0, L_0xaf7e70;  1 drivers
v0xb49f80_0 .net *"_ivl_6", 0 0, L_0xaf80f0;  1 drivers
v0xb4a060_0 .net *"_ivl_8", 0 0, L_0xb0f350;  1 drivers
v0xb4a140_0 .net "a", 0 0, v0xb4b330_0;  alias, 1 drivers
v0xb4a200_0 .net "b", 0 0, v0xb4b3d0_0;  alias, 1 drivers
v0xb4a2c0_0 .net "c", 0 0, v0xb4b470_0;  alias, 1 drivers
v0xb4a380_0 .net "d", 0 0, v0xb4b5b0_0;  alias, 1 drivers
v0xb4a440_0 .net "out_pos", 0 0, L_0xb50160;  alias, 1 drivers
v0xb4a500_0 .net "out_sop", 0 0, L_0xb25ae0;  alias, 1 drivers
v0xb4a5c0_0 .net "pos0", 0 0, L_0xb4f960;  1 drivers
v0xb4a680_0 .net "pos1", 0 0, L_0xb4fea0;  1 drivers
L_0xb50160 .functor MUXZ 1, L_0x7fb49c7a8018, L_0xb4f960, L_0xb50050, C4<>;
S_0xb4a800 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb048d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb4b330_0 .var "a", 0 0;
v0xb4b3d0_0 .var "b", 0 0;
v0xb4b470_0 .var "c", 0 0;
v0xb4b510_0 .net "clk", 0 0, v0xb4ea50_0;  1 drivers
v0xb4b5b0_0 .var "d", 0 0;
v0xb4b6a0_0 .var/2u "fail", 0 0;
v0xb4b740_0 .var/2u "fail1", 0 0;
v0xb4b7e0_0 .net "tb_match", 0 0, L_0xb52bd0;  alias, 1 drivers
v0xb4b880_0 .var "wavedrom_enable", 0 0;
v0xb4b920_0 .var "wavedrom_title", 511 0;
E_0xb030b0/0 .event negedge, v0xb4b510_0;
E_0xb030b0/1 .event posedge, v0xb4b510_0;
E_0xb030b0 .event/or E_0xb030b0/0, E_0xb030b0/1;
S_0xb4ab30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb4a800;
 .timescale -12 -12;
v0xb4ad70_0 .var/2s "i", 31 0;
E_0xb02f50 .event posedge, v0xb4b510_0;
S_0xb4ae70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb4a800;
 .timescale -12 -12;
v0xb4b070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb4b150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb4a800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb4bb00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb048d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb50310 .functor NOT 1, v0xb4b3d0_0, C4<0>, C4<0>, C4<0>;
L_0xb504b0 .functor AND 1, v0xb4b330_0, L_0xb50310, C4<1>, C4<1>;
L_0xb50590 .functor NOT 1, v0xb4b470_0, C4<0>, C4<0>, C4<0>;
L_0xb50710 .functor AND 1, L_0xb504b0, L_0xb50590, C4<1>, C4<1>;
L_0xb50850 .functor NOT 1, v0xb4b5b0_0, C4<0>, C4<0>, C4<0>;
L_0xb509d0 .functor AND 1, L_0xb50710, L_0xb50850, C4<1>, C4<1>;
L_0xb50b20 .functor NOT 1, v0xb4b330_0, C4<0>, C4<0>, C4<0>;
L_0xb50ca0 .functor AND 1, L_0xb50b20, v0xb4b3d0_0, C4<1>, C4<1>;
L_0xb50db0 .functor NOT 1, v0xb4b470_0, C4<0>, C4<0>, C4<0>;
L_0xb50e20 .functor AND 1, L_0xb50ca0, L_0xb50db0, C4<1>, C4<1>;
L_0xb50f90 .functor NOT 1, v0xb4b5b0_0, C4<0>, C4<0>, C4<0>;
L_0xb51000 .functor AND 1, L_0xb50e20, L_0xb50f90, C4<1>, C4<1>;
L_0xb51130 .functor OR 1, L_0xb509d0, L_0xb51000, C4<0>, C4<0>;
L_0xb51240 .functor AND 1, v0xb4b330_0, v0xb4b3d0_0, C4<1>, C4<1>;
L_0xb510c0 .functor AND 1, L_0xb51240, v0xb4b470_0, C4<1>, C4<1>;
L_0xb51380 .functor NOT 1, v0xb4b5b0_0, C4<0>, C4<0>, C4<0>;
L_0xb51480 .functor AND 1, L_0xb510c0, L_0xb51380, C4<1>, C4<1>;
L_0xb51590 .functor OR 1, L_0xb51130, L_0xb51480, C4<0>, C4<0>;
L_0xb51790 .functor NOT 1, v0xb4b330_0, C4<0>, C4<0>, C4<0>;
L_0xb51800 .functor OR 1, L_0xb51790, v0xb4b3d0_0, C4<0>, C4<0>;
L_0xb51970 .functor OR 1, L_0xb51800, v0xb4b470_0, C4<0>, C4<0>;
L_0xb51a30 .functor OR 1, L_0xb51970, v0xb4b5b0_0, C4<0>, C4<0>;
L_0xb51bb0 .functor NOT 1, v0xb4b3d0_0, C4<0>, C4<0>, C4<0>;
L_0xb51c20 .functor OR 1, v0xb4b330_0, L_0xb51bb0, C4<0>, C4<0>;
L_0xb51db0 .functor OR 1, L_0xb51c20, v0xb4b470_0, C4<0>, C4<0>;
L_0xb51e70 .functor OR 1, L_0xb51db0, v0xb4b5b0_0, C4<0>, C4<0>;
L_0xb52010 .functor AND 1, L_0xb51a30, L_0xb51e70, C4<1>, C4<1>;
L_0xb52120 .functor OR 1, v0xb4b330_0, v0xb4b3d0_0, C4<0>, C4<0>;
L_0xb52280 .functor NOT 1, v0xb4b470_0, C4<0>, C4<0>, C4<0>;
L_0xb522f0 .functor OR 1, L_0xb52120, L_0xb52280, C4<0>, C4<0>;
L_0xb52500 .functor OR 1, L_0xb522f0, v0xb4b5b0_0, C4<0>, C4<0>;
L_0xb525c0 .functor AND 1, L_0xb52010, L_0xb52500, C4<1>, C4<1>;
v0xb4bcc0_0 .net *"_ivl_0", 0 0, L_0xb50310;  1 drivers
v0xb4bda0_0 .net *"_ivl_10", 0 0, L_0xb509d0;  1 drivers
v0xb4be80_0 .net *"_ivl_12", 0 0, L_0xb50b20;  1 drivers
v0xb4bf70_0 .net *"_ivl_14", 0 0, L_0xb50ca0;  1 drivers
v0xb4c050_0 .net *"_ivl_16", 0 0, L_0xb50db0;  1 drivers
v0xb4c180_0 .net *"_ivl_18", 0 0, L_0xb50e20;  1 drivers
v0xb4c260_0 .net *"_ivl_2", 0 0, L_0xb504b0;  1 drivers
v0xb4c340_0 .net *"_ivl_20", 0 0, L_0xb50f90;  1 drivers
v0xb4c420_0 .net *"_ivl_22", 0 0, L_0xb51000;  1 drivers
v0xb4c590_0 .net *"_ivl_24", 0 0, L_0xb51130;  1 drivers
v0xb4c670_0 .net *"_ivl_26", 0 0, L_0xb51240;  1 drivers
v0xb4c750_0 .net *"_ivl_28", 0 0, L_0xb510c0;  1 drivers
v0xb4c830_0 .net *"_ivl_30", 0 0, L_0xb51380;  1 drivers
v0xb4c910_0 .net *"_ivl_32", 0 0, L_0xb51480;  1 drivers
v0xb4c9f0_0 .net *"_ivl_36", 0 0, L_0xb51790;  1 drivers
v0xb4cad0_0 .net *"_ivl_38", 0 0, L_0xb51800;  1 drivers
v0xb4cbb0_0 .net *"_ivl_4", 0 0, L_0xb50590;  1 drivers
v0xb4cda0_0 .net *"_ivl_40", 0 0, L_0xb51970;  1 drivers
v0xb4ce80_0 .net *"_ivl_42", 0 0, L_0xb51a30;  1 drivers
v0xb4cf60_0 .net *"_ivl_44", 0 0, L_0xb51bb0;  1 drivers
v0xb4d040_0 .net *"_ivl_46", 0 0, L_0xb51c20;  1 drivers
v0xb4d120_0 .net *"_ivl_48", 0 0, L_0xb51db0;  1 drivers
v0xb4d200_0 .net *"_ivl_50", 0 0, L_0xb51e70;  1 drivers
v0xb4d2e0_0 .net *"_ivl_52", 0 0, L_0xb52010;  1 drivers
v0xb4d3c0_0 .net *"_ivl_54", 0 0, L_0xb52120;  1 drivers
v0xb4d4a0_0 .net *"_ivl_56", 0 0, L_0xb52280;  1 drivers
v0xb4d580_0 .net *"_ivl_58", 0 0, L_0xb522f0;  1 drivers
v0xb4d660_0 .net *"_ivl_6", 0 0, L_0xb50710;  1 drivers
v0xb4d740_0 .net *"_ivl_60", 0 0, L_0xb52500;  1 drivers
v0xb4d820_0 .net *"_ivl_8", 0 0, L_0xb50850;  1 drivers
v0xb4d900_0 .net "a", 0 0, v0xb4b330_0;  alias, 1 drivers
v0xb4d9a0_0 .net "b", 0 0, v0xb4b3d0_0;  alias, 1 drivers
v0xb4da90_0 .net "c", 0 0, v0xb4b470_0;  alias, 1 drivers
v0xb4dd90_0 .net "d", 0 0, v0xb4b5b0_0;  alias, 1 drivers
v0xb4de80_0 .net "out_pos", 0 0, L_0xb525c0;  alias, 1 drivers
v0xb4df40_0 .net "out_sop", 0 0, L_0xb51590;  alias, 1 drivers
S_0xb4e0c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb048d0;
 .timescale -12 -12;
E_0xaec9f0 .event anyedge, v0xb4eeb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb4eeb0_0;
    %nor/r;
    %assign/vec4 v0xb4eeb0_0, 0;
    %wait E_0xaec9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb4a800;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4b740_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb4a800;
T_4 ;
    %wait E_0xb030b0;
    %load/vec4 v0xb4b7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb4b6a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb4a800;
T_5 ;
    %wait E_0xb02f50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %wait E_0xb02f50;
    %load/vec4 v0xb4b6a0_0;
    %store/vec4 v0xb4b740_0, 0, 1;
    %fork t_1, S_0xb4ab30;
    %jmp t_0;
    .scope S_0xb4ab30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb4ad70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb4ad70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb02f50;
    %load/vec4 v0xb4ad70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4ad70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb4ad70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb4a800;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb030b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb4b5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4b3d0_0, 0;
    %assign/vec4 v0xb4b330_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb4b6a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb4b740_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb048d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4ea50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4eeb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb048d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb4ea50_0;
    %inv;
    %store/vec4 v0xb4ea50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb048d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb4b510_0, v0xb4f020_0, v0xb4e870_0, v0xb4e910_0, v0xb4e9b0_0, v0xb4eaf0_0, v0xb4ed70_0, v0xb4ecd0_0, v0xb4ec30_0, v0xb4eb90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb048d0;
T_9 ;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb048d0;
T_10 ;
    %wait E_0xb030b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4ee10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4ee10_0, 4, 32;
    %load/vec4 v0xb4ef50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4ee10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4ee10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4ee10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb4ed70_0;
    %load/vec4 v0xb4ed70_0;
    %load/vec4 v0xb4ecd0_0;
    %xor;
    %load/vec4 v0xb4ed70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4ee10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4ee10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb4ec30_0;
    %load/vec4 v0xb4ec30_0;
    %load/vec4 v0xb4eb90_0;
    %xor;
    %load/vec4 v0xb4ec30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4ee10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb4ee10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4ee10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter0/response3/top_module.sv";
