Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_025.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3523562 heartbeat IPC: 2.83804 cumulative IPC: 2.83804 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7054811 heartbeat IPC: 2.83186 cumulative IPC: 2.83494 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10578208 heartbeat IPC: 2.83817 cumulative IPC: 2.83602 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14107341 heartbeat IPC: 2.83356 cumulative IPC: 2.8354 (Simulation time: 0 hr 2 min 13 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17634132 heartbeat IPC: 2.83544 cumulative IPC: 2.83541 (Simulation time: 0 hr 2 min 46 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17634132 (Simulation time: 0 hr 2 min 46 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24420003 heartbeat IPC: 1.47365 cumulative IPC: 1.47365 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31317853 heartbeat IPC: 1.44973 cumulative IPC: 1.46159 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 38136714 heartbeat IPC: 1.46652 cumulative IPC: 1.46323 (Simulation time: 0 hr 4 min 34 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 44614805 heartbeat IPC: 1.54366 cumulative IPC: 1.48254 (Simulation time: 0 hr 5 min 9 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50811509 heartbeat IPC: 1.61376 cumulative IPC: 1.50705 (Simulation time: 0 hr 5 min 43 sec) 
Finished CPU 0 instructions: 50000002 cycles: 33177377 cumulative IPC: 1.50705 (Simulation time: 0 hr 5 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.50705 instructions: 50000002 cycles: 33177377
L1D TOTAL     ACCESS:   19969982  HIT:   18544428  MISS:    1425554
L1D LOAD      ACCESS:    6950510  HIT:    6331591  MISS:     618919
L1D RFO       ACCESS:    6379039  HIT:    6130894  MISS:     248145
L1D PREFETCH  ACCESS:    6640433  HIT:    6081943  MISS:     558490
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6990426  ISSUED:    6815404  USEFUL:     131094  USELESS:     427390
L1D AVERAGE MISS LATENCY: 23.3276 cycles
L1I TOTAL     ACCESS:   15359259  HIT:   12531749  MISS:    2827510
L1I LOAD      ACCESS:    9502749  HIT:    9457045  MISS:      45704
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5856510  HIT:    3074704  MISS:    2781806
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6162326  ISSUED:    6105849  USEFUL:    2426223  USELESS:     355569
L1I AVERAGE MISS LATENCY: 19.6325 cycles
L2C TOTAL     ACCESS:    5919337  HIT:    5186386  MISS:     732951
L2C LOAD      ACCESS:     631882  HIT:     512706  MISS:     119176
L2C RFO       ACCESS:     246755  HIT:     169568  MISS:      77187
L2C PREFETCH  ACCESS:    4543904  HIT:    4010545  MISS:     533359
L2C WRITEBACK ACCESS:     496796  HIT:     493567  MISS:       3229
L2C PREFETCH  REQUESTED:    4098271  ISSUED:    4092484  USEFUL:       9337  USELESS:     523835
L2C AVERAGE MISS LATENCY: 37.3475 cycles
LLC TOTAL     ACCESS:    1979446  HIT:    1949907  MISS:      29539
LLC LOAD      ACCESS:     119068  HIT:     115868  MISS:       3200
LLC RFO       ACCESS:      77187  HIT:      66367  MISS:      10820
LLC PREFETCH  ACCESS:    1649799  HIT:    1634479  MISS:      15320
LLC WRITEBACK ACCESS:     133392  HIT:     133193  MISS:        199
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1063  USELESS:      13619
LLC AVERAGE MISS LATENCY: 179.665 cycles
Major fault: 0 Minor fault: 2465
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9372  ROW_BUFFER_MISS:      19965
 DBUS_CONGESTED:      18605
 WQ ROW_BUFFER_HIT:       1316  ROW_BUFFER_MISS:      11825  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8142% MPKI: 0.34676 Average ROB Occupancy at Mispredict: 202.77

Branch types
NOT_BRANCH: 40668914 81.3378%
BRANCH_DIRECT_JUMP: 531701 1.0634%
BRANCH_INDIRECT: 199025 0.39805%
BRANCH_CONDITIONAL: 6211498 12.423%
BRANCH_DIRECT_CALL: 1010911 2.02182%
BRANCH_INDIRECT_CALL: 183501 0.367002%
BRANCH_RETURN: 1194416 2.38883%
BRANCH_OTHER: 0 0%

