Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Sat Apr 30 19:21:03 2016
| Host             : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command          : report_power -file FPU_Multiplication_Function_power_routed.rpt -pb FPU_Multiplication_Function_power_summary_routed.pb
| Design           : FPU_Multiplication_Function
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.098 |
| Dynamic (W)              | 0.007 |
| Device Static (W)        | 0.091 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 99.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        3 |       --- |             --- |
| Slice Logic    |     0.001 |      517 |       --- |             --- |
|   LUT as Logic |    <0.001 |      173 |     63400 |            0.27 |
|   CARRY4       |    <0.001 |       10 |     15850 |            0.06 |
|   Register     |    <0.001 |      297 |    126800 |            0.23 |
|   F7/F8 Muxes  |    <0.001 |        3 |     63400 |           <0.01 |
|   Others       |     0.000 |       12 |       --- |             --- |
| Signals        |     0.001 |      562 |       --- |             --- |
| DSPs           |     0.002 |        2 |       240 |            0.83 |
| I/O            |     0.001 |      105 |       210 |           50.00 |
| Static Power   |     0.091 |          |           |                 |
| Total          |     0.098 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.006 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| FPU_Multiplication_Function         |     0.007 |
|   AddSub_ExpBias_Funct              |    <0.001 |
|     Result_Exp                      |    <0.001 |
|   Exp_Update_Function               |    <0.001 |
|     Exp_F_Register                  |    <0.001 |
|     Exp_NA_Register                 |    <0.001 |
|     Exp_Selection_Register          |    <0.001 |
|     Mux_Exponent_Selection          |    <0.001 |
|     PROverflow_Register             |    <0.001 |
|   Exponent_load_reg                 |    <0.001 |
|     XMRegister                      |    <0.001 |
|     YMRegister                      |    <0.001 |
|   FSM_FPU_Multiplication            |    <0.001 |
|   FT_exp_info                       |    <0.001 |
|     Exp_R_Reg                       |    <0.001 |
|     Ov_Register_FComp               |    <0.001 |
|     Ov_Register_FCout               |    <0.001 |
|   Final_Result_Module               |    <0.001 |
|     IEEE_BitStream_Reg              |    <0.001 |
|     IEEE_F_R_Reg                    |    <0.001 |
|   First_Normalization_RSignificand  |    <0.001 |
|     EXNU_REG                        |    <0.001 |
|     SGF_RP_REG                      |    <0.001 |
|   Round_Significand_Function        |    <0.001 |
|     Sgf_Add_Cout                    |    <0.001 |
|     Sgf_PRound_Reg                  |    <0.001 |
|   Significands_Multiplication_Funct |     0.003 |
|     P_SgfX_Register                 |    <0.001 |
|     P_SgfY_Register                 |    <0.001 |
|     P_Sgf_Mult                      |     0.002 |
|     P_Sgf_Register                  |    <0.001 |
|   Underflow_Management_State        |    <0.001 |
|     EXP_Add_Reg                     |    <0.001 |
|     ExpAdd_Register                 |    <0.001 |
|     ExpUnderflow_Register           |    <0.001 |
|   Zero_Result_Detect                |    <0.001 |
|     Zero_Info_Mult                  |    <0.001 |
+-------------------------------------+-----------+


