Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot NCO_V4_TB_func_synth xil_defaultlib.NCO_V4_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3778] unit 'nco_v4' does not have a generic named 'ACCUM_WIDTH' [Z:/Uni/ICRAR_Internship/Phasemeter/axis_NCO_V4/NCO_V4_Sims/NCO_V4_Sims.sim/sim_1/synth/func/xsim/NCO_V4_TB_func_synth.vhd:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
