{"design__instance__count": 7450, "design__instance__area": 395731, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 117, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 12, "power__internal__total": 0.0018002730794250965, "power__switching__total": 0.00022637211077380925, "power__leakage__total": 3.810437920037657e-05, "power__total": 0.002064749598503113, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.257381, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.257381, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.405255, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.981649, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.405255, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.603126, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 192, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 13, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.419375, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.419375, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.073603, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.863148, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.073603, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.4773, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 26, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.147203, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.147203, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.14863, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.592733, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.14863, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 10.727792, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 222, "design__max_fanout_violation__count": 5, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.139573, "clock__skew__worst_setup": -0.440381, "timing__hold__ws": 0.139842, "timing__setup__ws": 1.631568, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.139842, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.404637, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7448, "design__instance__area__stdcell": 14306.2, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.436668, "design__instance__utilization__stdcell": 0.0272589, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 148, "design__io__hpwl": 41789932, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 77513.4, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 39, "antenna__violating__nets": 11, "antenna__violating__pins": 13, "route__antenna_violation__count": 11, "route__net": 813, "route__net__special": 2, "route__drc_errors__iter:1": 259, "route__wirelength__iter:1": 95826, "route__drc_errors__iter:2": 52, "route__wirelength__iter:2": 95645, "route__drc_errors__iter:3": 24, "route__wirelength__iter:3": 95638, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 95649, "route__drc_errors": 0, "route__wirelength": 95649, "route__vias": 4205, "route__vias__singlecut": 4205, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1794.61, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 83, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 11, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.244369, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.244369, "timing__hold__ws__corner:min_tt_025C_1v80": 0.391635, "timing__setup__ws__corner:min_tt_025C_1v80": 4.164548, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.391635, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.690085, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 179, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 11, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.390248, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.390248, "timing__hold__ws__corner:min_ss_100C_1v60": 1.049509, "timing__setup__ws__corner:min_ss_100C_1v60": 2.148131, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.049509, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.609979, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 23, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.14923, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.14923, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.139842, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.756446, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.139842, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 10.832352, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 144, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 13, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.260024, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.260024, "timing__hold__ws__corner:max_tt_025C_1v80": 0.412688, "timing__setup__ws__corner:max_tt_025C_1v80": 3.841422, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.412688, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.557106, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 222, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 18, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.440381, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.440381, "timing__hold__ws__corner:max_ss_100C_1v60": 1.086743, "timing__setup__ws__corner:max_ss_100C_1v60": 1.631568, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.086743, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.404637, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 88, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 46, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 13, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.139573, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.139573, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.153867, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.45629, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.153867, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 10.628093, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000249291, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1.85316e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "ir__voltage__worst": 1.8, "ir__drop__avg": 1.96e-06, "ir__drop__worst": 0.000249, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}