[
  {
    "figure_id": "30.6.1",
    "figure_num": 1,
    "caption": "Challenges for developing NMC NAND for ANNS and the presented 16Mb HZO-based NM-PDC FeNAND.",
    "image_path": "images/30.6/fig_1.png"
  },
  {
    "figure_id": "30.6.2",
    "figure_num": 2,
    "caption": "Structure of the NM-PDC FeNAND, the computing ï¬‚ow for ANNS, and vector dimension optimization.",
    "image_path": "images/30.6/fig_2.png"
  },
  {
    "figure_id": "30.6.3",
    "figure_num": 3,
    "caption": "Structure and operation of the APS-SA with CDI-sensing scheme for FeNAND readout.",
    "image_path": "images/30.6/fig_3.png"
  },
  {
    "figure_id": "30.6.4",
    "figure_num": 4,
    "caption": "Structure and operation of the NM-PDC Units, including SA-IPVU, MS- PDCU, and the SDCU.",
    "image_path": "images/30.6/fig_4.png"
  },
  {
    "figure_id": "30.6.5",
    "figure_num": 5,
    "caption": "Measurement results of the fabricated NM-PDC FeNAND chip.",
    "image_path": "images/30.6/fig_5.png"
  },
  {
    "figure_id": "30.6.6",
    "figure_num": 6,
    "caption": "Comparison with previous works on phase domain MAC units and IMC",
    "image_path": "images/30.6/fig_6.png"
  },
  {
    "figure_id": "30.6.7",
    "figure_num": 7,
    "caption": "Die micrograph and chip performance summary.",
    "image_path": "images/30.6/fig_7.png"
  }
]