// Seed: 2877253005
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output id_8
);
  logic id_9 = id_3;
  type_16(
      id_3, 1, 1'd0, 1
  );
  logic id_10 = ~id_0;
  always @(posedge 1'b0 or posedge 1) begin
    id_6 <= 1;
  end
endmodule
