<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3298" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3298{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3298{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3298{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3298{left:69px;bottom:1088px;letter-spacing:-0.14px;}
#t5_3298{left:95px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t6_3298{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t7_3298{left:69px;bottom:1046px;letter-spacing:-0.14px;}
#t8_3298{left:95px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_3298{left:95px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ta_3298{left:69px;bottom:1005px;letter-spacing:-0.14px;}
#tb_3298{left:95px;bottom:1005px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_3298{left:69px;bottom:981px;letter-spacing:-0.14px;}
#td_3298{left:95px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3298{left:95px;bottom:964px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tf_3298{left:69px;bottom:940px;letter-spacing:-0.14px;}
#tg_3298{left:95px;bottom:940px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_3298{left:95px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#ti_3298{left:95px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3298{left:117px;bottom:875px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_3298{left:117px;bottom:857px;letter-spacing:-0.11px;}
#tl_3298{left:117px;bottom:839px;letter-spacing:-0.12px;}
#tm_3298{left:117px;bottom:820px;letter-spacing:-0.13px;}
#tn_3298{left:95px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3298{left:69px;bottom:773px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tp_3298{left:95px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tq_3298{left:95px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_3298{left:69px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ts_3298{left:117px;bottom:684px;letter-spacing:-0.12px;}
#tt_3298{left:117px;bottom:666px;letter-spacing:-0.11px;}
#tu_3298{left:117px;bottom:648px;letter-spacing:-0.11px;}
#tv_3298{left:141px;bottom:648px;letter-spacing:-0.11px;}
#tw_3298{left:117px;bottom:629px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_3298{left:69px;bottom:605px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#ty_3298{left:117px;bottom:574px;letter-spacing:-0.12px;}
#tz_3298{left:117px;bottom:556px;letter-spacing:-0.11px;}
#t10_3298{left:117px;bottom:538px;letter-spacing:-0.12px;}
#t11_3298{left:117px;bottom:519px;letter-spacing:-0.11px;}
#t12_3298{left:117px;bottom:501px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_3298{left:69px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t14_3298{left:95px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t15_3298{left:69px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t16_3298{left:95px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3298{left:95px;bottom:394px;}
#t18_3298{left:121px;bottom:394px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t19_3298{left:95px;bottom:370px;}
#t1a_3298{left:121px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3298{left:121px;bottom:353px;letter-spacing:-0.17px;word-spacing:-1.18px;}
#t1c_3298{left:121px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1d_3298{left:121px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1e_3298{left:69px;bottom:295px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1f_3298{left:95px;bottom:278px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#t1g_3298{left:95px;bottom:261px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t1h_3298{left:95px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1i_3298{left:95px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_3298{left:95px;bottom:205px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t1k_3298{left:95px;bottom:188px;letter-spacing:-0.16px;word-spacing:-0.59px;}

.s1_3298{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3298{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3298{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3298{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3298" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3298Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3298" style="-webkit-user-select: none;"><object width="935" height="1210" data="3298/3298.svg" type="image/svg+xml" id="pdf3298" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3298" class="t s1_3298">9-22 </span><span id="t2_3298" class="t s1_3298">Vol. 3A </span>
<span id="t3_3298" class="t s2_3298">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3298" class="t s3_3298">5. </span><span id="t5_3298" class="t s3_3298">Executes the CPUID instruction with a value of 0H in the EAX register, then reads the EBX, ECX, and EDX </span>
<span id="t6_3298" class="t s3_3298">registers to determine if the BSP is “GenuineIntel.” </span>
<span id="t7_3298" class="t s3_3298">6. </span><span id="t8_3298" class="t s3_3298">Executes the CPUID instruction with a value of 1H in the EAX register, then saves the values in the EAX, ECX, </span>
<span id="t9_3298" class="t s3_3298">and EDX registers in a system configuration space in RAM for use later. </span>
<span id="ta_3298" class="t s3_3298">7. </span><span id="tb_3298" class="t s3_3298">Loads start-up code for the AP to execute into a 4-KByte page in the lower 1 MByte of memory. </span>
<span id="tc_3298" class="t s3_3298">8. </span><span id="td_3298" class="t s3_3298">Switches to protected mode and ensures that the APIC address space is mapped to the strong uncacheable </span>
<span id="te_3298" class="t s3_3298">(UC) memory type. </span>
<span id="tf_3298" class="t s3_3298">9. </span><span id="tg_3298" class="t s3_3298">Determine the BSP’s APIC ID from the local APIC ID register (default is 0), the code snippet below is an </span>
<span id="th_3298" class="t s3_3298">example that applies to logical processors in a system whose local APIC units operate in xAPIC mode that APIC </span>
<span id="ti_3298" class="t s3_3298">registers are accessed using memory mapped interface: </span>
<span id="tj_3298" class="t s4_3298">MOV ESI, APIC_ID; Address of local APIC ID register </span>
<span id="tk_3298" class="t s4_3298">MOV EAX, [ESI]; </span>
<span id="tl_3298" class="t s4_3298">AND EAX, 0FF000000H; Zero out all other bits except APIC ID </span>
<span id="tm_3298" class="t s4_3298">MOV BOOT_ID, EAX; Save in memory </span>
<span id="tn_3298" class="t s3_3298">Saves the APIC ID in the ACPI and/or MP tables and optionally in the system configuration space in RAM. </span>
<span id="to_3298" class="t s3_3298">10. Converts the base address of the 4-KByte page for the AP’s bootup code into 8-bit vector. The 8-bit vector </span>
<span id="tp_3298" class="t s3_3298">defines the address of a 4-KByte page in the real-address mode address space (1-MByte space). For example, </span>
<span id="tq_3298" class="t s3_3298">a vector of 0BDH specifies a start-up memory address of 000BD000H. </span>
<span id="tr_3298" class="t s3_3298">11. Enables the local APIC by setting bit 8 of the APIC spurious vector register (SVR). </span>
<span id="ts_3298" class="t s4_3298">MOV ESI, SVR; Address of SVR </span>
<span id="tt_3298" class="t s4_3298">MOV EAX, [ESI]; </span>
<span id="tu_3298" class="t s4_3298">OR </span><span id="tv_3298" class="t s4_3298">EAX, APIC_ENABLED; Set bit 8 to enable (0 on reset) </span>
<span id="tw_3298" class="t s4_3298">MOV [ESI], EAX; </span>
<span id="tx_3298" class="t s3_3298">12. Sets up the LVT error handling entry by establishing an 8-bit vector for the APIC error handler. </span>
<span id="ty_3298" class="t s4_3298">MOV ESI, LVT3; </span>
<span id="tz_3298" class="t s4_3298">MOV EAX, [ESI]; </span>
<span id="t10_3298" class="t s4_3298">AND EAX, FFFFFF00H; Clear out previous vector. </span>
<span id="t11_3298" class="t s4_3298">OR EAX, 000000xxH; xx is the 8-bit vector the APIC error handler. </span>
<span id="t12_3298" class="t s4_3298">MOV [ESI], EAX; </span>
<span id="t13_3298" class="t s3_3298">13. Initializes the Lock Semaphore variable VACANT to 00H. The APs use this semaphore to determine the order in </span>
<span id="t14_3298" class="t s3_3298">which they execute BIOS AP initialization code. </span>
<span id="t15_3298" class="t s3_3298">14. Performs the following operation to set up the BSP to detect the presence of APs in the system and the number </span>
<span id="t16_3298" class="t s3_3298">of processors (within a finite duration, minimally 100 milliseconds): </span>
<span id="t17_3298" class="t s3_3298">— </span><span id="t18_3298" class="t s3_3298">Sets the value of the COUNT variable to 1. </span>
<span id="t19_3298" class="t s3_3298">— </span><span id="t1a_3298" class="t s3_3298">In the AP BIOS initialization code, the AP will increment the COUNT variable to indicate its presence. The </span>
<span id="t1b_3298" class="t s3_3298">finite duration while waiting for the COUNT to be updated can be accomplished with a timer. When the timer </span>
<span id="t1c_3298" class="t s3_3298">expires, the BSP checks the value of the COUNT variable. If the timer expires and the COUNT variable has </span>
<span id="t1d_3298" class="t s3_3298">not been incremented, no APs are present or some error has occurred. </span>
<span id="t1e_3298" class="t s3_3298">15. Broadcasts an INIT-SIPI-SIPI IPI sequence to the APs to wake them up and initialize them. Alternatively, </span>
<span id="t1f_3298" class="t s3_3298">following a power-up or RESET, since all APs are already in the “wait-for-SIPI state,” the BSP can broadcast just </span>
<span id="t1g_3298" class="t s3_3298">a single SIPI IPI to the APs to wake them up and initialize them. If software knows how many logical processors </span>
<span id="t1h_3298" class="t s3_3298">it expects to wake up, it may choose to poll the COUNT variable. If the expected processors show up before the </span>
<span id="t1i_3298" class="t s3_3298">100 millisecond timer expires, the timer can be canceled and skip to step 16. </span>
<span id="t1j_3298" class="t s3_3298">The left-hand-side of the procedure illustrated in Table 9-1 provides an algorithm when the expected processor </span>
<span id="t1k_3298" class="t s3_3298">count is unknown. The right-hand-side of Table 9-1 can be used when the expected processor count is known. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
