-- VHDL for IBM SMS ALD page 18.12.02.1
-- Title: CHAN B ZONES VALIDITY CHECK-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/11/2020 3:58:20 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_12_02_1_CHAN_B_ZONES_VALIDITY_CHECK_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_CH_A_BIT:	 in STD_LOGIC;
		MV_3RD_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		PS_B_CH_NOT_A_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_B_BIT:	 in STD_LOGIC;
		PS_B_CH_B_BIT:	 in STD_LOGIC;
		PS_B_CH_C_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_C_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_1:	 in STD_LOGIC;
		PS_B_CH_NOT_B_AND_NOT_A_BIT:	 out STD_LOGIC;
		PS_B_CH_VC_ZONE_C_BIT:	 out STD_LOGIC;
		PS_B_CH_B_AND_A_BIT:	 out STD_LOGIC;
		PS_B_CH_B_AND_NOT_A_BIT:	 out STD_LOGIC;
		PS_B_CH_VC_NU_C_BIT:	 out STD_LOGIC;
		PS_B_CH_VC_NOT_ZONE_C_BIT:	 out STD_LOGIC;
		PS_B_CH_NOT_B_AND_A_BIT:	 out STD_LOGIC;
		PS_B_CH_VC_NOT_NU_C_BIT:	 out STD_LOGIC);
end ALD_18_12_02_1_CHAN_B_ZONES_VALIDITY_CHECK_ACC;

architecture behavioral of ALD_18_12_02_1_CHAN_B_ZONES_VALIDITY_CHECK_ACC is 

	signal OUT_5A_G: STD_LOGIC;
	signal OUT_3A_A: STD_LOGIC;
	signal OUT_2A_C: STD_LOGIC;
	signal OUT_1A_G: STD_LOGIC;
	signal OUT_5B_C: STD_LOGIC;
	signal OUT_3B_G: STD_LOGIC;
	signal OUT_2B_NoPin: STD_LOGIC;
	signal OUT_1B_Q: STD_LOGIC;
	signal OUT_5C_F: STD_LOGIC;
	signal OUT_3C_K: STD_LOGIC;
	signal OUT_1C_H: STD_LOGIC;
	signal OUT_5D_R: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_2D_NoPin: STD_LOGIC;
	signal OUT_1D_L: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_1E_A: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_4F_H: STD_LOGIC;
	signal OUT_2F_NoPin: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_1G_G: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_2H_NoPin: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;
	signal OUT_5I_NoPin: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_5A_G <= NOT(PS_B_CH_A_BIT OR PS_B_CH_B_BIT );
	OUT_3A_A <= OUT_5A_G;
	OUT_2A_C <= OUT_3D_C;
	OUT_1A_G <= NOT(MV_3RD_CHECK_TEST_SWITCH );
	OUT_5B_C <= NOT(PS_B_CH_NOT_A_BIT OR PS_B_CH_NOT_B_BIT );
	OUT_3B_G <= NOT(OUT_3A_A OR OUT_1B_Q );
	OUT_2B_NoPin <= OUT_2A_C AND OUT_4H_G;
	OUT_1B_Q <= OUT_5B_C;
	OUT_5C_F <= NOT(PS_B_CH_NOT_B_BIT OR PS_B_CH_A_BIT );
	OUT_3C_K <= OUT_5C_F;
	OUT_1C_H <= NOT(OUT_2B_NoPin OR OUT_2D_NoPin );
	OUT_5D_R <= NOT(PS_B_CH_NOT_A_BIT OR PS_B_CH_B_BIT );
	OUT_3D_C <= NOT(OUT_3C_K OR OUT_1E_A );
	OUT_2D_NoPin <= OUT_2E_B AND OUT_4F_H;
	OUT_1D_L <= OUT_DOT_1C;
	OUT_2E_B <= OUT_3B_G;
	OUT_1E_A <= OUT_5D_R;
	OUT_5F_NoPin <= PS_B_CH_C_BIT AND PS_B_CH_WM_BIT_1;
	OUT_4F_H <= NOT(OUT_5F_NoPin OR OUT_5G_NoPin );
	OUT_2F_NoPin <= OUT_2A_C AND OUT_4F_H;
	OUT_1F_C <= NOT(MV_3RD_CHECK_TEST_SWITCH );
	OUT_5G_NoPin <= PS_B_CH_NOT_C_BIT AND PS_B_CH_NOT_WM_BIT;
	OUT_1G_G <= NOT(OUT_2F_NoPin OR OUT_2H_NoPin );
	OUT_5H_NoPin <= PS_B_CH_C_BIT AND PS_B_CH_NOT_WM_BIT;
	OUT_4H_G <= NOT(OUT_5H_NoPin OR OUT_5I_NoPin );
	OUT_2H_NoPin <= OUT_2E_B AND OUT_4H_G;
	OUT_1H_C <= OUT_DOT_1G;
	OUT_5I_NoPin <= PS_B_CH_WM_BIT_1 AND PS_B_CH_NOT_C_BIT;
	OUT_DOT_1C <= OUT_1A_G OR OUT_1C_H;
	OUT_DOT_1G <= OUT_1F_C OR OUT_1G_G;

	PS_B_CH_NOT_B_AND_NOT_A_BIT <= OUT_3A_A;
	PS_B_CH_VC_ZONE_C_BIT <= OUT_2A_C;
	PS_B_CH_B_AND_A_BIT <= OUT_1B_Q;
	PS_B_CH_B_AND_NOT_A_BIT <= OUT_3C_K;
	PS_B_CH_VC_NU_C_BIT <= OUT_1D_L;
	PS_B_CH_VC_NOT_ZONE_C_BIT <= OUT_2E_B;
	PS_B_CH_NOT_B_AND_A_BIT <= OUT_1E_A;
	PS_B_CH_VC_NOT_NU_C_BIT <= OUT_1H_C;


end;
