Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 14 03:04:06 2025
| Host         : DESKTOP-ETGLHQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: clk1/slow_clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: init/p1_pokemon_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: init/p1_pokemon_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: init/p2_pokemon_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: init/p2_pokemon_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[10]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[11]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[12]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[13]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[14]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[15]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[16]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[4]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[5]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[6]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[7]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[8]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: oled1/frame_counter_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player1/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player1/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player1/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player1/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player1/my_HP_SP_Status_Screen/hp_display_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player1/my_HP_SP_Status_Screen/hp_display_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player1/my_HP_SP_Status_Screen/hp_display_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player1/my_HP_SP_Status_Screen/hp_display_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player2/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player2/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player2/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player2/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player2/my_HP_SP_Status_Screen/hp_display_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player2/my_HP_SP_Status_Screen/hp_display_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player2/my_HP_SP_Status_Screen/hp_display_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: player2/my_HP_SP_Status_Screen/hp_display_reg_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: seg1/clk1/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 549 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.703     -316.936                     65                 2199        0.117        0.000                      0                 2199        4.500        0.000                       0                  1079  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.703     -316.936                     65                 2199        0.117        0.000                      0                 2199        4.500        0.000                       0                  1079  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           65  Failing Endpoints,  Worst Slack      -12.703ns,  Total Violation     -316.936ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.703ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.755ns  (logic 8.685ns (38.168%)  route 14.070ns (61.832%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.574    27.704    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X35Y116        LUT6 (Prop_lut6_I4_O)        0.124    27.828 r  player1_ani/pixel_out[15]_i_1/O
                         net (fo=1, routed)           0.000    27.828    player1_ani/pixel_out[15]_i_1_n_0
    SLICE_X35Y116        FDRE                                         r  player1_ani/pixel_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.601    14.942    player1_ani/clk_IBUF_BUFG
    SLICE_X35Y116        FDRE                                         r  player1_ani/pixel_out_reg[15]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X35Y116        FDRE (Setup_fdre_C_D)        0.031    15.125    player1_ani/pixel_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -27.828    
  -------------------------------------------------------------------
                         slack                                -12.703    

Slack (VIOLATED) :        -12.683ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.737ns  (logic 8.685ns (38.197%)  route 14.052ns (61.803%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.557    27.686    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.810 r  player1_ani/pixel_out[6]_i_1/O
                         net (fo=1, routed)           0.000    27.810    player1_ani/pixel_out[6]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  player1_ani/pixel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.603    14.944    player1_ani/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  player1_ani/pixel_out_reg[6]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X33Y115        FDRE (Setup_fdre_C_D)        0.032    15.128    player1_ani/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -27.810    
  -------------------------------------------------------------------
                         slack                                -12.683    

Slack (VIOLATED) :        -12.651ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.703ns  (logic 8.685ns (38.254%)  route 14.018ns (61.746%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.523    27.652    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.776 r  player1_ani/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    27.776    player1_ani/pixel_out[3]_i_1_n_0
    SLICE_X35Y115        FDRE                                         r  player1_ani/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.602    14.943    player1_ani/clk_IBUF_BUFG
    SLICE_X35Y115        FDRE                                         r  player1_ani/pixel_out_reg[3]/C
                         clock pessimism              0.187    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X35Y115        FDRE (Setup_fdre_C_D)        0.031    15.126    player1_ani/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -27.776    
  -------------------------------------------------------------------
                         slack                                -12.651    

Slack (VIOLATED) :        -12.612ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.665ns  (logic 8.685ns (38.319%)  route 13.980ns (61.681%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.485    27.614    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X31Y117        LUT6 (Prop_lut6_I4_O)        0.124    27.738 r  player1_ani/pixel_out[11]_i_1/O
                         net (fo=1, routed)           0.000    27.738    player1_ani/pixel_out[11]_i_1_n_0
    SLICE_X31Y117        FDRE                                         r  player1_ani/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.601    14.942    player1_ani/clk_IBUF_BUFG
    SLICE_X31Y117        FDRE                                         r  player1_ani/pixel_out_reg[11]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X31Y117        FDRE (Setup_fdre_C_D)        0.032    15.126    player1_ani/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -27.738    
  -------------------------------------------------------------------
                         slack                                -12.612    

Slack (VIOLATED) :        -12.605ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.659ns  (logic 8.685ns (38.329%)  route 13.974ns (61.671%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.479    27.608    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.732 r  player1_ani/pixel_out[14]_i_1/O
                         net (fo=1, routed)           0.000    27.732    player1_ani/pixel_out[14]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  player1_ani/pixel_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.603    14.944    player1_ani/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  player1_ani/pixel_out_reg[14]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X33Y115        FDRE (Setup_fdre_C_D)        0.031    15.127    player1_ani/pixel_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -27.732    
  -------------------------------------------------------------------
                         slack                                -12.605    

Slack (VIOLATED) :        -12.603ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.655ns  (logic 8.685ns (38.336%)  route 13.970ns (61.664%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.475    27.604    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.728 r  player1_ani/pixel_out[9]_i_1/O
                         net (fo=1, routed)           0.000    27.728    player1_ani/pixel_out[9]_i_1_n_0
    SLICE_X33Y115        FDRE                                         r  player1_ani/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.603    14.944    player1_ani/clk_IBUF_BUFG
    SLICE_X33Y115        FDRE                                         r  player1_ani/pixel_out_reg[9]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X33Y115        FDRE (Setup_fdre_C_D)        0.029    15.125    player1_ani/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -27.728    
  -------------------------------------------------------------------
                         slack                                -12.603    

Slack (VIOLATED) :        -12.599ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.652ns  (logic 8.685ns (38.341%)  route 13.967ns (61.659%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.472    27.601    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I4_O)        0.124    27.725 r  player1_ani/pixel_out[10]_i_1/O
                         net (fo=1, routed)           0.000    27.725    player1_ani/pixel_out[10]_i_1_n_0
    SLICE_X31Y116        FDRE                                         r  player1_ani/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.602    14.943    player1_ani/clk_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  player1_ani/pixel_out_reg[10]/C
                         clock pessimism              0.187    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.031    15.126    player1_ani/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -27.725    
  -------------------------------------------------------------------
                         slack                                -12.599    

Slack (VIOLATED) :        -12.596ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.650ns  (logic 8.685ns (38.344%)  route 13.965ns (61.656%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.470    27.599    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X31Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.723 r  player1_ani/pixel_out[7]_i_1/O
                         net (fo=1, routed)           0.000    27.723    player1_ani/pixel_out[7]_i_1_n_0
    SLICE_X31Y115        FDRE                                         r  player1_ani/pixel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.603    14.944    player1_ani/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  player1_ani/pixel_out_reg[7]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X31Y115        FDRE (Setup_fdre_C_D)        0.031    15.127    player1_ani/pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -27.723    
  -------------------------------------------------------------------
                         slack                                -12.596    

Slack (VIOLATED) :        -12.594ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.649ns  (logic 8.685ns (38.346%)  route 13.964ns (61.654%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.469    27.598    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X31Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.722 r  player1_ani/pixel_out[4]_i_1/O
                         net (fo=1, routed)           0.000    27.722    player1_ani/pixel_out[4]_i_1_n_0
    SLICE_X31Y115        FDRE                                         r  player1_ani/pixel_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.603    14.944    player1_ani/clk_IBUF_BUFG
    SLICE_X31Y115        FDRE                                         r  player1_ani/pixel_out_reg[4]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X31Y115        FDRE (Setup_fdre_C_D)        0.032    15.128    player1_ani/pixel_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -27.722    
  -------------------------------------------------------------------
                         slack                                -12.594    

Slack (VIOLATED) :        -12.567ns  (required time - arrival time)
  Source:                 player1_ani/p1_x_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/pixel_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.669ns  (logic 8.685ns (38.312%)  route 13.984ns (61.688%))
  Logic Levels:           29  (CARRY4=10 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.552     5.073    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  player1_ani/p1_x_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  player1_ani/p1_x_reg[4]_rep/Q
                         net (fo=122, routed)         0.758     6.348    player1_ani/p1_x_reg[4]_rep_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.472 r  player1_ani/pixel_out[13]_i_1781/O
                         net (fo=113, routed)         0.925     7.398    player1_ani/pixel_out[13]_i_1781_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  player1_ani/pixel_out[15]_i_5836/O
                         net (fo=129, routed)         1.402     8.924    player1_ani/pixel_out[15]_i_5836_n_0
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.150     9.074 r  player1_ani/pixel_out[15]_i_8763/O
                         net (fo=2, routed)           0.448     9.521    player1_ani/pixel_out[15]_i_8763_n_0
    SLICE_X44Y98         LUT4 (Prop_lut4_I3_O)        0.326     9.847 r  player1_ani/pixel_out[15]_i_8767/O
                         net (fo=1, routed)           0.000     9.847    player1_ani/pixel_out[15]_i_8767_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.397 r  player1_ani/pixel_out_reg[15]_i_7161/CO[3]
                         net (fo=1, routed)           0.000    10.397    player1_ani/pixel_out_reg[15]_i_7161_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.731 r  player1_ani/pixel_out_reg[15]_i_5742/O[1]
                         net (fo=9, routed)           0.817    11.548    on_line9[11]
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.329    11.877 r  pixel_out[15]_i_7150/O
                         net (fo=2, routed)           0.666    12.543    pixel_out[15]_i_7150_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I3_O)        0.326    12.869 r  pixel_out[15]_i_7154/O
                         net (fo=1, routed)           0.000    12.869    player1_ani/p1_x_reg[0]_rep__1_3[1]
    SLICE_X41Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.419 r  player1_ani/pixel_out_reg[15]_i_5740/CO[3]
                         net (fo=1, routed)           0.000    13.419    player1_ani/pixel_out_reg[15]_i_5740_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.732 r  player1_ani/pixel_out_reg[15]_i_4481/O[3]
                         net (fo=7, routed)           0.726    14.459    player1_ani_n_624
    SLICE_X41Y106        LUT2 (Prop_lut2_I1_O)        0.306    14.765 r  pixel_out[15]_i_8760/O
                         net (fo=1, routed)           0.000    14.765    pixel_out[15]_i_8760_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.297 r  pixel_out_reg[15]_i_7156/CO[3]
                         net (fo=1, routed)           0.000    15.297    player1_ani/p1_x_reg[0]_rep_0[0]
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.519 r  player1_ani/pixel_out_reg[15]_i_5741/O[0]
                         net (fo=3, routed)           0.979    16.498    player1_ani_n_633
    SLICE_X40Y104        LUT4 (Prop_lut4_I2_O)        0.299    16.797 r  pixel_out[15]_i_7173/O
                         net (fo=1, routed)           0.000    16.797    player1_ani/p1_x_reg[4]_rep_3[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.329 r  player1_ani/pixel_out_reg[15]_i_5743/CO[3]
                         net (fo=2, routed)           1.003    18.332    player1_ani/pixel_out_reg[15]_i_5743_n_0
    SLICE_X48Y105        LUT3 (Prop_lut3_I0_O)        0.124    18.456 r  player1_ani/pixel_out[15]_i_4475/O
                         net (fo=13, routed)          0.368    18.824    player1_ani/pixel_out[15]_i_4475_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  player1_ani/pixel_out[15]_i_4478/O
                         net (fo=2, routed)           0.756    19.704    player1_ani/pixel_out[15]_i_4478_n_0
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.149    19.853 r  player1_ani/pixel_out[15]_i_3105/O
                         net (fo=2, routed)           0.816    20.669    player1_ani/pixel_out[15]_i_3105_n_0
    SLICE_X52Y108        LUT6 (Prop_lut6_I1_O)        0.355    21.024 r  player1_ani/pixel_out[15]_i_3109/O
                         net (fo=1, routed)           0.000    21.024    player1_ani/pixel_out[15]_i_3109_n_0
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.451 r  player1_ani/pixel_out_reg[15]_i_1924/O[1]
                         net (fo=6, routed)           0.513    21.963    player1_ani/pixel_out_reg[15]_i_1924_n_6
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.306    22.269 r  player1_ani/pixel_out[15]_i_1925/O
                         net (fo=4, routed)           0.611    22.880    player1_ani/pixel_out[15]_i_1925_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    23.004 r  player1_ani/pixel_out[15]_i_1920/O
                         net (fo=1, routed)           0.000    23.004    player1_ani/pixel_out[15]_i_1920_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.405 r  player1_ani/pixel_out_reg[15]_i_873/CO[3]
                         net (fo=1, routed)           0.000    23.405    player1_ani/pixel_out_reg[15]_i_873_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.676 f  player1_ani/pixel_out_reg[15]_i_329/CO[0]
                         net (fo=1, routed)           0.622    24.298    oled1/p1_x_reg[0]_rep_8[0]
    SLICE_X50Y113        LUT6 (Prop_lut6_I1_O)        0.373    24.671 f  oled1/pixel_out[15]_i_135/O
                         net (fo=1, routed)           0.688    25.359    player1_ani/line_progress_reg[6]_1
    SLICE_X40Y113        LUT6 (Prop_lut6_I2_O)        0.124    25.483 f  player1_ani/pixel_out[15]_i_52/O
                         net (fo=2, routed)           0.948    26.431    player1_ani/pixel_out[15]_i_52_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I4_O)        0.124    26.555 f  player1_ani/pixel_out[15]_i_14/O
                         net (fo=1, routed)           0.451    27.005    player1_ani/pixel_out[15]_i_14_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  player1_ani/pixel_out[15]_i_4/O
                         net (fo=15, routed)          0.489    27.618    player1_ani/pixel_out[15]_i_4_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I4_O)        0.124    27.742 r  player1_ani/pixel_out[12]_i_1/O
                         net (fo=1, routed)           0.000    27.742    player1_ani/pixel_out[12]_i_1_n_0
    SLICE_X30Y115        FDRE                                         r  player1_ani/pixel_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        1.603    14.944    player1_ani/clk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  player1_ani/pixel_out_reg[12]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X30Y115        FDRE (Setup_fdre_C_D)        0.079    15.175    player1_ani/pixel_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -27.742    
  -------------------------------------------------------------------
                         slack                                -12.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 led1/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.554     1.437    led1/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  led1/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led1/led_reg[3]/Q
                         net (fo=2, routed)           0.065     1.643    led1_n_14
    SLICE_X12Y23         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.821     1.948    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  led_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.076     1.526    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 init/checker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/bot_choice_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.557     1.440    init/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  init/checker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  init/checker_reg/Q
                         net (fo=9, routed)           0.111     1.693    init/p1_pokemon_reg[1]_0
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.048     1.741 r  init/bot_choice_i_1/O
                         net (fo=1, routed)           0.000     1.741    init/bot_choice_i_1_n_0
    SLICE_X46Y18         FDRE                                         r  init/bot_choice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.825     1.952    init/clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  init/bot_choice_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.133     1.586    init/bot_choice_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 player1/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/my_HP_SP_Status_Screen/old_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.604%)  route 0.389ns (73.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.569     1.452    player1/my_HP_SP_Status_Screen/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  player1/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  player1/my_HP_SP_Status_Screen/HP_LEVEL_SPI_reg[3]/Q
                         net (fo=18, routed)          0.389     1.982    player1/my_HP_SP_Status_Screen/HP_LEVEL_SPI[3]
    SLICE_X62Y50         FDRE                                         r  player1/my_HP_SP_Status_Screen/old_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.864     1.992    player1/my_HP_SP_Status_Screen/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  player1/my_HP_SP_Status_Screen/old_hp_reg[3]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.070     1.818    player1/my_HP_SP_Status_Screen/old_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 player2/hp_control/LSFR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/hp_control/LSFR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.556     1.439    player2/hp_control/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  player2/hp_control/LSFR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  player2/hp_control/LSFR_reg[0]/Q
                         net (fo=3, routed)           0.125     1.705    player2/hp_control/LSFR[0]
    SLICE_X55Y26         FDRE                                         r  player2/hp_control/LSFR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.822     1.949    player2/hp_control/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  player2/hp_control/LSFR_reg[1]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.070     1.541    player2/hp_control/LSFR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 player1_ani/animation_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/p1_x_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.794%)  route 0.316ns (60.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.558     1.441    player1_ani/clk_IBUF_BUFG
    SLICE_X46Y85         FDRE                                         r  player1_ani/animation_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  player1_ani/animation_active_reg/Q
                         net (fo=18, routed)          0.316     1.921    player1_ani/animation_active
    SLICE_X33Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.966 r  player1_ani/p1_x[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.966    player1_ani/p1_x[1]_rep__0_i_1_n_0
    SLICE_X33Y85         FDRE                                         r  player1_ani/p1_x_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.824     1.952    player1_ani/clk_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  player1_ani/p1_x_reg[1]_rep__0/C
                         clock pessimism             -0.249     1.703    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.091     1.794    player1_ani/p1_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 player1_ani/blink_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/blink_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.470%)  route 0.094ns (33.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.592     1.475    player1_ani/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  player1_ani/blink_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  player1_ani/blink_timer_reg[2]/Q
                         net (fo=6, routed)           0.094     1.710    player1_ani/p_2_in
    SLICE_X62Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  player1_ani/blink_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    player1_ani/p_0_in__1[5]
    SLICE_X62Y90         FDRE                                         r  player1_ani/blink_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.862     1.990    player1_ani/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  player1_ani/blink_timer_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.092     1.580    player1_ani/blink_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 player2/hp_control/hp_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/hp_control/hp_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.554     1.437    player2/hp_control/clk_IBUF_BUFG
    SLICE_X51Y26         FDSE                                         r  player2/hp_control/hp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  player2/hp_control/hp_reg_reg[0]/Q
                         net (fo=14, routed)          0.126     1.705    player2/hp_control/HP_LEVEL_SPI_reg[3][0]
    SLICE_X50Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  player2/hp_control/hp_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.750    player2/hp_control/hp_reg[1]_i_1__0_n_0
    SLICE_X50Y26         FDSE                                         r  player2/hp_control/hp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.822     1.949    player2/hp_control/clk_IBUF_BUFG
    SLICE_X50Y26         FDSE                                         r  player2/hp_control/hp_reg_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X50Y26         FDSE (Hold_fdse_C_D)         0.121     1.571    player2/hp_control/hp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 led1/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.695%)  route 0.127ns (47.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.554     1.437    led1/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  led1/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led1/led_reg[2]/Q
                         net (fo=2, routed)           0.127     1.705    led1_n_15
    SLICE_X12Y23         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.821     1.948    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.076     1.526    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 player1_ani/heal_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1_ani/heal_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.540%)  route 0.075ns (26.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.554     1.437    player1_ani/clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  player1_ani/heal_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  player1_ani/heal_timer_reg[2]/Q
                         net (fo=16, routed)          0.075     1.676    player1_ani/heal_timer_reg__0[2]
    SLICE_X53Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.721 r  player1_ani/heal_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.721    player1_ani/p_0_in__0__0[5]
    SLICE_X53Y77         FDRE                                         r  player1_ani/heal_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.821     1.949    player1_ani/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  player1_ani/heal_timer_reg[5]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.092     1.542    player1_ani/heal_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 menu/player1/pixel_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/pixel_data_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.766%)  route 0.136ns (42.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.560     1.443    menu/player1/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  menu/player1/pixel_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  menu/player1/pixel_data_reg[10]/Q
                         net (fo=1, routed)           0.136     1.720    menu/player2/pixel_data_reg[15]_25[5]
    SLICE_X38Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.765 r  menu/player2/pixel_data_2[10]_i_1/O
                         net (fo=1, routed)           0.000     1.765    menu/player2_n_190
    SLICE_X38Y12         FDRE                                         r  menu/pixel_data_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1078, routed)        0.828     1.955    menu/clk_IBUF_BUFG
    SLICE_X38Y12         FDRE                                         r  menu/pixel_data_2_reg[10]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.121     1.579    menu/pixel_data_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   an_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   an_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   an_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   menu/player2/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   menu/player2/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   menu/player2/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y115  player1_ani/pixel_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y115  player1_ani/pixel_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y129  player1_ani/p1_y_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y130  player1_ani/p1_y_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y129  player1_ani/p1_y_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clk1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clk1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   an_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   an_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   an_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   menu/player2/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   menu/player2/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   menu/player2/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   menu/player2/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   menu/player2/count_reg[28]/C



