#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x121705e60 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x6000002e9c20_0 .var "A", 31 0;
v0x6000002e9cb0_0 .net "ALUOut", 31 0, v0x6000002e8d80_0;  1 drivers
v0x6000002e9d40_0 .net "AluCtl_wire", 6 0, v0x6000002e8b40_0;  1 drivers
v0x6000002e9dd0_0 .var "B", 31 0;
v0x6000002e9e60_0 .net "Branch_Enable", 0 0, v0x6000002e8f30_0;  1 drivers
v0x6000002e9ef0_0 .var "FuncCode", 3 0;
v0x6000002e9f80_0 .var "Opcode", 6 0;
v0x6000002ea010_0 .var "clk", 0 0;
S_0x121705fd0 .scope module, "aluCtrl_inst" "ALUControl" 2 15, 3 52 0, S_0x121705e60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "FuncCode";
    .port_info 1 /OUTPUT 7 "ALUCtl";
    .port_info 2 /INPUT 7 "Opcode";
v0x6000002e8b40_0 .var "ALUCtl", 6 0;
v0x6000002e8bd0_0 .net "FuncCode", 3 0, v0x6000002e9ef0_0;  1 drivers
v0x6000002e8c60_0 .net "Opcode", 6 0, v0x6000002e9f80_0;  1 drivers
E_0x600003ee0d20 .event edge, v0x6000002e8c60_0, v0x6000002e8bd0_0;
S_0x1217043c0 .scope module, "alu_inst" "alu" 2 21, 4 57 0, S_0x121705e60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Branch_Enable";
L_0x600001be8460 .functor XOR 32, v0x6000002e9dd0_0, L_0x6000001ec780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001be84d0 .functor OR 32, v0x6000002e9c20_0, v0x6000002e9dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002e8cf0_0 .net "A", 31 0, v0x6000002e9c20_0;  1 drivers
v0x6000002e8d80_0 .var "ALUOut", 31 0;
v0x6000002e8e10_0 .net "ALUctl", 6 0, v0x6000002e8b40_0;  alias, 1 drivers
v0x6000002e8ea0_0 .net "B", 31 0, v0x6000002e9dd0_0;  1 drivers
v0x6000002e8f30_0 .var "Branch_Enable", 0 0;
v0x6000002e8fc0_0 .net *"_ivl_1", 3 0, L_0x6000001ec640;  1 drivers
L_0x128088058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002e9050_0 .net/2u *"_ivl_10", 0 0, L_0x128088058;  1 drivers
v0x6000002e90e0_0 .net *"_ivl_12", 32 0, L_0x6000001ec820;  1 drivers
v0x6000002e9170_0 .net *"_ivl_14", 32 0, L_0x6000001ec8c0;  1 drivers
v0x6000002e9200_0 .net *"_ivl_16", 32 0, L_0x6000001ec960;  1 drivers
v0x6000002e9290_0 .net *"_ivl_18", 32 0, L_0x6000001ecaa0;  1 drivers
L_0x128088010 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x6000002e9320_0 .net/2u *"_ivl_2", 3 0, L_0x128088010;  1 drivers
v0x6000002e93b0_0 .net *"_ivl_20", 31 0, L_0x6000001eca00;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002e9440_0 .net *"_ivl_22", 0 0, L_0x1280880a0;  1 drivers
v0x6000002e94d0_0 .net *"_ivl_29", 3 0, L_0x6000001ecbe0;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x6000002e9560_0 .net/2u *"_ivl_30", 3 0, L_0x1280880e8;  1 drivers
v0x6000002e95f0_0 .net *"_ivl_6", 31 0, L_0x6000001ec780;  1 drivers
v0x6000002e9680_0 .net "adder_input_b", 31 0, L_0x600001be8460;  1 drivers
v0x6000002e9710_0 .net "adder_input_carry", 0 0, L_0x6000001ec6e0;  1 drivers
v0x6000002e97a0_0 .net "adder_output", 31 0, L_0x6000001ecb40;  1 drivers
v0x6000002e9830_0 .net "bitwise_or", 31 0, L_0x600001be84d0;  1 drivers
v0x6000002e98c0_0 .var "shift_right_0", 31 0;
v0x6000002e9950_0 .var "shift_right_1", 31 0;
v0x6000002e99e0_0 .var "shift_right_2", 31 0;
v0x6000002e9a70_0 .var "shift_right_3", 31 0;
v0x6000002e9b00_0 .var "shift_right_4", 31 0;
v0x6000002e9b90_0 .net "shift_right_arithmetic", 0 0, L_0x6000001ecc80;  1 drivers
E_0x600003ee0c00 .event edge, v0x6000002e8ea0_0, v0x6000002e8cf0_0, v0x6000002e8d80_0, v0x6000002e8b40_0;
E_0x600003ee0bd0 .event edge, v0x6000002e97a0_0, v0x6000002e8ea0_0, v0x6000002e8cf0_0, v0x6000002e8b40_0;
E_0x600003ee14a0/0 .event edge, v0x6000002e8ea0_0, v0x6000002e8cf0_0, v0x6000002e9b90_0, v0x6000002e98c0_0;
E_0x600003ee14a0/1 .event edge, v0x6000002e9950_0, v0x6000002e99e0_0, v0x6000002e9a70_0, v0x6000002e9b00_0;
E_0x600003ee14a0 .event/or E_0x600003ee14a0/0, E_0x600003ee14a0/1;
L_0x6000001ec640 .part v0x6000002e8b40_0, 0, 4;
L_0x6000001ec6e0 .cmp/eq 4, L_0x6000001ec640, L_0x128088010;
LS_0x6000001ec780_0_0 .concat [ 1 1 1 1], L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0;
LS_0x6000001ec780_0_4 .concat [ 1 1 1 1], L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0;
LS_0x6000001ec780_0_8 .concat [ 1 1 1 1], L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0;
LS_0x6000001ec780_0_12 .concat [ 1 1 1 1], L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0;
LS_0x6000001ec780_0_16 .concat [ 1 1 1 1], L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0;
LS_0x6000001ec780_0_20 .concat [ 1 1 1 1], L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0;
LS_0x6000001ec780_0_24 .concat [ 1 1 1 1], L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0;
LS_0x6000001ec780_0_28 .concat [ 1 1 1 1], L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0, L_0x6000001ec6e0;
LS_0x6000001ec780_1_0 .concat [ 4 4 4 4], LS_0x6000001ec780_0_0, LS_0x6000001ec780_0_4, LS_0x6000001ec780_0_8, LS_0x6000001ec780_0_12;
LS_0x6000001ec780_1_4 .concat [ 4 4 4 4], LS_0x6000001ec780_0_16, LS_0x6000001ec780_0_20, LS_0x6000001ec780_0_24, LS_0x6000001ec780_0_28;
L_0x6000001ec780 .concat [ 16 16 0 0], LS_0x6000001ec780_1_0, LS_0x6000001ec780_1_4;
L_0x6000001ec820 .concat [ 1 32 0 0], L_0x128088058, v0x6000002e9c20_0;
L_0x6000001ec8c0 .concat [ 1 32 0 0], L_0x6000001ec6e0, L_0x600001be8460;
L_0x6000001ec960 .arith/sum 33, L_0x6000001ec820, L_0x6000001ec8c0;
L_0x6000001eca00 .part L_0x6000001ec960, 1, 32;
L_0x6000001ecaa0 .concat [ 32 1 0 0], L_0x6000001eca00, L_0x1280880a0;
L_0x6000001ecb40 .part L_0x6000001ecaa0, 0, 32;
L_0x6000001ecbe0 .part v0x6000002e8b40_0, 0, 4;
L_0x6000001ecc80 .cmp/eq 4, L_0x6000001ecbe0, L_0x1280880e8;
    .scope S_0x121705fd0;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %end;
    .thread T_0;
    .scope S_0x121705fd0;
T_1 ;
    %wait E_0x600003ee0d20;
    %load/vec4 v0x6000002e8c60_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.11;
T_1.1 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.11;
T_1.2 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.19;
T_1.12 ;
    %pushi/vec4 22, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.19;
T_1.13 ;
    %pushi/vec4 38, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.19;
T_1.14 ;
    %pushi/vec4 54, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.19;
T_1.15 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.19;
T_1.16 ;
    %pushi/vec4 86, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.26;
T_1.20 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.26;
T_1.21 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.26;
T_1.22 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.26;
T_1.23 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.26;
T_1.24 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.26;
T_1.26 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.31;
T_1.27 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.31;
T_1.28 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.31;
T_1.29 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.31;
T_1.31 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.41;
T_1.32 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.41;
T_1.33 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.41;
T_1.34 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.41;
T_1.35 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.41;
T_1.36 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.41;
T_1.37 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.41;
T_1.38 ;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.41;
T_1.39 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 1, 3, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.45;
T_1.42 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.45;
T_1.43 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.45;
T_1.45 ;
    %pop/vec4 1;
    %jmp T_1.41;
T_1.41 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.55;
T_1.46 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 1, 3, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.59;
T_1.56 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.59;
T_1.57 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.59;
T_1.59 ;
    %pop/vec4 1;
    %jmp T_1.55;
T_1.47 ;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.55;
T_1.48 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.55;
T_1.49 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.55;
T_1.50 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.55;
T_1.51 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 1, 3, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.63;
T_1.60 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.63;
T_1.61 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.63;
T_1.63 ;
    %pop/vec4 1;
    %jmp T_1.55;
T_1.52 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.55;
T_1.53 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.55;
T_1.55 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x6000002e8bd0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.65, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.66, 6;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.68;
T_1.64 ;
    %pushi/vec4 9, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.68;
T_1.65 ;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.68;
T_1.66 ;
    %pushi/vec4 11, 0, 7;
    %store/vec4 v0x6000002e8b40_0, 0, 7;
    %jmp T_1.68;
T_1.68 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1217043c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002e8f30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1217043c0;
T_3 ;
    %wait E_0x600003ee14a0;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x6000002e8cf0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000002e98c0_0, 0, 32;
    %load/vec4 v0x6000002e9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000002e98c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002e98c0_0, 4, 16;
T_3.2 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000002e8cf0_0;
    %store/vec4 v0x6000002e98c0_0, 0, 32;
T_3.1 ;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x6000002e98c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000002e9950_0, 0, 32;
    %load/vec4 v0x6000002e9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x6000002e9950_0;
    %parti/s 1, 23, 6;
    %replicate 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002e9950_0, 4, 8;
T_3.6 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x6000002e98c0_0;
    %store/vec4 v0x6000002e9950_0, 0, 32;
T_3.5 ;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x6000002e9950_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000002e99e0_0, 0, 32;
    %load/vec4 v0x6000002e9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x6000002e99e0_0;
    %parti/s 1, 27, 6;
    %replicate 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002e99e0_0, 4, 4;
T_3.10 ;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x6000002e9950_0;
    %store/vec4 v0x6000002e99e0_0, 0, 32;
T_3.9 ;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x6000002e99e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000002e9a70_0, 0, 32;
    %load/vec4 v0x6000002e9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x6000002e9a70_0;
    %parti/s 1, 29, 6;
    %replicate 2;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002e9a70_0, 4, 2;
T_3.14 ;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x6000002e99e0_0;
    %store/vec4 v0x6000002e9a70_0, 0, 32;
T_3.13 ;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0x6000002e9a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000002e9b00_0, 0, 32;
    %load/vec4 v0x6000002e9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x6000002e9b00_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002e9b00_0, 4, 1;
T_3.18 ;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x6000002e9a70_0;
    %store/vec4 v0x6000002e9b00_0, 0, 32;
T_3.17 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1217043c0;
T_4 ;
    %wait E_0x600003ee0bd0;
    %load/vec4 v0x6000002e8e10_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.0 ;
    %load/vec4 v0x6000002e8cf0_0;
    %load/vec4 v0x6000002e8ea0_0;
    %and;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.1 ;
    %load/vec4 v0x6000002e9830_0;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.2 ;
    %load/vec4 v0x6000002e97a0_0;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.3 ;
    %load/vec4 v0x6000002e97a0_0;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.4 ;
    %load/vec4 v0x6000002e8cf0_0;
    %load/vec4 v0x6000002e8ea0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.5 ;
    %load/vec4 v0x6000002e9b00_0;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.6 ;
    %load/vec4 v0x6000002e9b00_0;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.7 ;
    %load/vec4 v0x6000002e8cf0_0;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.8 ;
    %load/vec4 v0x6000002e8cf0_0;
    %load/vec4 v0x6000002e8ea0_0;
    %xor;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x6000002e8cf0_0;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x6000002e9830_0;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x6000002e8cf0_0;
    %inv;
    %load/vec4 v0x6000002e8ea0_0;
    %and;
    %store/vec4 v0x6000002e8d80_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1217043c0;
T_5 ;
    %wait E_0x600003ee0c00;
    %load/vec4 v0x6000002e8e10_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002e8f30_0, 0, 1;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x6000002e8d80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000002e8f30_0, 0, 1;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x6000002e8d80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %store/vec4 v0x6000002e8f30_0, 0, 1;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x6000002e8d80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000002e8f30_0, 0, 1;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x6000002e8d80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000002e8f30_0, 0, 1;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x6000002e8d80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0x6000002e8cf0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %inv;
    %load/vec4 v0x6000002e8d80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %or;
    %and;
    %or;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000002e8f30_0, 0, 1;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x6000002e8d80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0x6000002e8cf0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %inv;
    %load/vec4 v0x6000002e8d80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x6000002e8ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %or;
    %and;
    %or;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000002e8f30_0, 0, 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x121705e60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ea010_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x121705e60;
T_7 ;
    %delay 1, 0;
    %load/vec4 v0x6000002ea010_0;
    %inv;
    %store/vec4 v0x6000002ea010_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x121705e60;
T_8 ;
    %vpi_call 2 34 "$dumpfile", "adder.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 111, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 111, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x6000002e9c20_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x6000002e9dd0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000002e9ef0_0, 0, 4;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x6000002e9f80_0, 0, 7;
    %delay 5, 0;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu_sim.v";
    "../verilog/alu_control.v";
    "../verilog/alu.v";
