{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671392115810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671392115818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 22:35:15 2022 " "Processing started: Sun Dec 18 22:35:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671392115818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671392115818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671392115818 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1671392116927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/ann/yrv-plus/plus/design/display_static_digit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/ann/yrv-plus/plus/design/display_static_digit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_static_digit " "Found entity 1: display_static_digit" {  } { { "../../design/display_static_digit.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/display_static_digit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671392128816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_a CHAR_A boot_hex_parser.sv(44) " "Verilog HDL Declaration information at boot_hex_parser.sv(44): object \"CHAR_a\" differs only in case from object \"CHAR_A\" in the same scope" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671392128898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_f CHAR_F boot_hex_parser.sv(45) " "Verilog HDL Declaration information at boot_hex_parser.sv(45): object \"CHAR_f\" differs only in case from object \"CHAR_F\" in the same scope" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671392128898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 11 11 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 yrv_csr " "Found entity 1: yrv_csr" {  } { { "../../design/yrv_csr.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "2 yrv_int " "Found entity 2: yrv_int" {  } { { "../../design/yrv_int.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "3 yrv_cpu " "Found entity 3: yrv_cpu" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "4 yrv_top " "Found entity 4: yrv_top" {  } { { "../../design/yrv_top.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "5 serial_rx " "Found entity 5: serial_rx" {  } { { "../../design/serial_rx.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "6 serial_tx " "Found entity 6: serial_tx" {  } { { "../../design/serial_tx.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_tx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "7 serial_top " "Found entity 7: serial_top" {  } { { "../../design/serial_top.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "8 boot_hex_parser " "Found entity 8: boot_hex_parser" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "9 boot_uart_receiver " "Found entity 9: boot_uart_receiver" {  } { { "../../design/boot_uart_receiver.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "10 yrv_mcu " "Found entity 10: yrv_mcu" {  } { { "../../design/yrv_mcu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""} { "Info" "ISGN_ENTITY_NAME" "11 top " "Found entity 11: top" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392128906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671392128906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671392128930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_mcu yrv_mcu:i_yrv_mcu " "Elaborating entity \"yrv_mcu\" for hierarchy \"yrv_mcu:i_yrv_mcu\"" {  } { { "top.sv" "i_yrv_mcu" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392129003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "boot_valid_reg yrv_mcu.v(223) " "Verilog HDL or VHDL warning at yrv_mcu.v(223): object \"boot_valid_reg\" assigned a value but never read" {  } { { "../../design/yrv_mcu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671392129045 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extra_debug_data yrv_mcu.v(90) " "Output port \"extra_debug_data\" at yrv_mcu.v(90) has no driver" {  } { { "../../design/yrv_mcu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671392131168 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_lock yrv_mcu.v(83) " "Output port \"mem_lock\" at yrv_mcu.v(83) has no driver" {  } { { "../../design/yrv_mcu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671392131168 "|top|yrv_mcu:i_yrv_mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_top yrv_mcu:i_yrv_mcu\|yrv_top:YRV " "Elaborating entity \"yrv_top\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\"" {  } { { "../../design/yrv_mcu.v" "YRV" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392146942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_cpu yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU " "Elaborating entity \"yrv_cpu\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\"" {  } { { "../../design/yrv_top.v" "CPU" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392146967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ldpc_2_reg yrv_cpu.v(208) " "Verilog HDL or VHDL warning at yrv_cpu.v(208): object \"ldpc_2_reg\" assigned a value but never read" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671392146975 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 yrv_cpu.v(1357) " "Verilog HDL assignment warning at yrv_cpu.v(1357): truncated value with size 63 to match size of target (32)" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1352) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1352): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1352 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1353) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1353): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1353 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1354) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1354): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1354 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1355) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1355): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1355 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1356) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1356): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1356 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1357) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1357): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1357 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1358) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1358): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1358 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "yrv_cpu.v(1349) " "Verilog HDL Case Statement warning at yrv_cpu.v(1349): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1349 0 0 } }  } 0 10209 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1671392147033 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_csr yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_csr:CSR " "Elaborating entity \"yrv_csr\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_csr:CSR\"" {  } { { "../../design/yrv_top.v" "CSR" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392147368 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccount_en yrv_csr.v(69) " "Verilog HDL or VHDL warning at yrv_csr.v(69): object \"ccount_en\" assigned a value but never read" {  } { { "../../design/yrv_csr.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671392147368 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icount_en yrv_csr.v(71) " "Verilog HDL or VHDL warning at yrv_csr.v(71): object \"icount_en\" assigned a value but never read" {  } { { "../../design/yrv_csr.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671392147368 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_int yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_int:INT " "Elaborating entity \"yrv_int\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_int:INT\"" {  } { { "../../design/yrv_top.v" "INT" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392147417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_uart_receiver yrv_mcu:i_yrv_mcu\|boot_uart_receiver:BOOT_UART_RECEIVER " "Elaborating entity \"boot_uart_receiver\" for hierarchy \"yrv_mcu:i_yrv_mcu\|boot_uart_receiver:BOOT_UART_RECEIVER\"" {  } { { "../../design/yrv_mcu.v" "BOOT_UART_RECEIVER" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392147441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boot_uart_receiver.sv(61) " "Verilog HDL assignment warning at boot_uart_receiver.sv(61): truncated value with size 32 to match size of target (10)" {  } { { "../../design/boot_uart_receiver.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147441 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boot_uart_receiver.sv(111) " "Verilog HDL assignment warning at boot_uart_receiver.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "../../design/boot_uart_receiver.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147441 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boot_uart_receiver.sv(121) " "Verilog HDL assignment warning at boot_uart_receiver.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "../../design/boot_uart_receiver.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147441 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_hex_parser yrv_mcu:i_yrv_mcu\|boot_hex_parser:BOOT_HEX_PARSER " "Elaborating entity \"boot_hex_parser\" for hierarchy \"yrv_mcu:i_yrv_mcu\|boot_hex_parser:BOOT_HEX_PARSER\"" {  } { { "../../design/yrv_mcu.v" "BOOT_HEX_PARSER" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392147457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 boot_hex_parser.sv(32) " "Verilog HDL assignment warning at boot_hex_parser.sv(32): truncated value with size 32 to match size of target (26)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147457 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 boot_hex_parser.sv(61) " "Verilog HDL assignment warning at boot_hex_parser.sv(61): truncated value with size 8 to match size of target (4)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147457 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 boot_hex_parser.sv(68) " "Verilog HDL assignment warning at boot_hex_parser.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147457 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 boot_hex_parser.sv(70) " "Verilog HDL assignment warning at boot_hex_parser.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147457 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 boot_hex_parser.sv(127) " "Verilog HDL assignment warning at boot_hex_parser.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671392147457 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_top yrv_mcu:i_yrv_mcu\|serial_top:SERIAL " "Elaborating entity \"serial_top\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\"" {  } { { "../../design/yrv_mcu.v" "SERIAL" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392147482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rx yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_rx:RXCV " "Elaborating entity \"serial_rx\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_rx:RXCV\"" {  } { { "../../design/serial_top.v" "RXCV" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392147498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_tx yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_tx:XMIT " "Elaborating entity \"serial_tx\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_tx:XMIT\"" {  } { { "../../design/serial_top.v" "XMIT" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392147514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_static_digit display_static_digit:gen\[0\].i_digit " "Elaborating entity \"display_static_digit\" for hierarchy \"display_static_digit:gen\[0\].i_digit\"" {  } { { "top.sv" "gen\[0\].i_digit" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392147538 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxed_clk_raw " "Found clock multiplexer muxed_clk_raw" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 60 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1671392153340 "|top|muxed_clk_raw"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1671392153340 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671392218569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671392218569 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671392218569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|altsyncram:regf_mem_rtl_0 " "Elaborated megafunction instantiation \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|altsyncram:regf_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392218705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|altsyncram:regf_mem_rtl_0 " "Instantiated megafunction \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|altsyncram:regf_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671392218705 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671392218705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvp1 " "Found entity 1: altsyncram_qvp1" {  } { { "db/altsyncram_qvp1.tdf" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/db/altsyncram_qvp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671392218792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671392218792 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[34\] " "bidirectional pin \"gpio\[34\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392224021 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1671392224021 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[19\] " "bidirectional pin \"gpio\[19\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[20\] " "bidirectional pin \"gpio\[20\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[21\] " "bidirectional pin \"gpio\[21\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[22\] " "bidirectional pin \"gpio\[22\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "bidirectional pin \"gpio\[7\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[8\] " "bidirectional pin \"gpio\[8\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "bidirectional pin \"gpio\[9\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[10\] " "bidirectional pin \"gpio\[10\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[31\] " "bidirectional pin \"gpio\[31\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[32\] " "bidirectional pin \"gpio\[32\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[27\] " "bidirectional pin \"gpio\[27\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[28\] " "bidirectional pin \"gpio\[28\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[29\] " "bidirectional pin \"gpio\[29\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[30\] " "bidirectional pin \"gpio\[30\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[23\] " "bidirectional pin \"gpio\[23\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[24\] " "bidirectional pin \"gpio\[24\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[25\] " "bidirectional pin \"gpio\[25\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[26\] " "bidirectional pin \"gpio\[26\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[15\] " "bidirectional pin \"gpio\[15\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[16\] " "bidirectional pin \"gpio\[16\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[17\] " "bidirectional pin \"gpio\[17\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[18\] " "bidirectional pin \"gpio\[18\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "bidirectional pin \"gpio\[11\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "bidirectional pin \"gpio\[12\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "bidirectional pin \"gpio\[13\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[14\] " "bidirectional pin \"gpio\[14\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "bidirectional pin \"gpio\[3\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "bidirectional pin \"gpio\[4\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "bidirectional pin \"gpio\[5\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[6\] " "bidirectional pin \"gpio\[6\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[0\] " "bidirectional pin \"gpio\[0\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "bidirectional pin \"gpio\[1\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "bidirectional pin \"gpio\[2\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[33\] " "bidirectional pin \"gpio\[33\]\" has no driver" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1671392228024 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1671392228024 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "gpio\[35\] GND pin " "The pin \"gpio\[35\]\" is fed by GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 3 1671392228113 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 3 1671392228113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[7\] VCC " "Pin \"hex5\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|hex5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hs GND " "Pin \"vga_hs\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vs GND " "Pin \"vga_vs\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[7\] VCC " "Pin \"hex4\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671392255481 "|top|hex4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671392255481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671392258837 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671392292663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/output_files/top.map.smsg " "Generated suppressed messages file E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671392295392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671392299187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671392299187 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10_clk2_50 " "No output dependent on input pin \"max10_clk2_50\"" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671392305222 "|top|max10_clk2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671392305222 "|top|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671392305222 "|top|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671392305222 "|top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671392305222 "|top|sw[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671392305222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51894 " "Implemented 51894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671392305458 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671392305458 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1671392305458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51708 " "Implemented 51708 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671392305458 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671392305458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671392305458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5340 " "Peak virtual memory: 5340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671392305621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 22:38:25 2022 " "Processing ended: Sun Dec 18 22:38:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671392305621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:10 " "Elapsed time: 00:03:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671392305621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:13 " "Total CPU time (on all processors): 00:04:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671392305621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671392305621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1671392307461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671392307469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 22:38:26 2022 " "Processing started: Sun Dec 18 22:38:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671392307469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671392307469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671392307469 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671392307599 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1671392307599 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1671392307599 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1671392308531 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671392309046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671392309120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671392309120 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671392310504 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671392310561 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671392312217 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671392313214 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 122 " "No exact pin location assignment(s) for 20 pins of 122 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1671392314353 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1671392341019 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "muxed_clk_raw~CLKENA0 34269 global CLKCTRL_G3 " "muxed_clk_raw~CLKENA0 with 34269 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1671392344080 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1671392344080 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1671392344080 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "max10_clk1_50~inputCLKENA0 69 global CLKCTRL_G4 " "max10_clk1_50~inputCLKENA0 with 69 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1671392344080 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sw\[9\]~inputCLKENA0 269 global CLKCTRL_G11 " "sw\[9\]~inputCLKENA0 with 269 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1671392344080 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1671392344080 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1671392344080 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver sw\[9\]~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver sw\[9\]~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad sw\[9\] PIN_AA30 " "Refclk input I/O pad sw\[9\] is placed onto PIN_AA30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1671392344123 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1671392344123 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1671392344123 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671392344123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671392344635 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671392344871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671392345406 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671392345870 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671392345870 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671392346114 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671392350074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1671392350285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 11 hex0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(11): hex0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671392350294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 11 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(11): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex0 " "set_false_path -from * -to hex0" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671392350294 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671392350294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 12 hex1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(12): hex1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671392350294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 12 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(12): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex1 " "set_false_path -from * -to hex1" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671392350294 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671392350294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 13 hex2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(13): hex2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671392350294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 13 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(13): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex2 " "set_false_path -from * -to hex2" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671392350294 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671392350294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 14 hex3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(14): hex3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671392350302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 14 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(14): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex3 " "set_false_path -from * -to hex3" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671392350302 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671392350302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 15 hex4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(15): hex4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671392350302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 15 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(15): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex4 " "set_false_path -from * -to hex4" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671392350302 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671392350302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 16 hex5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(16): hex5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671392350302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex5 " "set_false_path -from * -to hex5" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671392350302 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671392350302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1671392351782 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1671392351806 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671392351806 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671392351806 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 max10_clk1_50 " "  20.000 max10_clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671392351806 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1671392351806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671392357435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1671392357670 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671392357670 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:48 " "Fitter preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671392359814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671392370078 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1671392381967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:11 " "Fitter placement preparation operations ending: elapsed time is 00:03:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671392562004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671392655886 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671392774326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:59 " "Fitter placement operations ending: elapsed time is 00:01:59" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671392774326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671392785347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 " "Router estimated average interconnect usage is 27% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X22_Y46 X32_Y57 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57" {  } { { "loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57"} { { 12 { 0 ""} 22 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1671392874707 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671392874707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1671392920835 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1671392920835 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671392920835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:05 " "Fitter routing operations ending: elapsed time is 00:02:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671392920843 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 116.68 " "Total time spent on timing analysis during the Fitter is 116.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1671393030382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671393031012 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671393065618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671393065668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671393098277 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:38 " "Fitter post-fit operations ending: elapsed time is 00:02:38" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671393188761 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[34\] a permanently disabled " "Pin gpio\[34\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently disabled " "Pin gpio\[19\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently disabled " "Pin gpio\[20\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently disabled " "Pin gpio\[21\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently disabled " "Pin gpio\[22\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently disabled " "Pin gpio\[7\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently disabled " "Pin gpio\[8\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently disabled " "Pin gpio\[9\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently disabled " "Pin gpio\[10\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently disabled " "Pin gpio\[31\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[32\] a permanently disabled " "Pin gpio\[32\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[35\] a permanently enabled " "Pin gpio\[35\] has a permanently enabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently disabled " "Pin gpio\[27\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently disabled " "Pin gpio\[28\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently disabled " "Pin gpio\[29\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently disabled " "Pin gpio\[30\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently disabled " "Pin gpio\[23\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently disabled " "Pin gpio\[24\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently disabled " "Pin gpio\[25\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently disabled " "Pin gpio\[26\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently disabled " "Pin gpio\[15\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently disabled " "Pin gpio\[16\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently disabled " "Pin gpio\[17\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently disabled " "Pin gpio\[18\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently disabled " "Pin gpio\[11\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently disabled " "Pin gpio\[12\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently disabled " "Pin gpio\[13\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently disabled " "Pin gpio\[14\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently disabled " "Pin gpio\[3\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently disabled " "Pin gpio\[4\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently disabled " "Pin gpio\[5\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently disabled " "Pin gpio\[6\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently disabled " "Pin gpio\[0\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently disabled " "Pin gpio\[1\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently disabled " "Pin gpio\[2\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[33\] a permanently disabled " "Pin gpio\[33\] has a permanently disabled output enable" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1671393193297 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1671393193297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/output_files/top.fit.smsg " "Generated suppressed messages file E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671393199320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7153 " "Peak virtual memory: 7153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671393217580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 22:53:37 2022 " "Processing ended: Sun Dec 18 22:53:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671393217580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:11 " "Elapsed time: 00:15:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671393217580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:38:58 " "Total CPU time (on all processors): 00:38:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671393217580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671393217580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671393219502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671393219518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 22:53:39 2022 " "Processing started: Sun Dec 18 22:53:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671393219518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671393219518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671393219518 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671393263880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671393265364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 22:54:25 2022 " "Processing ended: Sun Dec 18 22:54:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671393265364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671393265364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671393265364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671393265364 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671393266335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671393267274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671393267282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 22:54:26 2022 " "Processing started: Sun Dec 18 22:54:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671393267282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1671393267282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1671393267282 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1671393267446 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1671393274065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393274139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393274139 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1671393279284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1671393279522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 11 hex0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(11): hex0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 11 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(11): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex0 " "set_false_path -from * -to hex0" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671393279530 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 12 hex1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(12): hex1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 12 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(12): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex1 " "set_false_path -from * -to hex1" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671393279530 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 13 hex2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(13): hex2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 13 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(13): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex2 " "set_false_path -from * -to hex2" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671393279538 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 14 hex3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(14): hex3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 14 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(14): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex3 " "set_false_path -from * -to hex3" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671393279538 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 15 hex4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(15): hex4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 15 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(15): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex4 " "set_false_path -from * -to hex4" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671393279538 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 16 hex5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at top.sdc(16): hex5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at top.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to hex5 " "set_false_path -from * -to hex5" {  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671393279538 ""}  } { { "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_standart/top.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671393279538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671393280802 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1671393280819 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1671393280892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.697 " "Worst-case setup slack is 3.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393284752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393284752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.697               0.000 max10_clk1_50  " "    3.697               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393284752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393284752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.718 " "Worst-case hold slack is 0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 max10_clk1_50  " "    0.718               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393285584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.101 " "Worst-case recovery slack is 8.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.101               0.000 max10_clk1_50  " "    8.101               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393285650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.738 " "Worst-case removal slack is 2.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.738               0.000 max10_clk1_50  " "    2.738               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393285722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.853 " "Worst-case minimum pulse width slack is 8.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.853               0.000 max10_clk1_50  " "    8.853               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393285763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393285763 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393285989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393285989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393285989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393285989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.496 ns " "Worst Case Available Settling Time: 34.496 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393285989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393285989 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671393285989 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671393286033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1671393286259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1671393321727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671393325352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.112 " "Worst-case setup slack is 4.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393327563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393327563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.112               0.000 max10_clk1_50  " "    4.112               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393327563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393327563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.678 " "Worst-case hold slack is 0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 max10_clk1_50  " "    0.678               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393328389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.480 " "Worst-case recovery slack is 8.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.480               0.000 max10_clk1_50  " "    8.480               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393328443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.554 " "Worst-case removal slack is 2.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.554               0.000 max10_clk1_50  " "    2.554               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393328494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.880 " "Worst-case minimum pulse width slack is 8.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.880               0.000 max10_clk1_50  " "    8.880               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393328535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393328535 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393328771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393328771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393328771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393328771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.587 ns " "Worst Case Available Settling Time: 34.587 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393328771 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393328771 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671393328771 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1671393328771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1671393329273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1671393366708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671393370361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.624 " "Worst-case setup slack is 9.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393371204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393371204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 max10_clk1_50  " "    9.624               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393371204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393371204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 max10_clk1_50  " "    0.364               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393372026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.040 " "Worst-case recovery slack is 12.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.040               0.000 max10_clk1_50  " "   12.040               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393372066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.772 " "Worst-case removal slack is 1.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.772               0.000 max10_clk1_50  " "    1.772               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393372116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.511 " "Worst-case minimum pulse width slack is 8.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.511               0.000 max10_clk1_50  " "    8.511               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393372158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393372158 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393372400 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393372400 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393372400 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393372400 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.678 ns " "Worst Case Available Settling Time: 36.678 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393372400 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393372400 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671393372400 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671393372400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671393374718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.859 " "Worst-case setup slack is 10.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393375548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393375548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.859               0.000 max10_clk1_50  " "   10.859               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393375548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393375548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 max10_clk1_50  " "    0.344               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393376310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.918 " "Worst-case recovery slack is 12.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.918               0.000 max10_clk1_50  " "   12.918               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393376354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.546 " "Worst-case removal slack is 1.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 max10_clk1_50  " "    1.546               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393376407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.518 " "Worst-case minimum pulse width slack is 8.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.518               0.000 max10_clk1_50  " "    8.518               0.000 max10_clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671393376451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671393376451 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393376682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393376682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393376682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393376682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.956 ns " "Worst Case Available Settling Time: 36.956 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393376682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671393376682 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671393376682 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671393381631 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671393381664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5855 " "Peak virtual memory: 5855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671393382489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 22:56:22 2022 " "Processing ended: Sun Dec 18 22:56:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671393382489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671393382489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:30 " "Total CPU time (on all processors): 00:05:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671393382489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671393382489 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus Prime Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671393383663 ""}
