* ******************************************************************************

* iCEcube Report

* Version:            2016.12.27910

* Build Date:         Dec 21 2016 17:44:35

* File Generated:     Mar 12 2017 13:18:14

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  131
    LUTs:                 199
    RAMs:                 0
    IOBs:                 17
    GBs:                  6
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 202/1280
        Combinational Logic Cells: 71       out of   1280      5.54688%
        Sequential Logic Cells:    131      out of   1280      10.2344%
        Logic Tiles:               51       out of   160       31.875%
    Registers: 
        Logic Registers:           131      out of   1280      10.2344%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   96        3.125%
        Output Pins:               14       out of   96        14.5833%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                6        out of   8         75%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 5        out of   24        20.8333%
    Bank 1: 7        out of   25        28%
    Bank 0: 2        out of   23        8.69565%
    Bank 2: 3        out of   24        12.5%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name    
    ----------  ---------  -----------  -------  -------  -----------    -----------    
    21          Input      SB_LVCMOS    No       3        Simple Input   clk_in         
    106         Input      SB_LVCMOS    No       1        Simple Input   from_ir        
    144         Input      SB_LVCMOS    No       0        Simple Input   i_serial_data  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name    
    ----------  ---------  -----------  -------  -------  -----------    -----------    
    8           Output     SB_LVCMOS    No       3        Simple Output  o_serial_data  
    22          Output     SB_LVCMOS    No       3        Simple Output  led[6]         
    24          Output     SB_LVCMOS    No       3        Simple Output  led[5]         
    34          Output     SB_LVCMOS    No       3        Simple Output  led[7]         
    45          Output     SB_LVCMOS    No       2        Simple Output  test1          
    47          Output     SB_LVCMOS    No       2        Simple Output  test2          
    48          Output     SB_LVCMOS    No       2        Simple Output  test3          
    95          Output     SB_LVCMOS    No       1        Simple Output  led[4]         
    96          Output     SB_LVCMOS    No       1        Simple Output  led[3]         
    97          Output     SB_LVCMOS    No       1        Simple Output  led[2]         
    98          Output     SB_LVCMOS    No       1        Simple Output  led[1]         
    99          Output     SB_LVCMOS    No       1        Simple Output  led[0]         
    107         Output     SB_LVCMOS    No       1        Simple Output  sd             
    137         Output     SB_LVCMOS    No       0        Simple Output  to_ir          

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name              
    -------------  -------  ---------  ------  -----------              
    1              3        IO         22      clk_in_c_g               
    5              2                   27      N_95_g                   
    3              3                   21      un1_rst_countlt21_0_i_g  
    4              0                   110     CLKOP_g                  
    7              1                   19      N_123_g                  
    6              3                   57      rst_count_i_g_19         


Router Summary:
---------------
    Status:  Successful
    Runtime: 4 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1219 out of  28666      4.25242%
                          Span 4      112 out of   6944      1.6129%
                         Span 12       21 out of   1440      1.45833%
                  Global network        6 out of      8      75%
      Vertical Inter-LUT Connect       15 out of   1120      1.33929%

