-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Aug 19 16:47:58 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v5
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      84  180439     180443            0  0        ? 
    Design Total:                                     84  180439     180443            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks     
    ------------ ------ ------ ----------------- ----------- ----------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIT_precomp/core 
    
  I/O Data Ranges
    Port                            Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                             IN   Unsigned         1                                     
    rst                             IN   Unsigned         1                                     
    vec:rsc(0)(0).s_tdone           IN   Unsigned         1                                     
    vec:rsc(0)(0).tr_write_done     IN   Unsigned         1                                     
    vec:rsc(0)(0).RREADY            IN   Unsigned         1                                     
    vec:rsc(0)(0).ARVALID           IN   Unsigned         1                                     
    vec:rsc(0)(0).ARUSER            IN   Unsigned         1                                     
    vec:rsc(0)(0).ARREGION          IN   Unsigned         4                                     
    vec:rsc(0)(0).ARQOS             IN   Unsigned         4                                     
    vec:rsc(0)(0).ARPROT            IN   Unsigned         3                                     
    vec:rsc(0)(0).ARCACHE           IN   Unsigned         4                                     
    vec:rsc(0)(0).ARLOCK            IN   Unsigned         1                                     
    vec:rsc(0)(0).ARBURST           IN   Unsigned         2                                     
    vec:rsc(0)(0).ARSIZE            IN   Unsigned         3                                     
    vec:rsc(0)(0).ARLEN             IN   Unsigned         8                                     
    vec:rsc(0)(0).ARADDR            IN   Unsigned        12                                     
    vec:rsc(0)(0).ARID              IN   Unsigned         1                                     
    vec:rsc(0)(0).BREADY            IN   Unsigned         1                                     
    vec:rsc(0)(0).WVALID            IN   Unsigned         1                                     
    vec:rsc(0)(0).WUSER             IN   Unsigned         1                                     
    vec:rsc(0)(0).WLAST             IN   Unsigned         1                                     
    vec:rsc(0)(0).WSTRB             IN   Unsigned         8                                     
    vec:rsc(0)(0).WDATA             IN   Unsigned        64                                     
    vec:rsc(0)(0).AWVALID           IN   Unsigned         1                                     
    vec:rsc(0)(0).AWUSER            IN   Unsigned         1                                     
    vec:rsc(0)(0).AWREGION          IN   Unsigned         4                                     
    vec:rsc(0)(0).AWQOS             IN   Unsigned         4                                     
    vec:rsc(0)(0).AWPROT            IN   Unsigned         3                                     
    vec:rsc(0)(0).AWCACHE           IN   Unsigned         4                                     
    vec:rsc(0)(0).AWLOCK            IN   Unsigned         1                                     
    vec:rsc(0)(0).AWBURST           IN   Unsigned         2                                     
    vec:rsc(0)(0).AWSIZE            IN   Unsigned         3                                     
    vec:rsc(0)(0).AWLEN             IN   Unsigned         8                                     
    vec:rsc(0)(0).AWADDR            IN   Unsigned        12                                     
    vec:rsc(0)(0).AWID              IN   Unsigned         1                                     
    vec:rsc(0)(1).s_tdone           IN   Unsigned         1                                     
    vec:rsc(0)(1).tr_write_done     IN   Unsigned         1                                     
    vec:rsc(0)(1).RREADY            IN   Unsigned         1                                     
    vec:rsc(0)(1).ARVALID           IN   Unsigned         1                                     
    vec:rsc(0)(1).ARUSER            IN   Unsigned         1                                     
    vec:rsc(0)(1).ARREGION          IN   Unsigned         4                                     
    vec:rsc(0)(1).ARQOS             IN   Unsigned         4                                     
    vec:rsc(0)(1).ARPROT            IN   Unsigned         3                                     
    vec:rsc(0)(1).ARCACHE           IN   Unsigned         4                                     
    vec:rsc(0)(1).ARLOCK            IN   Unsigned         1                                     
    vec:rsc(0)(1).ARBURST           IN   Unsigned         2                                     
    vec:rsc(0)(1).ARSIZE            IN   Unsigned         3                                     
    vec:rsc(0)(1).ARLEN             IN   Unsigned         8                                     
    vec:rsc(0)(1).ARADDR            IN   Unsigned        12                                     
    vec:rsc(0)(1).ARID              IN   Unsigned         1                                     
    vec:rsc(0)(1).BREADY            IN   Unsigned         1                                     
    vec:rsc(0)(1).WVALID            IN   Unsigned         1                                     
    vec:rsc(0)(1).WUSER             IN   Unsigned         1                                     
    vec:rsc(0)(1).WLAST             IN   Unsigned         1                                     
    vec:rsc(0)(1).WSTRB             IN   Unsigned         8                                     
    vec:rsc(0)(1).WDATA             IN   Unsigned        64                                     
    vec:rsc(0)(1).AWVALID           IN   Unsigned         1                                     
    vec:rsc(0)(1).AWUSER            IN   Unsigned         1                                     
    vec:rsc(0)(1).AWREGION          IN   Unsigned         4                                     
    vec:rsc(0)(1).AWQOS             IN   Unsigned         4                                     
    vec:rsc(0)(1).AWPROT            IN   Unsigned         3                                     
    vec:rsc(0)(1).AWCACHE           IN   Unsigned         4                                     
    vec:rsc(0)(1).AWLOCK            IN   Unsigned         1                                     
    vec:rsc(0)(1).AWBURST           IN   Unsigned         2                                     
    vec:rsc(0)(1).AWSIZE            IN   Unsigned         3                                     
    vec:rsc(0)(1).AWLEN             IN   Unsigned         8                                     
    vec:rsc(0)(1).AWADDR            IN   Unsigned        12                                     
    vec:rsc(0)(1).AWID              IN   Unsigned         1                                     
    p:rsc.dat                       IN   Unsigned        64                                     
    r:rsc.dat                       IN   Unsigned        64                                     
    twiddle:rsc(0)(0).s_tdone       IN   Unsigned         1                                     
    twiddle:rsc(0)(0).tr_write_done IN   Unsigned         1                                     
    twiddle:rsc(0)(0).RREADY        IN   Unsigned         1                                     
    twiddle:rsc(0)(0).ARVALID       IN   Unsigned         1                                     
    twiddle:rsc(0)(0).ARUSER        IN   Unsigned         1                                     
    twiddle:rsc(0)(0).ARREGION      IN   Unsigned         4                                     
    twiddle:rsc(0)(0).ARQOS         IN   Unsigned         4                                     
    twiddle:rsc(0)(0).ARPROT        IN   Unsigned         3                                     
    twiddle:rsc(0)(0).ARCACHE       IN   Unsigned         4                                     
    twiddle:rsc(0)(0).ARLOCK        IN   Unsigned         1                                     
    twiddle:rsc(0)(0).ARBURST       IN   Unsigned         2                                     
    twiddle:rsc(0)(0).ARSIZE        IN   Unsigned         3                                     
    twiddle:rsc(0)(0).ARLEN         IN   Unsigned         8                                     
    twiddle:rsc(0)(0).ARADDR        IN   Unsigned        12                                     
    twiddle:rsc(0)(0).ARID          IN   Unsigned         1                                     
    twiddle:rsc(0)(0).BREADY        IN   Unsigned         1                                     
    twiddle:rsc(0)(0).WVALID        IN   Unsigned         1                                     
    twiddle:rsc(0)(0).WUSER         IN   Unsigned         1                                     
    twiddle:rsc(0)(0).WLAST         IN   Unsigned         1                                     
    twiddle:rsc(0)(0).WSTRB         IN   Unsigned         8                                     
    twiddle:rsc(0)(0).WDATA         IN   Unsigned        64                                     
    twiddle:rsc(0)(0).AWVALID       IN   Unsigned         1                                     
    twiddle:rsc(0)(0).AWUSER        IN   Unsigned         1                                     
    twiddle:rsc(0)(0).AWREGION      IN   Unsigned         4                                     
    twiddle:rsc(0)(0).AWQOS         IN   Unsigned         4                                     
    twiddle:rsc(0)(0).AWPROT        IN   Unsigned         3                                     
    twiddle:rsc(0)(0).AWCACHE       IN   Unsigned         4                                     
    twiddle:rsc(0)(0).AWLOCK        IN   Unsigned         1                                     
    twiddle:rsc(0)(0).AWBURST       IN   Unsigned         2                                     
    twiddle:rsc(0)(0).AWSIZE        IN   Unsigned         3                                     
    twiddle:rsc(0)(0).AWLEN         IN   Unsigned         8                                     
    twiddle:rsc(0)(0).AWADDR        IN   Unsigned        12                                     
    twiddle:rsc(0)(0).AWID          IN   Unsigned         1                                     
    twiddle:rsc(0)(1).s_tdone       IN   Unsigned         1                                     
    twiddle:rsc(0)(1).tr_write_done IN   Unsigned         1                                     
    twiddle:rsc(0)(1).RREADY        IN   Unsigned         1                                     
    twiddle:rsc(0)(1).ARVALID       IN   Unsigned         1                                     
    twiddle:rsc(0)(1).ARUSER        IN   Unsigned         1                                     
    twiddle:rsc(0)(1).ARREGION      IN   Unsigned         4                                     
    twiddle:rsc(0)(1).ARQOS         IN   Unsigned         4                                     
    twiddle:rsc(0)(1).ARPROT        IN   Unsigned         3                                     
    twiddle:rsc(0)(1).ARCACHE       IN   Unsigned         4                                     
    twiddle:rsc(0)(1).ARLOCK        IN   Unsigned         1                                     
    twiddle:rsc(0)(1).ARBURST       IN   Unsigned         2                                     
    twiddle:rsc(0)(1).ARSIZE        IN   Unsigned         3                                     
    twiddle:rsc(0)(1).ARLEN         IN   Unsigned         8                                     
    twiddle:rsc(0)(1).ARADDR        IN   Unsigned        12                                     
    twiddle:rsc(0)(1).ARID          IN   Unsigned         1                                     
    twiddle:rsc(0)(1).BREADY        IN   Unsigned         1                                     
    twiddle:rsc(0)(1).WVALID        IN   Unsigned         1                                     
    twiddle:rsc(0)(1).WUSER         IN   Unsigned         1                                     
    twiddle:rsc(0)(1).WLAST         IN   Unsigned         1                                     
    twiddle:rsc(0)(1).WSTRB         IN   Unsigned         8                                     
    twiddle:rsc(0)(1).WDATA         IN   Unsigned        64                                     
    twiddle:rsc(0)(1).AWVALID       IN   Unsigned         1                                     
    twiddle:rsc(0)(1).AWUSER        IN   Unsigned         1                                     
    twiddle:rsc(0)(1).AWREGION      IN   Unsigned         4                                     
    twiddle:rsc(0)(1).AWQOS         IN   Unsigned         4                                     
    twiddle:rsc(0)(1).AWPROT        IN   Unsigned         3                                     
    twiddle:rsc(0)(1).AWCACHE       IN   Unsigned         4                                     
    twiddle:rsc(0)(1).AWLOCK        IN   Unsigned         1                                     
    twiddle:rsc(0)(1).AWBURST       IN   Unsigned         2                                     
    twiddle:rsc(0)(1).AWSIZE        IN   Unsigned         3                                     
    twiddle:rsc(0)(1).AWLEN         IN   Unsigned         8                                     
    twiddle:rsc(0)(1).AWADDR        IN   Unsigned        12                                     
    twiddle:rsc(0)(1).AWID          IN   Unsigned         1                                     
    vec:rsc(0)(0).RVALID            OUT  Unsigned         1                                     
    vec:rsc(0)(0).RUSER             OUT  Unsigned         1                                     
    vec:rsc(0)(0).RLAST             OUT  Unsigned         1                                     
    vec:rsc(0)(0).RRESP             OUT  Unsigned         2                                     
    vec:rsc(0)(0).RDATA             OUT  Unsigned        64                                     
    vec:rsc(0)(0).RID               OUT  Unsigned         1                                     
    vec:rsc(0)(0).ARREADY           OUT  Unsigned         1                                     
    vec:rsc(0)(0).BVALID            OUT  Unsigned         1                                     
    vec:rsc(0)(0).BUSER             OUT  Unsigned         1                                     
    vec:rsc(0)(0).BRESP             OUT  Unsigned         2                                     
    vec:rsc(0)(0).BID               OUT  Unsigned         1                                     
    vec:rsc(0)(0).WREADY            OUT  Unsigned         1                                     
    vec:rsc(0)(0).AWREADY           OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(0).lz         OUT  Unsigned         1                                     
    vec:rsc(0)(1).RVALID            OUT  Unsigned         1                                     
    vec:rsc(0)(1).RUSER             OUT  Unsigned         1                                     
    vec:rsc(0)(1).RLAST             OUT  Unsigned         1                                     
    vec:rsc(0)(1).RRESP             OUT  Unsigned         2                                     
    vec:rsc(0)(1).RDATA             OUT  Unsigned        64                                     
    vec:rsc(0)(1).RID               OUT  Unsigned         1                                     
    vec:rsc(0)(1).ARREADY           OUT  Unsigned         1                                     
    vec:rsc(0)(1).BVALID            OUT  Unsigned         1                                     
    vec:rsc(0)(1).BUSER             OUT  Unsigned         1                                     
    vec:rsc(0)(1).BRESP             OUT  Unsigned         2                                     
    vec:rsc(0)(1).BID               OUT  Unsigned         1                                     
    vec:rsc(0)(1).WREADY            OUT  Unsigned         1                                     
    vec:rsc(0)(1).AWREADY           OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(1).lz         OUT  Unsigned         1                                     
    p:rsc.triosy.lz                 OUT  Unsigned         1                                     
    r:rsc.triosy.lz                 OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).RVALID        OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).RUSER         OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).RLAST         OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).RRESP         OUT  Unsigned         2                                     
    twiddle:rsc(0)(0).RDATA         OUT  Unsigned        64                                     
    twiddle:rsc(0)(0).RID           OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).ARREADY       OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).BVALID        OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).BUSER         OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).BRESP         OUT  Unsigned         2                                     
    twiddle:rsc(0)(0).BID           OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).WREADY        OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).AWREADY       OUT  Unsigned         1                                     
    twiddle:rsc.triosy(0)(0).lz     OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).RVALID        OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).RUSER         OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).RLAST         OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).RRESP         OUT  Unsigned         2                                     
    twiddle:rsc(0)(1).RDATA         OUT  Unsigned        64                                     
    twiddle:rsc(0)(1).RID           OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).ARREADY       OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).BVALID        OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).BUSER         OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).BRESP         OUT  Unsigned         2                                     
    twiddle:rsc(0)(1).BID           OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).WREADY        OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).AWREADY       OUT  Unsigned         1                                     
    twiddle:rsc.triosy(0)(1).lz     OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIT_precomp/vec:rsc
      Memory Component: ccs_axi4_slave_mem           Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address        
      --------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/vec    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block         Original Addresses 
      ------------- ------------------
      vec:rsc(0)(0)   0, 2, ..., 1022  
      vec:rsc(0)(1)   1, 3, ..., 1023  
      
    Resource Name: /inPlaceNTT_DIT_precomp/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/r    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/twiddle:rsc
      Memory Component: ccs_axi4_slave_mem           Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                        Indices Phys Memory Address        
      ------------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/twiddle    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block             Original Addresses 
      ----------------- ------------------
      twiddle:rsc(0)(0)   0, 2, ..., 1022  
      twiddle:rsc(0)(1)   1, 3, ..., 1023  
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIT_precomp/core core:rlp           Infinite       0     180443 ?    3.61 ms                       
    /inPlaceNTT_DIT_precomp/core  main              Infinite       2     180443 ?    3.61 ms                       
    /inPlaceNTT_DIT_precomp/core   STAGE_LOOP              9       2     180441 ?    3.61 ms                       
    /inPlaceNTT_DIT_precomp/core    VEC_LOOP               ?       1      20047 ?  400.94 us                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP           257      78      20046 ?  400.92 us       2               
    
  Loop Execution Profile
    Process                      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIT_precomp/core core:rlp                 0 ?                        0.00         180443 ?           
    /inPlaceNTT_DIT_precomp/core  main                    2 ?                        0.00         180443 ?           
    /inPlaceNTT_DIT_precomp/core   STAGE_LOOP            18 ?                        0.01         180441 ?           
    /inPlaceNTT_DIT_precomp/core    VEC_LOOP              9 ?                        0.00         180423 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP       180414 ?                       99.98         180414 ?           
    
  End of Report
