<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Stratix® 10 FPGAs and SoC FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_product.css">
     <!-- nav header -->
     <link rel="stylesheet" href="/css/dk_nav_header.css">  
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

        <!-- ----------------------------------------------------------------------->
        <section>
            <nav class="mb_sub_nv">
                <div class="mv_breadcrumb">
                    <ol class="mv_spark_breadcrumb_items">
                        <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                        <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                        <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series.html">Intel® Stratix® Series FPGA and SoC FPGA</a></li>
                        <li><p class="mb-0">Intel® Stratix® 10 FPGA and SoC FPGA</p></li>
                    </ol>
                </div>
            </nav>
        </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Intel® Stratix® 10 FPGA and SoC FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/stratix-10-framed-badge_1920-1080_10.webp" alt="">
                        </div>
                        <p>Intel® Stratix® 10 FPGA and SoC FPGA deliver innovative advantages in performance, power efficiency, density, and system integration. Featuring the revolutionary Intel® Hyperflex™ FPGA Architecture and built combining Intel's patented Embedded Multi-Die Interconnect Bridge (EMIB) technology, the Advanced Interface Bus (AIB), and a growing portfolio of chiplets, Intel® Stratix® 10 devices deliver up to 2X performance gains over previous-generation, high-performance FPGA.<sup>1</sup></p>
                        <p>See also: <a href="">FPGA Design Software</a>, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/stratix-10-framed-badge_1920-1080_10.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Overview</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Products</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Features</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_application.html" class="nav-link mv_nav_link_key_features" id="pills-app-tab" role="tab">Applications</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Filter By ------------------------------->
    <section>
        <div class="v_2sec_bg v_mar_topbot">
            <div class="container">
                <div class="row">
                    <div class="col-xl-12">
                        <div class="mv_product_current">
                            <p class="v_3rdsec_text">Filter By:</p>
                            <div class="mv_filter_by">
                                <div class="me-3 mb-2">
                                    <select class="mv_product_select form-select" aria-label="Default select example">
                                        <option selected>View All</option>
                                        <option>PSG</option>
                                    </select>
                                </div>
                                <div>
                                    <select class="mv_product_select form-select" aria-label="Default select example">
                                        <option selected>Current</option>
                                    </select>
                                </div>
                            </div>
                        </div>
                        <div>
                            <span> 32 Products</span> <span><a href="#" class="v_compare_all">COMPARE ALL</a></span>
                        </div>
                        <div class="v_table_mar_top">
                            <div class="table-responsive">
                                <table class="table table-striped table-bordered mv_compare_table" id="productTable">
                                    <thead>
                                        <tr>
                                            <th class="w-50 p-3 text-center align-items-center v_table_header"
                                                onclick="sortTable('Product Name')">Product Name</th>
                                            <th class="p-3 text-center align-items-center v_table_header"
                                                onclick="sortTable('Total Cores')">Launch Date</th>
                                            <th class="p-3 text-center align-items-center v_table_header"
                                                onclick="sortTable('Max Turbo Frequency')">Logic Elements (LE)</th>
                                            <th class="p-3 text-center align-items-center v_table_header"
                                                onclick="sortTable('Processor Base Frequency')">Digital Signal Processing (DSP) Blocks</th>
                                            <th class="p-3 text-center align-items-center v_table_header"
                                                onclick="sortTable('Maximum')">Maximum Embedded Memory</th>
                                            <th class="p-3 text-center align-items-center v_table_header"
                                                onclick="sortTable('User')">Maximum User I/O Count</th>
                                            <th class="p-3 text-center align-items-center v_table_header"
                                                onclick="sortTable('Package')">Package Options</th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                    </tbody>
                                </table>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section style="border-top: 1px solid #d7d7d7;" class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer" style="font-size: 12px;"><sup>1</sup> Comparison based on Stratix® V vs. Intel® Stratix® 10 using Intel® Quartus® Prime Pro 16.1 Early Beta. Stratix® V Designs were optimized using 3 step optimization process of Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization in order to utilize Intel® Stratix® 10 architecture enhancements of distributed registers in core fabric. Designs were analyzed using Intel® Quartus® Prime Pro Fast Forward Compile performance exploration tool. For more details, refer to Intel® Hyperflex™ FPGA Architecture Overview White Paper: <a href="" class="b_special_a1">https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01220-hyperflex-architecture-fpga-socs.pdf</a>. Actual performance users will achieve varies based on level of design optimization applied. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a href="" class="b_special_a1">www.intel.com/benchmarks</a>.</div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- produt script -->
    <script>
        const products = [
            { name: 'Intel® Stratix® 10 NX 2100 FPGA', cores:"Q2'20", turbo: '2073000', base: '3960', maximum:'239.5 Mb', user: '656', package: 'F2597, F2912'},
            { name: 'Intel® Stratix® 10 DX 2800 FPGA', cores:"Q3'19", turbo: '2753000', base: '5760', maximum:'244 Mb', user: '816', package: 'F2912'},
            { name: 'Intel® Stratix® 10 DX 2100 FPGA', cores:"Q3'19", turbo: '2073000', base: '3960', maximum:'239.5 Mb', user: '612', package: 'F2597'},
            { name: 'Intel® Stratix® 10 DX 1100 FPGA', cores:"Q3'19", turbo: '1325000', base: '2592', maximum:'114 Mb', user: '528', package: 'F1760'},
            { name: 'Intel® Stratix® 10 TX 1650 FPGA', cores:"Q1'18", turbo: '1679000', base: '3326', maximum:'223.5 Mb', user: '440', package: 'F2397'},
            { name: 'Intel® Stratix® 10 TX 2500 FPGA', cores:"Q1'18", turbo: '2422000', base: '5011', maximum:'208 Mb', user: '440', package: 'F2397, F2912'},
            { name: 'Intel® Stratix® 10 TX 2100 FPGA', cores:"Q1'18", turbo: '2073000', base: '3960', maximum:'239.5 Mb', user: '440', package: 'F2397'},
            { name: 'Intel® Stratix® 10 TX 850 FPGA', cores:"Q1'18", turbo: '841000', base: '2016', maximum:'72 Mb', user: '440', package: 'F1760, F2397'},
            { name: 'Intel® Stratix® 10 TX 400 FPGA', cores:"Q1'18", turbo: '378000', base: '648', maximum:'32 Mb', user: '392', package: 'F1152'},
            { name: 'Intel® Stratix® 10 TX 1100 FPGA', cores:"Q1'18", turbo: '1325000', base: '2592', maximum:'114 Mb', user: '440', package: 'F1760, F2397'},
            { name: 'Intel® Stratix® 10 TX 2800 FPGA', cores:"Q1'18", turbo: '2753000', base: '5760', maximum:'244 Mb', user: '440', package: 'F2397, F2912'},
            { name: 'Intel® Stratix® 10 SX 650 FPGA', cores:"2013", turbo: '612000', base: '1152', maximum:'52 Mb', user: '392', package: 'F1152'},
            { name: 'Intel® Stratix® 10 SX 400 FPGA', cores:"2013", turbo: '378000', base:  '648', maximum:'32 Mb', user: '392', package: '	F1152'},
            { name: 'Intel® Stratix® 10 SX 1100 FPGA', cores:"2013", turbo: '1325000', base: '2592', maximum:'114 Mb', user: '688', package: 'F1760'},
            { name: 'Intel® Stratix® 10 SX 850 FPGA', cores:"2013", turbo: '841000', base: '2016', maximum:'72 Mb', user: '688', package: '	F1760'},
            { name: 'Intel® Stratix® 10 SX 1650 FPGA', cores:"2013", turbo: '1624000', base: '3145', maximum:'122 Mb', user: '704', package: 'F1760, F2397'},
            { name: 'Intel® Stratix® 10 SX 2100 FPGA', cores:"2013", turbo: '2005000', base: '3744', maximum:'138 Mb', user: '704', package: 'F1760, F2397'},
            { name: 'Intel® Stratix® 10 SX 2500 FPGA', cores:"2013", turbo: '2422000', base: '5011', maximum:'208 Mb', user: '1160', package: 'F1760, F2397, F2912'},
            { name: 'Intel® Stratix® 10 SX 2800 FPGA', cores:"2013", turbo: '2753000', base: '5760', maximum:'244 Mb', user: '1160', package: 'F1760, F2397, F2912'},
            { name: 'Intel® Stratix® 10 MX 2100 FPGA', cores:"2017", turbo: '2073000', base: '3960', maximum:'239.5 Mb', user: '656', package: 'F2597, F2912'},
            { name: 'Intel® Stratix® 10 MX 1650 FPGA', cores:"2017", turbo: '1679000', base: '3326', maximum:'223.5 Mb', user: '656', package: 'F2597, F2912'},
            { name: 'Intel® Stratix® 10 GX 2110 FPGA', cores:"2013", turbo: '2073000', base: '3960', maximum:'145 Mb', user: '688', package: 'F1760'},
            { name: 'Intel® Stratix® 10 GX 1660 FPGA', cores:"2013", turbo: '1679000', base: '3326', maximum:'129 Mb', user: '688', package: 'F1760'},
            { name: 'Intel® Stratix® 10 GX 650 FPGA', cores:"2013", turbo: '612000', base: '1152', maximum:'52 Mb', user: '392', package: '	F1152'},
            { name: 'Intel® Stratix® 10 GX 400 FPGA', cores:"2013", turbo: '378000', base: '648', maximum:'32 Mb', user: '392', package: '	F1152'},
            { name: 'Intel® Stratix® 10 GX 850 FPGA', cores:"2013", turbo: '841000', base: '2016', maximum:'72 Mb', user: '688', package: 'F1760'},
            { name: 'Intel® Stratix® 10 GX 2100 FPGA', cores:"2013", turbo: '2005000', base: '3744', maximum:'138 Mb', user: '704', package: 'F1760, F2397'},
            { name: 'Intel® Stratix® 10 GX 1100 FPGA', cores:"2013", turbo: '1325000', base: '2592', maximum:'114 Mb', user: '688', package: 'F1760'},
            { name: 'Intel® Stratix® 10 GX 2500 FPGA', cores:"2013", turbo: '2422000', base: '5011', maximum:'208 Mb', user: '1160', package: 'F1760, F2397, F2912'},
            { name: 'Intel® Stratix® 10 GX 10M FPGA', cores:"2019", turbo: '10200000', base: '3456', maximum:'308 Mb', user: '2304', package: 'F4938'},
            { name: 'Intel® Stratix® 10 GX 2800 FPGA', cores:"2013", turbo: '2753000', base: '5760', maximum:'244 Mb', user: '1160', package: '	F1760, F2397, F2912'},
            { name: 'Intel® Stratix® 10 GX 1650 FPGA', cores:"2013", turbo: '1624000', base: '3145', maximum:'122 Mb', user: '704', package: 'F1760, F2397'},
        ];

        let currentSort = {
            column: '',
            ascending: true
        };

        function renderTable(data) {
            const tbody = document.querySelector('#productTable tbody');
            tbody.innerHTML = '';

            data.forEach(product => {
                const row = `<tr>
                    <td class="w-50" style="min-width: 18.75rem;"><input type="checkbox"><a href="#" class="v_item_product">${product.name}</a></td>
                    <td>${product.cores}</td>
                    <td>${product.turbo}</td>
                    <td>${product.base}</td>
                    <td>${product.maximum}</td>
                    <td>${product.user}</td>
                    <td>${product.package}</td>
                </tr>`;
                tbody.innerHTML += row;
            });
        }

        function sortTable(column) {
            let sortedData;
            if (currentSort.column === column) {
                currentSort.ascending = !currentSort.ascending;
            } else {
                currentSort.column = column;
                currentSort.ascending = true;
            }

            switch (column) {
                case 'Product Name':
                    sortedData = products.sort((a, b) => currentSort.ascending ? a.name.localeCompare(b.name) : b.name.localeCompare(a.name));
                    break;
                case 'Total Cores':
                    sortedData = products.sort((a, b) => currentSort.ascending ? a.cores - b.cores : b.cores - a.cores);
                    break;
                case 'Max Turbo Frequency':
                    sortedData = products.sort((a, b) => currentSort.ascending ? parseFloat(a.turbo) - parseFloat(b.turbo) : parseFloat(b.turbo) - parseFloat(a.turbo));
                    break;
                case 'Processor Base Frequency':
                    sortedData = products.sort((a, b) => currentSort.ascending ? parseFloat(a.base) - parseFloat(b.base) : parseFloat(b.base) - parseFloat(a.base));
                    break;
                case 'Maximum':
                    sortedData = products.sort((a, b) => currentSort.ascending ? parseFloat(a.cache) - parseFloat(b.cache) : parseFloat(b.cache) - parseFloat(a.cache));
                    break;
                case 'User':
                    sortedData = products.sort((a, b) => currentSort.ascending ? parseFloat(a.cache) - parseFloat(b.cache) : parseFloat(b.cache) - parseFloat(a.cache));
                    break;
                case 'Package':
                    sortedData = products.sort((a, b) => currentSort.ascending ? parseFloat(a.cache) - parseFloat(b.cache) : parseFloat(b.cache) - parseFloat(a.cache));
                    break;
            }

            renderTable(sortedData);
        }
        document.addEventListener('DOMContentLoaded', () => renderTable(products));
    </script>

    <!-- tabel chnage color  -->
    <script>
        let compareAllState = true; // Tracks whether it's "COMPARE ALL" or "COMPARE NONE"
    
        function toggleCompareAll() {
            const checkboxes = document.querySelectorAll('#productTable tbody input[type="checkbox"]');
            const rows = document.querySelectorAll('#productTable tbody tr');
            const compareLink = document.querySelector('.v_compare_all');
    
            if (compareAllState) {
                // "COMPARE ALL" functionality
                checkboxes.forEach((checkbox, index) => {
                    checkbox.checked = true; // Select all checkboxes
                    rows[index].classList.add('selected-row'); // Add class for background color
                });
                compareLink.textContent = 'COMPARE NONE'; // Update link text
            } else {
                // "COMPARE NONE" functionality
                checkboxes.forEach((checkbox, index) => {
                    checkbox.checked = false; // Deselect all checkboxes
                    rows[index].classList.remove('selected-row'); // Remove class for background color
                });
                compareLink.textContent = 'COMPARE ALL'; // Update link text
            }
    
            compareAllState = !compareAllState; // Toggle state
        }
    
        document.addEventListener('DOMContentLoaded', () => {
            const compareAllLink = document.querySelector('.v_compare_all');
            compareAllLink.addEventListener('click', (event) => {
                event.preventDefault(); // Prevent default link behavior
                toggleCompareAll(); // Call the toggle function
            });
    
            renderTable(products); // Render the table on page load
        });
    </script>

</html>