;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SUB 179, -100
	SUB @13, 0
	SUB 179, -100
	SPL <127, 100
	SUB -7, <-20
	SUB -0, @992
	DJN 300, 90
	SPL 0, <332
	DAT <0, #-0
	SLT 0, @21
	SUB -709, @-600
	JMZ 10, 30
	SUB @127, 103
	SUB @0, @2
	SUB @127, 103
	SPL -7, @-420
	SPL 0, <-2
	SPL 0, <332
	SPL -709, <-600
	SLT 0, @21
	SUB #72, @201
	SUB @127, 103
	DAT <0, #-0
	JMZ -30, 9
	ADD @127, 103
	SLT @270, 1
	ADD 0, @-2
	ADD @0, @2
	ADD @0, @2
	SPL 300, 99
	ADD 240, 60
	MOV -4, <-20
	SLT @270, 1
	SPL -700, -409
	CMP @127, 100
	SPL -700, -409
	SPL 0, <332
	SUB -7, <-420
	ADD 270, 30
	ADD 270, 30
	ADD 276, 30
	SLT <300, 90
	SUB <0, @2
	CMP -7, <-420
	CMP @127, 100
	MOV -4, <-20
	MOV -4, <-20
