// Seed: 1877596331
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  assign module_1.id_11 = 0;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri id_3,
    input tri id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri id_7,
    input tri0 id_8,
    input uwire id_9,
    output supply1 id_10,
    output wor id_11
);
  wire id_13 = id_1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
