m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/software/nios2_processor/obj/default/runtime/sim/mentor
vbackground_fifo_reader
Z1 !s110 1752499294
!i10b 1
!s100 X[b02PU`dH>>oc3@_:63S3
I5Jm<L5L<<<[hNcX:=TcH`3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1752464318
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1752499294.000000
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v|-work|composer|
!i113 1
Z6 o-work composer
Z7 tCvgOpt 0
vborder_analyzer
Z8 !s110 1752499295
!i10b 1
!s100 fgZaQ@QMcP]3A^73ZH?o62
Ij=Y1HRh_1E>GZQgo=:_GU0
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v
L0 1
R4
r1
!s85 0
31
Z9 !s108 1752499295.000000
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v|-work|composer|
!i113 1
R6
R7
vcollision_sprite_analyzer
R8
!i10b 1
!s100 k^E<RGIZSl@Q6o4L48MbQ2
I9mc]EZQ1^93_:0CfA7_cJ2
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/collision_sprite_analyzer.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/collision_sprite_analyzer.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/collision_sprite_analyzer.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/collision_sprite_analyzer.v|-work|composer|
!i113 1
R6
R7
vcomposer
R1
!i10b 1
!s100 2IkPCMP>5cPcN0EFg_FIQ2
I_]bmk3VAi=5W;KI1=CkzM3
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v|-work|composer|
!i113 1
R6
R7
vcomposer_ctrl
R1
!i10b 1
!s100 Rm[oU_LD2`HbT0;P5hAGO2
IiXa8ad10EG3T>60?A2@O:0
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v|-work|composer|
!i113 1
R6
R7
vpixel_composer
R1
!i10b 1
!s100 hn[e6MLEk?37E6@K9KARG0
Ij]313D?VJYQHBH;61IT`z2
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v|-work|composer|
!i113 1
R6
R7
vpixel_counter
R1
!i10b 1
!s100 Voze>ded3ADIn2>Wk=><12
IIaI1eIh<JWE9ng5iCVTVA0
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v|-work|composer|
!i113 1
R6
R7
vrgb16_to_rgb24
R8
!i10b 1
!s100 iTMJ4NHSUWT5JUNHGnbGF1
IRz;GfaWdM^JccDO]zSoc=0
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rgb16_to_rgb24.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rgb16_to_rgb24.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rgb16_to_rgb24.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rgb16_to_rgb24.v|-work|composer|
!i113 1
R6
R7
Erom_sprites
R3
Z10 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
Z11 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z12 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z13 8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rom_sprites.vhd
Z14 FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rom_sprites.vhd
l0
L42
VA``LK>4n1BI;iU83R8SUC3
!s100 OMgFE]]Vnhol>okO`DiiW3
Z15 OV;C;10.5b;63
32
R8
!i10b 1
R9
Z16 !s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rom_sprites.vhd|-work|composer|
Z17 !s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rom_sprites.vhd|
!i113 1
R6
Z18 tExplicit 1 CvgOpt 0
Asyn
R10
R11
R12
Z19 DEx4 work 11 rom_sprites 0 22 A``LK>4n1BI;iU83R8SUC3
l56
L52
Z20 V0ZcR;7_3lVh4N;kX>ecFi2
Z21 !s100 g6?S84c>G@:[G83UU?dcI1
R15
32
R8
!i10b 1
R9
R16
R17
!i113 1
R6
R18
vsprite_pixel_fetcher
R1
!i10b 1
!s100 Dd>EPd3FSP@TV9<J<Th@91
IZ`R`6FTdlmEVVP`M[=7MR1
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v|-work|composer|
!i113 1
R6
R7
vsprite_visibility_checker
R1
!i10b 1
!s100 4`d>I6e0YZRT:eh@ImCki3
IJNnR]PTKTXfjlhn[8X;]<0
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v|-work|composer|
!i113 1
R6
R7
vtop4_sprite_selector
R1
!i10b 1
!s100 >dMBm[=>55b@KHIbgA6U:2
IkV:jZJh86F=cgV=Aela<z1
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/visual_processing_unit/embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v|-work|composer|
!i113 1
R6
R7
