Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default
-toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '2101@xilinx-lic.ece.cmu.edu:/afs/ece.cmu.edu/usr/elliotr/.Xilinx' in
   /afs/ece.cmu.edu/usr/elliotr/.flexlmrc.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your license support version '2014.11' for XPS expires
   in 27 days after which you will not qualify for Xilinx software updates or
   new releases.


Parse
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 104 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 112 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 304 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 329 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 104 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 112 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 304 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 329 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd
   line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd
   line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd
   line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x50000000-0x50000fff) xillybus_0	axi4lite_0
  (0x50001000-0x50001fff) xillyvga_0	axi4lite_0
  (0x50002000-0x50002fff) xillybus_lite_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR:
   processing_system7_0_FCLK_RESET0_N - floating connection -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 215 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd
   line 148 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK0_BUF value to FALSE -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/processing_system7_v4_01_a/data/processing_system7_v2_1_0.mp
   d line 344 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/processing_system7_v4_01_a/data/processing_system7_v2_1_0.mp
   d line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/processing_system7_v4_01_a/data/processing_system7_v2_1_0.mp
   d line 347 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd
   line 148 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/EDK/hw/XilinxProce
   ssorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd
   line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:xillybus_lite INSTANCE:xillybus_lite_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 311 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: processing_system7_0, Overriding connection of
   PORT: S_AXI_ACP_ARCACHE, VALUE: 0b1111 - which is part of the connected
   BUSIF: S_AXI_ACP -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 112
WARNING:EDK:4059 - INSTANCE: processing_system7_0, Overriding connection of
   PORT: S_AXI_ACP_AWCACHE, VALUE: 0b1111 - which is part of the connected
   BUSIF: S_AXI_ACP -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 112
WARNING:EDK:4059 - INSTANCE: processing_system7_0, Overriding connection of
   PORT: S_AXI_ACP_ARUSER, VALUE: 0b11111 - which is part of the connected
   BUSIF: S_AXI_ACP -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 112
WARNING:EDK:4059 - INSTANCE: processing_system7_0, Overriding connection of
   PORT: S_AXI_ACP_AWUSER, VALUE: 0b11111 - which is part of the connected
   BUSIF: S_AXI_ACP -
   /afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/sys
   tem.mhs line 112
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 104 - Running XST synthesis
INSTANCE:processing_system7_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 112 - Running XST synthesis
INSTANCE:xillybus_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 224 - Running XST synthesis
INSTANCE:xillyvga_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 285 - Running XST synthesis
INSTANCE:axi_interconnect_1 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 304 - Running XST synthesis
INSTANCE:xillybus_lite_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 311 - Running XST synthesis
INSTANCE:axi_interconnect_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 329 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 104 - Running NGCBUILD
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 304 - Running NGCBUILD
IPNAME:system_xillybus_lite_0_wrapper INSTANCE:xillybus_lite_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 311 - Running NGCBUILD
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
/afs/ece.cmu.edu/usr/elliotr/Documents/xillinux-eval-zedboard-1.3a/system/system
.mhs line 329 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 114.00 seconds
