Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne11.ecn.purdue.edu, pid 6489
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/mesh_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/mesh_noci.map --flat_vn_map_file configs/topologies/vn_maps/mesh_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/mesh_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 64 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 4GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6d8668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6e06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6e86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6f26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6fb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6846d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f68d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6966d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6a06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6a86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6b26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6ba6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6446d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f64c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6566d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f65e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6686d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6716d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6796d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6036d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f60b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6156d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f61e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6286d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f6316d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f63a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5c36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5cb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5d66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5de6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5e86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5f06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5fa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5826d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f58b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5946d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f59e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5a76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5b06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5ba6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5436d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f54d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5556d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f55e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5676d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5796d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5026d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f50b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5136d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f51d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5266d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5306d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5396d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4c26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4cb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4d46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4dd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4e66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4ee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4f76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f5006d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4896d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f645f4926d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f49d3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f49de10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4a3898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4ae320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4aed68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4b57f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4c0278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4c0cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f446748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4531d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f453c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4596a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f463128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f463b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4695f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f475080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f475ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f47e550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f47ef98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f409a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f4104a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f410ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f417978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f423400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f423e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f42a8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f434358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f434da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f43b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3c62b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3c6cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3cf780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3da208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3dac50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3e06d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3eb160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3ebba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3f3630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3fd0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3fdb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f386588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f386fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f391a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3994e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f399f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f39f9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3aa438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3aae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3b1908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3bb390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3bbdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f344860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f34d2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f34dd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3537b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f360240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f360c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f369710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f64604200b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6460420b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f3785f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f381080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f381ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f645f30b550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f30be80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f3120f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f312320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f312550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f312780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f3129b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f312be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f312e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f31f080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f31f2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f31f4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f31f710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f31f940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f31fb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f31fda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f645f31ffd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f645f2d1ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f645f2da550>]
others(0)=[]
ingesting configs/topologies/nr_list/mesh_noci_naive.nrl
ingesting configs/topologies/vn_maps/mesh_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/mesh_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51475978308000 because a thread reached the max instruction count
