

================================================================
== Vitis HLS Report for 'nondf_kernel_2mm_x1'
================================================================
* Date:           Fri Sep 16 02:40:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.400 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   468228|   468228|  1.561 ms|  1.561 ms|  468228|  468228|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_2mm_x1_loop_1     |     2112|     2112|        66|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_2    |       64|       64|         2|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x1_loop_3     |   297024|   297024|      9282|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_4    |     9280|     9280|       290|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x1_loop_5  |      288|      288|         9|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x1_loop_6     |   166976|   166976|      5218|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_7    |     5216|     5216|       163|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x1_loop_8  |      160|      160|         5|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x1_loop_9     |     2112|     2112|        66|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_10   |       64|       64|         2|          -|          -|    32|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      405|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|      580|      130|     -|
|Memory               |       38|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      346|     -|
|Register             |        -|      -|     2434|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       38|      0|     3014|      881|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+----+-----+-----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+-------------------------+---------+----+-----+-----+-----+
    |add_512ns_512ns_512_2_1_U997  |add_512ns_512ns_512_2_1  |        0|   0|  580|  130|    0|
    +------------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                         |                         |        0|   0|  580|  130|    0|
    +------------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U         |nondf_kernel_2mm_x0_A_V    |       15|  0|   0|    0|  1024|  512|     1|       524288|
    |B_V_U         |nondf_kernel_2mm_x0_A_V    |       15|  0|   0|    0|  1024|  512|     1|       524288|
    |tmp_V_U       |nondf_kernel_2mm_x0_tmp_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_V_U         |nondf_kernel_2mm_x0_tmp_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |D_input_V_U   |nondf_kernel_2mm_x0_tmp_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |D_output_V_U  |nondf_kernel_2mm_x0_tmp_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                           |       38|  0|   0|    0|  6144| 1152|     6|      1179648|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_628_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln105_fu_652_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln106_fu_662_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln215_1_fu_468_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln215_2_fu_490_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln215_3_fu_581_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln215_4_fu_603_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln215_fu_554_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln76_fu_346_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln77_fu_370_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln78_fu_380_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln87_fu_408_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln88_fu_432_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln90_fu_442_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln91_fu_458_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln94_fu_520_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln95_fu_544_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln98_fu_571_p2     |         +|   0|  0|  13|           6|           1|
    |sum_2_fu_623_p2        |         +|   0|  0|  39|          32|          32|
    |icmp_ln104_fu_646_p2   |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln105_fu_672_p2   |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln76_fu_364_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln77_fu_395_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln87_fu_426_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln88_fu_452_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln91_fu_500_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln94_fu_538_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln95_fu_565_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln98_fu_613_p2    |      icmp|   0|  0|  10|           6|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 405|         232|         192|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |A_V_address0         |   14|          3|   10|         30|
    |B_V_address0         |   14|          3|   10|         30|
    |C_V_address0         |   14|          3|   10|         30|
    |D_input_V_address0   |   14|          3|   10|         30|
    |D_output_V_address0  |   14|          3|   10|         30|
    |ap_NS_fsm            |  134|         27|    1|         27|
    |conv3_i20_reg_268    |    9|          2|  512|       1024|
    |i_1_reg_235          |    9|          2|    6|         12|
    |i_2_reg_280          |    9|          2|    6|         12|
    |i_3_reg_324          |    9|          2|    6|         12|
    |i_reg_213            |    9|          2|    6|         12|
    |j_1_reg_246          |    9|          2|    6|         12|
    |j_2_reg_291          |    9|          2|    6|         12|
    |j_3_reg_335          |    9|          2|    6|         12|
    |j_reg_224            |    9|          2|    6|         12|
    |k_1_reg_302          |    9|          2|    6|         12|
    |k_reg_257            |    9|          2|    6|         12|
    |sum_1_reg_313        |    9|          2|   32|         64|
    |tmp_V_address0       |   20|          4|   10|         40|
    |tmp_V_d0             |   14|          3|   32|         96|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  346|         73|  697|       1521|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |A_V_addr_reg_701           |   10|   0|   10|          0|
    |A_V_load_reg_779           |  512|   0|  512|          0|
    |B_V_addr_reg_706           |   10|   0|   10|          0|
    |B_V_load_reg_784           |  512|   0|  512|          0|
    |C_V_addr_reg_711           |   10|   0|   10|          0|
    |C_V_load_reg_864           |   32|   0|   32|          0|
    |D_input_V_addr_reg_716     |   10|   0|   10|          0|
    |D_output_V_addr_1_reg_828  |   10|   0|   10|          0|
    |add_ln104_reg_879          |    6|   0|    6|          0|
    |add_ln105_reg_892          |    6|   0|    6|          0|
    |add_ln76_reg_678           |    6|   0|    6|          0|
    |add_ln77_reg_691           |    6|   0|    6|          0|
    |add_ln87_reg_729           |    6|   0|    6|          0|
    |add_ln88_reg_743           |    6|   0|    6|          0|
    |add_ln91_reg_761           |    6|   0|    6|          0|
    |add_ln94_reg_799           |    6|   0|    6|          0|
    |add_ln95_reg_813           |    6|   0|    6|          0|
    |add_ln98_reg_841           |    6|   0|    6|          0|
    |ap_CS_fsm                  |   26|   0|   26|          0|
    |conv3_i20_reg_268          |  512|   0|  512|          0|
    |i_1_reg_235                |    6|   0|    6|          0|
    |i_2_reg_280                |    6|   0|    6|          0|
    |i_3_reg_324                |    6|   0|    6|          0|
    |i_reg_213                  |    6|   0|    6|          0|
    |j_1_reg_246                |    6|   0|    6|          0|
    |j_2_reg_291                |    6|   0|    6|          0|
    |j_3_reg_335                |    6|   0|    6|          0|
    |j_reg_224                  |    6|   0|    6|          0|
    |k_1_reg_302                |    6|   0|    6|          0|
    |k_reg_257                  |    6|   0|    6|          0|
    |mul_ln691_reg_789          |  512|   0|  512|          0|
    |mul_ln99_reg_869           |   32|   0|   32|          0|
    |sum_1_reg_313              |   32|   0|   32|          0|
    |tmp_3_cast_reg_734         |    5|   0|   10|          5|
    |tmp_4_cast_reg_804         |    5|   0|   10|          5|
    |tmp_5_cast_reg_884         |    5|   0|   10|          5|
    |tmp_V_addr_1_reg_753       |   10|   0|   10|          0|
    |tmp_V_addr_reg_696         |   10|   0|   10|          0|
    |tmp_V_load_reg_859         |   32|   0|   32|          0|
    |tmp_cast_reg_683           |    5|   0|   10|          5|
    |zext_ln106_1_reg_897       |   10|   0|   64|         54|
    |zext_ln215_reg_818         |    6|   0|   10|          4|
    |zext_ln90_reg_748          |    6|   0|   10|          4|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 2434|   0| 2516|         82|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|grp_fu_142_p_din0   |  out|  512|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|grp_fu_142_p_din1   |  out|  512|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|grp_fu_142_p_dout0  |   in|  512|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|grp_fu_142_p_ce     |  out|    1|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|grp_fu_146_p_din0   |  out|   32|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|grp_fu_146_p_din1   |  out|   32|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|grp_fu_146_p_dout0  |   in|   32|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|grp_fu_146_p_ce     |  out|    1|  ap_ctrl_hs|  nondf_kernel_2mm_x1|  return value|
|xout_address0       |  out|   10|   ap_memory|                 xout|         array|
|xout_ce0            |  out|    1|   ap_memory|                 xout|         array|
|xout_q0             |   in|  512|   ap_memory|                 xout|         array|
|xin_address0        |  out|   10|   ap_memory|                  xin|         array|
|xin_ce0             |  out|    1|   ap_memory|                  xin|         array|
|xin_we0             |  out|    1|   ap_memory|                  xin|         array|
|xin_d0              |  out|   32|   ap_memory|                  xin|         array|
+--------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 16 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 7 
16 --> 17 24 
17 --> 18 16 
18 --> 19 
19 --> 20 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 19 
24 --> 25 
25 --> 26 24 
26 --> 25 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 27 [1/1] (1.20ns)   --->   "%tmp_V = alloca i64 1" [./dut.cpp:69]   --->   Operation 27 'alloca' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (1.20ns)   --->   "%A_V = alloca i64 1" [./dut.cpp:70]   --->   Operation 28 'alloca' 'A_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_1 : Operation 29 [1/1] (1.20ns)   --->   "%B_V = alloca i64 1" [./dut.cpp:71]   --->   Operation 29 'alloca' 'B_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_1 : Operation 30 [1/1] (1.20ns)   --->   "%C_V = alloca i64 1" [./dut.cpp:72]   --->   Operation 30 'alloca' 'C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (1.20ns)   --->   "%D_input_V = alloca i64 1" [./dut.cpp:73]   --->   Operation 31 'alloca' 'D_input_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (1.20ns)   --->   "%D_output_V = alloca i64 1" [./dut.cpp:74]   --->   Operation 32 'alloca' 'D_output_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln76 = br void" [./dut.cpp:76]   --->   Operation 33 'br' 'br_ln76' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln76, void, i6 0, void" [./dut.cpp:76]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln76 = add i6 %i, i6 1" [./dut.cpp:76]   --->   Operation 35 'add' 'add_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i6 %i" [./dut.cpp:78]   --->   Operation 36 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln78, i5 0" [./dut.cpp:76]   --->   Operation 37 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln76 = icmp_eq  i6 %i, i6 32" [./dut.cpp:76]   --->   Operation 38 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split18, void %.preheader1.preheader" [./dut.cpp:76]   --->   Operation 40 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_760" [./dut.cpp:76]   --->   Operation 41 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln77 = br void" [./dut.cpp:77]   --->   Operation 42 'br' 'br_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln90 = br void %.preheader1" [./dut.cpp:90]   --->   Operation 43 'br' 'br_ln90' <Predicate = (icmp_ln76)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln77, void %.split16, i6 0, void %.split18" [./dut.cpp:77]   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln77 = add i6 %j, i6 1" [./dut.cpp:77]   --->   Operation 45 'add' 'add_ln77' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %j" [./dut.cpp:78]   --->   Operation 46 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.72ns)   --->   "%add_ln78 = add i10 %tmp_cast, i10 %zext_ln78" [./dut.cpp:78]   --->   Operation 47 'add' 'add_ln78' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i10 %add_ln78" [./dut.cpp:78]   --->   Operation 48 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_V_addr = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:78]   --->   Operation 49 'getelementptr' 'tmp_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:79]   --->   Operation 50 'getelementptr' 'A_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:80]   --->   Operation 51 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i32 %C_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:81]   --->   Operation 52 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%D_input_V_addr = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:82]   --->   Operation 53 'getelementptr' 'D_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln77 = icmp_eq  i6 %j, i6 32" [./dut.cpp:77]   --->   Operation 54 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split16, void" [./dut.cpp:77]   --->   Operation 56 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln78_1" [./dut.cpp:78]   --->   Operation 57 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:78]   --->   Operation 58 'load' 'xout_load' <Predicate = (!icmp_ln77)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_924" [./dut.cpp:77]   --->   Operation 60 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:78]   --->   Operation 61 'load' 'xout_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty = trunc i512 %xout_load" [./dut.cpp:78]   --->   Operation 62 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.20ns)   --->   "%store_ln78 = store i32 %empty, i10 %tmp_V_addr" [./dut.cpp:78]   --->   Operation 63 'store' 'store_ln78' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 64 [1/1] (1.20ns)   --->   "%store_ln79 = store i512 %xout_load, i10 %A_V_addr" [./dut.cpp:79]   --->   Operation 64 'store' 'store_ln79' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln80 = store i512 %xout_load, i10 %B_V_addr" [./dut.cpp:80]   --->   Operation 65 'store' 'store_ln80' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 66 [1/1] (1.20ns)   --->   "%store_ln81 = store i32 %empty, i10 %C_V_addr" [./dut.cpp:81]   --->   Operation 66 'store' 'store_ln81' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 67 [1/1] (1.20ns)   --->   "%store_ln82 = store i32 %empty, i10 %D_input_V_addr" [./dut.cpp:82]   --->   Operation 67 'store' 'store_ln82' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.70>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln87, void, i6 0, void %.preheader1.preheader" [./dut.cpp:87]   --->   Operation 69 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln87 = add i6 %i_1, i6 1" [./dut.cpp:87]   --->   Operation 70 'add' 'add_ln87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i6 %i_1" [./dut.cpp:90]   --->   Operation 71 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln90, i5 0" [./dut.cpp:87]   --->   Operation 72 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.61ns)   --->   "%icmp_ln87 = icmp_eq  i6 %i_1, i6 32" [./dut.cpp:87]   --->   Operation 73 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split14, void %.preheader23.preheader" [./dut.cpp:87]   --->   Operation 75 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_707" [./dut.cpp:67]   --->   Operation 76 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln88 = br void" [./dut.cpp:88]   --->   Operation 77 'br' 'br_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.38>
ST_5 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader23"   --->   Operation 78 'br' 'br_ln215' <Predicate = (icmp_ln87)> <Delay = 0.38>

State 6 <SV = 3> <Delay = 0.72>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln88, void, i6 0, void %.split14" [./dut.cpp:88]   --->   Operation 79 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln88 = add i6 %j_1, i6 1" [./dut.cpp:88]   --->   Operation 80 'add' 'add_ln88' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %j_1" [./dut.cpp:90]   --->   Operation 81 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.72ns)   --->   "%add_ln90 = add i10 %tmp_3_cast, i10 %zext_ln90" [./dut.cpp:90]   --->   Operation 82 'add' 'add_ln90' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i10 %add_ln90" [./dut.cpp:90]   --->   Operation 83 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_V_addr_1 = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln90_1" [./dut.cpp:90]   --->   Operation 84 'getelementptr' 'tmp_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.61ns)   --->   "%icmp_ln88 = icmp_eq  i6 %j_1, i6 32" [./dut.cpp:88]   --->   Operation 85 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split12, void" [./dut.cpp:88]   --->   Operation 87 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_282"   --->   Operation 88 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln91 = br void" [./dut.cpp:91]   --->   Operation 89 'br' 'br_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.38>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.92>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln91, void %.split10, i6 0, void %.split12" [./dut.cpp:91]   --->   Operation 91 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%conv3_i20 = phi i512 %add_ln691, void %.split10, i512 0, void %.split12"   --->   Operation 92 'phi' 'conv3_i20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln91 = add i6 %k, i6 1" [./dut.cpp:91]   --->   Operation 93 'add' 'add_ln91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i6 %k"   --->   Operation 94 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.72ns)   --->   "%add_ln215_1 = add i10 %tmp_3_cast, i10 %zext_ln215_2"   --->   Operation 95 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i10 %add_ln215_1"   --->   Operation 96 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%A_V_addr_1 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_3"   --->   Operation 97 'getelementptr' 'A_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i6 %k"   --->   Operation 98 'trunc' 'trunc_ln215_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_1, i5 0"   --->   Operation 99 'bitconcatenate' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.72ns)   --->   "%add_ln215_2 = add i10 %tmp_6_cast, i10 %zext_ln90"   --->   Operation 100 'add' 'add_ln215_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i10 %add_ln215_2"   --->   Operation 101 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_4"   --->   Operation 102 'getelementptr' 'B_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.61ns)   --->   "%icmp_ln91 = icmp_eq  i6 %k, i6 32" [./dut.cpp:91]   --->   Operation 103 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split10, void" [./dut.cpp:91]   --->   Operation 105 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (1.20ns)   --->   "%A_V_load = load i10 %A_V_addr_1"   --->   Operation 106 'load' 'A_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_7 : Operation 107 [2/2] (1.20ns)   --->   "%B_V_load = load i10 %B_V_addr_1"   --->   Operation 107 'load' 'B_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i512 %conv3_i20" [./dut.cpp:91]   --->   Operation 108 'trunc' 'trunc_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.20ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i10 %tmp_V_addr_1"   --->   Operation 109 'store' 'store_ln691' <Predicate = (icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.20>
ST_8 : Operation 111 [1/2] (1.20ns)   --->   "%A_V_load = load i10 %A_V_addr_1"   --->   Operation 111 'load' 'A_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_8 : Operation 112 [1/2] (1.20ns)   --->   "%B_V_load = load i10 %B_V_addr_1"   --->   Operation 112 'load' 'B_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>

State 9 <SV = 6> <Delay = 2.15>
ST_9 : Operation 113 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 113 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 2.15>
ST_10 : Operation 114 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 114 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.15>
ST_11 : Operation 115 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 115 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 2.15>
ST_12 : Operation 116 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 116 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.15>
ST_13 : Operation 117 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 117 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 1.16>
ST_14 : Operation 118 [2/2] (1.16ns)   --->   "%add_ln691 = add i512 %mul_ln691, i512 %conv3_i20"   --->   Operation 118 'add' 'add_ln691' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 1.16>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_186" [./dut.cpp:67]   --->   Operation 119 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/2] (1.16ns)   --->   "%add_ln691 = add i512 %mul_ln691, i512 %conv3_i20"   --->   Operation 120 'add' 'add_ln691' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 121 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 0.70>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln94, void, i6 0, void %.preheader23.preheader" [./dut.cpp:94]   --->   Operation 122 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.70ns)   --->   "%add_ln94 = add i6 %i_2, i6 1" [./dut.cpp:94]   --->   Operation 123 'add' 'add_ln94' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i6 %i_2"   --->   Operation 124 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215, i5 0" [./dut.cpp:94]   --->   Operation 125 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.61ns)   --->   "%icmp_ln94 = icmp_eq  i6 %i_2, i6 32" [./dut.cpp:94]   --->   Operation 126 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split8, void %.preheader.preheader" [./dut.cpp:94]   --->   Operation 128 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_185" [./dut.cpp:67]   --->   Operation 129 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln95 = br void" [./dut.cpp:95]   --->   Operation 130 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.38>
ST_16 : Operation 131 [1/1] (0.38ns)   --->   "%br_ln106 = br void %.preheader" [./dut.cpp:106]   --->   Operation 131 'br' 'br_ln106' <Predicate = (icmp_ln94)> <Delay = 0.38>

State 17 <SV = 4> <Delay = 1.92>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln95, void, i6 0, void %.split8" [./dut.cpp:95]   --->   Operation 132 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.70ns)   --->   "%add_ln95 = add i6 %j_2, i6 1" [./dut.cpp:95]   --->   Operation 133 'add' 'add_ln95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_2"   --->   Operation 134 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.72ns)   --->   "%add_ln215 = add i10 %tmp_4_cast, i10 %zext_ln215"   --->   Operation 135 'add' 'add_ln215' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i10 %add_ln215"   --->   Operation 136 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%D_input_V_addr_1 = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln215_1"   --->   Operation 137 'getelementptr' 'D_input_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%D_output_V_addr_1 = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln215_1" [./dut.cpp:100]   --->   Operation 138 'getelementptr' 'D_output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.61ns)   --->   "%icmp_ln95 = icmp_eq  i6 %j_2, i6 32" [./dut.cpp:95]   --->   Operation 139 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split6, void" [./dut.cpp:95]   --->   Operation 141 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [2/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_1" [./dut.cpp:97]   --->   Operation 142 'load' 'sum' <Predicate = (!icmp_ln95)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader23"   --->   Operation 143 'br' 'br_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 1.20>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_175" [./dut.cpp:67]   --->   Operation 144 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_1" [./dut.cpp:97]   --->   Operation 145 'load' 'sum' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 146 [1/1] (0.38ns)   --->   "%br_ln98 = br void" [./dut.cpp:98]   --->   Operation 146 'br' 'br_ln98' <Predicate = true> <Delay = 0.38>

State 19 <SV = 6> <Delay = 1.92>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%k_1 = phi i6 %add_ln98, void %.split4, i6 0, void %.split6" [./dut.cpp:98]   --->   Operation 147 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 %sum_2, void %.split4, i32 %sum, void %.split6"   --->   Operation 148 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.70ns)   --->   "%add_ln98 = add i6 %k_1, i6 1" [./dut.cpp:98]   --->   Operation 149 'add' 'add_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i6 %k_1"   --->   Operation 150 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.72ns)   --->   "%add_ln215_3 = add i10 %tmp_4_cast, i10 %zext_ln215_5"   --->   Operation 151 'add' 'add_ln215_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i10 %add_ln215_3"   --->   Operation 152 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_V_addr_2 = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln215_6"   --->   Operation 153 'getelementptr' 'tmp_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i6 %k_1"   --->   Operation 154 'trunc' 'trunc_ln215_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_2, i5 0"   --->   Operation 155 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.72ns)   --->   "%add_ln215_4 = add i10 %tmp_9_cast, i10 %zext_ln215"   --->   Operation 156 'add' 'add_ln215_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i10 %add_ln215_4"   --->   Operation 157 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%C_V_addr_1 = getelementptr i32 %C_V, i64 0, i64 %zext_ln215_7"   --->   Operation 158 'getelementptr' 'C_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.61ns)   --->   "%icmp_ln98 = icmp_eq  i6 %k_1, i6 32" [./dut.cpp:98]   --->   Operation 159 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %.split4, void" [./dut.cpp:98]   --->   Operation 161 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [2/2] (1.20ns)   --->   "%tmp_V_load = load i10 %tmp_V_addr_2" [./dut.cpp:99]   --->   Operation 162 'load' 'tmp_V_load' <Predicate = (!icmp_ln98)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 163 [2/2] (1.20ns)   --->   "%C_V_load = load i10 %C_V_addr_1" [./dut.cpp:99]   --->   Operation 163 'load' 'C_V_load' <Predicate = (!icmp_ln98)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 164 [1/1] (1.20ns)   --->   "%store_ln100 = store i32 %sum_1, i10 %D_output_V_addr_1" [./dut.cpp:100]   --->   Operation 164 'store' 'store_ln100' <Predicate = (icmp_ln98)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.20>
ST_20 : Operation 166 [1/2] (1.20ns)   --->   "%tmp_V_load = load i10 %tmp_V_addr_2" [./dut.cpp:99]   --->   Operation 166 'load' 'tmp_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 167 [1/2] (1.20ns)   --->   "%C_V_load = load i10 %C_V_addr_1" [./dut.cpp:99]   --->   Operation 167 'load' 'C_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 8> <Delay = 2.29>
ST_21 : Operation 168 [2/2] (2.29ns)   --->   "%mul_ln99 = mul i32 %C_V_load, i32 %tmp_V_load" [./dut.cpp:99]   --->   Operation 168 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 2.29>
ST_22 : Operation 169 [1/2] (2.29ns)   --->   "%mul_ln99 = mul i32 %C_V_load, i32 %tmp_V_load" [./dut.cpp:99]   --->   Operation 169 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 0.88>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_149" [./dut.cpp:97]   --->   Operation 170 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.88ns)   --->   "%sum_2 = add i32 %mul_ln99, i32 %sum_1" [./dut.cpp:99]   --->   Operation 171 'add' 'sum_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 4> <Delay = 0.70>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln104, void, i6 0, void %.preheader.preheader" [./dut.cpp:104]   --->   Operation 173 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.70ns)   --->   "%add_ln104 = add i6 %i_3, i6 1" [./dut.cpp:104]   --->   Operation 174 'add' 'add_ln104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i6 %i_3" [./dut.cpp:106]   --->   Operation 175 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln106, i5 0" [./dut.cpp:104]   --->   Operation 176 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.61ns)   --->   "%icmp_ln104 = icmp_eq  i6 %i_3, i6 32" [./dut.cpp:104]   --->   Operation 177 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split2, void" [./dut.cpp:104]   --->   Operation 179 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_823" [./dut.cpp:104]   --->   Operation 180 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.38ns)   --->   "%br_ln105 = br void" [./dut.cpp:105]   --->   Operation 181 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.38>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [./dut.cpp:109]   --->   Operation 182 'ret' 'ret_ln109' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 1.92>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln105, void %.split, i6 0, void %.split2" [./dut.cpp:105]   --->   Operation 183 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln105 = add i6 %j_3, i6 1" [./dut.cpp:105]   --->   Operation 184 'add' 'add_ln105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i6 %j_3" [./dut.cpp:106]   --->   Operation 185 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.72ns)   --->   "%add_ln106 = add i10 %tmp_5_cast, i10 %zext_ln106" [./dut.cpp:106]   --->   Operation 186 'add' 'add_ln106' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i10 %add_ln106" [./dut.cpp:106]   --->   Operation 187 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%D_output_V_addr = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln106_1" [./dut.cpp:106]   --->   Operation 188 'getelementptr' 'D_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.61ns)   --->   "%icmp_ln105 = icmp_eq  i6 %j_3, i6 32" [./dut.cpp:105]   --->   Operation 189 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 190 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split, void" [./dut.cpp:105]   --->   Operation 191 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [2/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:106]   --->   Operation 192 'load' 'D_output_V_load' <Predicate = (!icmp_ln105)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 193 'br' 'br_ln0' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 2.40>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_181" [./dut.cpp:105]   --->   Operation 194 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i32 %xin, i64 0, i64 %zext_ln106_1" [./dut.cpp:106]   --->   Operation 195 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:106]   --->   Operation 196 'load' 'D_output_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 197 [1/1] (1.20ns)   --->   "%store_ln106 = store i32 %D_output_V_load, i10 %xin_addr" [./dut.cpp:106]   --->   Operation 197 'store' 'store_ln106' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 198 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xin]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V                 (alloca           ) [ 001111111111111111111111000]
A_V                   (alloca           ) [ 001111111111111100000000000]
B_V                   (alloca           ) [ 001111111111111100000000000]
C_V                   (alloca           ) [ 001111111111111111111111000]
D_input_V             (alloca           ) [ 001111111111111111111111000]
D_output_V            (alloca           ) [ 001111111111111111111111111]
br_ln76               (br               ) [ 011110000000000000000000000]
i                     (phi              ) [ 001000000000000000000000000]
add_ln76              (add              ) [ 011110000000000000000000000]
trunc_ln78            (trunc            ) [ 000000000000000000000000000]
tmp_cast              (bitconcatenate   ) [ 000110000000000000000000000]
icmp_ln76             (icmp             ) [ 001110000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln76               (br               ) [ 000000000000000000000000000]
specloopname_ln76     (specloopname     ) [ 000000000000000000000000000]
br_ln77               (br               ) [ 001110000000000000000000000]
br_ln90               (br               ) [ 001111111111111100000000000]
j                     (phi              ) [ 000100000000000000000000000]
add_ln77              (add              ) [ 001110000000000000000000000]
zext_ln78             (zext             ) [ 000000000000000000000000000]
add_ln78              (add              ) [ 000000000000000000000000000]
zext_ln78_1           (zext             ) [ 000000000000000000000000000]
tmp_V_addr            (getelementptr    ) [ 000010000000000000000000000]
A_V_addr              (getelementptr    ) [ 000010000000000000000000000]
B_V_addr              (getelementptr    ) [ 000010000000000000000000000]
C_V_addr              (getelementptr    ) [ 000010000000000000000000000]
D_input_V_addr        (getelementptr    ) [ 000010000000000000000000000]
icmp_ln77             (icmp             ) [ 001110000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln77               (br               ) [ 000000000000000000000000000]
xout_addr             (getelementptr    ) [ 000010000000000000000000000]
br_ln0                (br               ) [ 011110000000000000000000000]
specloopname_ln77     (specloopname     ) [ 000000000000000000000000000]
xout_load             (load             ) [ 000000000000000000000000000]
empty                 (trunc            ) [ 000000000000000000000000000]
store_ln78            (store            ) [ 000000000000000000000000000]
store_ln79            (store            ) [ 000000000000000000000000000]
store_ln80            (store            ) [ 000000000000000000000000000]
store_ln81            (store            ) [ 000000000000000000000000000]
store_ln82            (store            ) [ 000000000000000000000000000]
br_ln0                (br               ) [ 001110000000000000000000000]
i_1                   (phi              ) [ 000001000000000000000000000]
add_ln87              (add              ) [ 001001111111111100000000000]
trunc_ln90            (trunc            ) [ 000000000000000000000000000]
tmp_3_cast            (bitconcatenate   ) [ 000000111111111100000000000]
icmp_ln87             (icmp             ) [ 000001111111111100000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln87               (br               ) [ 000000000000000000000000000]
specloopname_ln67     (specloopname     ) [ 000000000000000000000000000]
br_ln88               (br               ) [ 000001111111111100000000000]
br_ln215              (br               ) [ 000001111111111111111111000]
j_1                   (phi              ) [ 000000100000000000000000000]
add_ln88              (add              ) [ 000001111111111100000000000]
zext_ln90             (zext             ) [ 000000011111111100000000000]
add_ln90              (add              ) [ 000000000000000000000000000]
zext_ln90_1           (zext             ) [ 000000000000000000000000000]
tmp_V_addr_1          (getelementptr    ) [ 000000011111111100000000000]
icmp_ln88             (icmp             ) [ 000001111111111100000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln88               (br               ) [ 000000000000000000000000000]
specloopname_ln301    (specloopname     ) [ 000000000000000000000000000]
br_ln91               (br               ) [ 000001111111111100000000000]
br_ln0                (br               ) [ 001001111111111100000000000]
k                     (phi              ) [ 000000010000000000000000000]
conv3_i20             (phi              ) [ 000000011111111100000000000]
add_ln91              (add              ) [ 000001111111111100000000000]
zext_ln215_2          (zext             ) [ 000000000000000000000000000]
add_ln215_1           (add              ) [ 000000000000000000000000000]
zext_ln215_3          (zext             ) [ 000000000000000000000000000]
A_V_addr_1            (getelementptr    ) [ 000000001000000000000000000]
trunc_ln215_1         (trunc            ) [ 000000000000000000000000000]
tmp_6_cast            (bitconcatenate   ) [ 000000000000000000000000000]
add_ln215_2           (add              ) [ 000000000000000000000000000]
zext_ln215_4          (zext             ) [ 000000000000000000000000000]
B_V_addr_1            (getelementptr    ) [ 000000001000000000000000000]
icmp_ln91             (icmp             ) [ 000001111111111100000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln91               (br               ) [ 000000000000000000000000000]
trunc_ln91            (trunc            ) [ 000000000000000000000000000]
store_ln691           (store            ) [ 000000000000000000000000000]
br_ln0                (br               ) [ 000001111111111100000000000]
A_V_load              (load             ) [ 000000000111110000000000000]
B_V_load              (load             ) [ 000000000111110000000000000]
mul_ln691             (mul              ) [ 000000000000001100000000000]
specloopname_ln67     (specloopname     ) [ 000000000000000000000000000]
add_ln691             (add              ) [ 000001111111111100000000000]
br_ln0                (br               ) [ 000001111111111100000000000]
i_2                   (phi              ) [ 000000000000000010000000000]
add_ln94              (add              ) [ 000001000000000011111111000]
trunc_ln215           (trunc            ) [ 000000000000000000000000000]
tmp_4_cast            (bitconcatenate   ) [ 000000000000000001111111000]
icmp_ln94             (icmp             ) [ 000000000000000011111111000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln94               (br               ) [ 000000000000000000000000000]
specloopname_ln67     (specloopname     ) [ 000000000000000000000000000]
br_ln95               (br               ) [ 000000000000000011111111000]
br_ln106              (br               ) [ 000000000000000011111111111]
j_2                   (phi              ) [ 000000000000000001000000000]
add_ln95              (add              ) [ 000000000000000011111111000]
zext_ln215            (zext             ) [ 000000000000000000111111000]
add_ln215             (add              ) [ 000000000000000000000000000]
zext_ln215_1          (zext             ) [ 000000000000000000000000000]
D_input_V_addr_1      (getelementptr    ) [ 000000000000000000100000000]
D_output_V_addr_1     (getelementptr    ) [ 000000000000000000111111000]
icmp_ln95             (icmp             ) [ 000000000000000011111111000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln95               (br               ) [ 000000000000000000000000000]
br_ln0                (br               ) [ 000001000000000011111111000]
specloopname_ln67     (specloopname     ) [ 000000000000000000000000000]
sum                   (load             ) [ 000000000000000011111111000]
br_ln98               (br               ) [ 000000000000000011111111000]
k_1                   (phi              ) [ 000000000000000000010000000]
sum_1                 (phi              ) [ 000000000000000000011111000]
add_ln98              (add              ) [ 000000000000000011111111000]
zext_ln215_5          (zext             ) [ 000000000000000000000000000]
add_ln215_3           (add              ) [ 000000000000000000000000000]
zext_ln215_6          (zext             ) [ 000000000000000000000000000]
tmp_V_addr_2          (getelementptr    ) [ 000000000000000000001000000]
trunc_ln215_2         (trunc            ) [ 000000000000000000000000000]
tmp_9_cast            (bitconcatenate   ) [ 000000000000000000000000000]
add_ln215_4           (add              ) [ 000000000000000000000000000]
zext_ln215_7          (zext             ) [ 000000000000000000000000000]
C_V_addr_1            (getelementptr    ) [ 000000000000000000001000000]
icmp_ln98             (icmp             ) [ 000000000000000011111111000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln98               (br               ) [ 000000000000000000000000000]
store_ln100           (store            ) [ 000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000011111111000]
tmp_V_load            (load             ) [ 000000000000000000000110000]
C_V_load              (load             ) [ 000000000000000000000110000]
mul_ln99              (mul              ) [ 000000000000000000000001000]
specloopname_ln97     (specloopname     ) [ 000000000000000000000000000]
sum_2                 (add              ) [ 000000000000000011111111000]
br_ln0                (br               ) [ 000000000000000011111111000]
i_3                   (phi              ) [ 000000000000000000000000100]
add_ln104             (add              ) [ 000000000000000010000000111]
trunc_ln106           (trunc            ) [ 000000000000000000000000000]
tmp_5_cast            (bitconcatenate   ) [ 000000000000000000000000011]
icmp_ln104            (icmp             ) [ 000000000000000000000000111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln104              (br               ) [ 000000000000000000000000000]
specloopname_ln104    (specloopname     ) [ 000000000000000000000000000]
br_ln105              (br               ) [ 000000000000000000000000111]
ret_ln109             (ret              ) [ 000000000000000000000000000]
j_3                   (phi              ) [ 000000000000000000000000010]
add_ln105             (add              ) [ 000000000000000000000000111]
zext_ln106            (zext             ) [ 000000000000000000000000000]
add_ln106             (add              ) [ 000000000000000000000000000]
zext_ln106_1          (zext             ) [ 000000000000000000000000001]
D_output_V_addr       (getelementptr    ) [ 000000000000000000000000001]
icmp_ln105            (icmp             ) [ 000000000000000000000000111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
br_ln105              (br               ) [ 000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000010000000111]
specloopname_ln105    (specloopname     ) [ 000000000000000000000000000]
xin_addr              (getelementptr    ) [ 000000000000000000000000000]
D_output_V_load       (load             ) [ 000000000000000000000000000]
store_ln106           (store            ) [ 000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xout">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xin">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_760"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_924"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_707"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_282"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_186"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_185"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_175"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_149"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_823"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_181"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_V_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="A_V_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="B_V_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="C_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="D_input_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_input_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="D_output_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D_output_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_V_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="A_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="B_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="C_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="D_input_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_input_V_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="xout_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="512" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln78/4 store_ln691/7 tmp_V_load/19 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="512" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln79/4 A_V_load/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln80/4 B_V_load/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln81/4 C_V_load/19 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln82/4 sum/17 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_V_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_V_addr_1/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="A_V_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr_1/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="B_V_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_1/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="D_input_V_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_input_V_addr_1/17 "/>
</bind>
</comp>

<comp id="166" class="1004" name="D_output_V_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_output_V_addr_1/17 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_V_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_V_addr_2/19 "/>
</bind>
</comp>

<comp id="179" class="1004" name="C_V_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_1/19 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln100/19 D_output_V_load/25 "/>
</bind>
</comp>

<comp id="192" class="1004" name="D_output_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_output_V_addr/25 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xin_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="1"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_addr/26 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln106_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/26 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="1"/>
<pin id="215" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="j_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="1"/>
<pin id="226" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="j_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="j_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="j_1_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="257" class="1005" name="k_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="k_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="268" class="1005" name="conv3_i20_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="512" slack="1"/>
<pin id="270" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i20 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="conv3_i20_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="512" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv3_i20/7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="1"/>
<pin id="282" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_2_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/16 "/>
</bind>
</comp>

<comp id="291" class="1005" name="j_2_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="1"/>
<pin id="293" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_2_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/17 "/>
</bind>
</comp>

<comp id="302" class="1005" name="k_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="1"/>
<pin id="304" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="k_1_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/19 "/>
</bind>
</comp>

<comp id="313" class="1005" name="sum_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="4"/>
<pin id="315" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_1_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/19 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="1"/>
<pin id="326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_3_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/24 "/>
</bind>
</comp>

<comp id="335" class="1005" name="j_3_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="1"/>
<pin id="337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="j_3_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/25 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln76_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln78_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln76_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln77_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln78_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln78_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="1"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln78_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln77_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="6" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="512" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln87_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln90_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_3_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln87_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="6" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln88_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln90_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln90_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="1"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln90_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln88_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln91_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln215_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln215_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="2"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln215_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln215_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_1/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_6_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_cast/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln215_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="6" slack="1"/>
<pin id="493" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln215_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln91_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="6" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln91_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="512" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="512" slack="1"/>
<pin id="513" dir="0" index="1" bw="512" slack="1"/>
<pin id="514" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="512" slack="1"/>
<pin id="517" dir="0" index="1" bw="512" slack="7"/>
<pin id="518" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln94_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/16 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln215_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/16 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_4_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/16 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln94_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/16 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln95_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/17 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln215_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/17 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln215_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="1"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/17 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln215_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/17 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln95_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/17 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln98_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/19 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln215_5_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/19 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln215_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="3"/>
<pin id="583" dir="0" index="1" bw="6" slack="0"/>
<pin id="584" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_3/19 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln215_6_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/19 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln215_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="0"/>
<pin id="593" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_2/19 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_9_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="0" index="1" bw="5" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/19 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln215_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="0"/>
<pin id="605" dir="0" index="1" bw="6" slack="2"/>
<pin id="606" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_4/19 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln215_7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/19 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln98_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/19 "/>
</bind>
</comp>

<comp id="619" class="1004" name="grp_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="0" index="1" bw="32" slack="1"/>
<pin id="622" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99/21 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sum_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="32" slack="4"/>
<pin id="626" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/23 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln104_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/24 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln106_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/24 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_5_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/24 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln104_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/24 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln105_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/25 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln106_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/25 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln106_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/25 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln106_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/25 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln105_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/25 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln76_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="0"/>
<pin id="680" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_cast_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="1"/>
<pin id="685" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln77_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_V_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="1"/>
<pin id="698" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="A_V_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="1"/>
<pin id="703" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="B_V_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="1"/>
<pin id="708" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="C_V_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="1"/>
<pin id="713" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="D_input_V_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="1"/>
<pin id="718" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="D_input_V_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="xout_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="1"/>
<pin id="726" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xout_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln87_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_3_cast_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="1"/>
<pin id="736" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="743" class="1005" name="add_ln88_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="6" slack="0"/>
<pin id="745" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="748" class="1005" name="zext_ln90_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="10" slack="1"/>
<pin id="750" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln90 "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_V_addr_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="1"/>
<pin id="755" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_addr_1 "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln91_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="0"/>
<pin id="763" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="766" class="1005" name="A_V_addr_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="1"/>
<pin id="768" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="B_V_addr_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="1"/>
<pin id="773" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="A_V_load_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="512" slack="1"/>
<pin id="781" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="A_V_load "/>
</bind>
</comp>

<comp id="784" class="1005" name="B_V_load_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="512" slack="1"/>
<pin id="786" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_load "/>
</bind>
</comp>

<comp id="789" class="1005" name="mul_ln691_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="512" slack="1"/>
<pin id="791" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln691 "/>
</bind>
</comp>

<comp id="794" class="1005" name="add_ln691_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="512" slack="1"/>
<pin id="796" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln94_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_4_cast_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="10" slack="1"/>
<pin id="806" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="813" class="1005" name="add_ln95_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="0"/>
<pin id="815" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln215_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="2"/>
<pin id="820" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln215 "/>
</bind>
</comp>

<comp id="823" class="1005" name="D_input_V_addr_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="1"/>
<pin id="825" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="D_input_V_addr_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="D_output_V_addr_1_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="2"/>
<pin id="830" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="D_output_V_addr_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="sum_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="841" class="1005" name="add_ln98_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="0"/>
<pin id="843" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_V_addr_2_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="10" slack="1"/>
<pin id="848" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_addr_2 "/>
</bind>
</comp>

<comp id="851" class="1005" name="C_V_addr_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="1"/>
<pin id="853" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_V_load_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_load "/>
</bind>
</comp>

<comp id="864" class="1005" name="C_V_load_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_V_load "/>
</bind>
</comp>

<comp id="869" class="1005" name="mul_ln99_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln99 "/>
</bind>
</comp>

<comp id="874" class="1005" name="sum_2_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="879" class="1005" name="add_ln104_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="6" slack="0"/>
<pin id="881" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_5_cast_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="10" slack="1"/>
<pin id="886" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="892" class="1005" name="add_ln105_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="0"/>
<pin id="894" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="897" class="1005" name="zext_ln106_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln106_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="D_output_V_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="1"/>
<pin id="904" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="D_output_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="107" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="187" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="6" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="322"><net_src comp="316" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="327"><net_src comp="6" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="217" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="8" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="217" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="10" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="12" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="217" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="14" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="228" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="228" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="399"><net_src comp="228" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="14" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="107" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="412"><net_src comp="239" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="8" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="239" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="10" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="12" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="239" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="14" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="250" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="8" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="250" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="456"><net_src comp="250" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="14" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="261" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="261" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="481"><net_src comp="261" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="10" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="12" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="504"><net_src comp="261" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="14" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="272" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="519"><net_src comp="268" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="284" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="8" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="284" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="10" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="12" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="284" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="14" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="295" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="8" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="295" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="569"><net_src comp="295" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="14" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="306" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="8" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="306" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="594"><net_src comp="306" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="10" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="12" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="617"><net_src comp="306" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="14" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="627"><net_src comp="313" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="328" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="8" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="328" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="10" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="12" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="328" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="14" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="339" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="8" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="339" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="676"><net_src comp="339" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="14" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="346" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="686"><net_src comp="356" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="694"><net_src comp="370" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="699"><net_src comp="70" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="704"><net_src comp="76" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="709"><net_src comp="82" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="714"><net_src comp="88" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="719"><net_src comp="94" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="727"><net_src comp="100" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="732"><net_src comp="408" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="737"><net_src comp="418" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="746"><net_src comp="432" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="751"><net_src comp="438" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="756"><net_src comp="140" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="764"><net_src comp="458" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="769"><net_src comp="146" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="774"><net_src comp="152" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="782"><net_src comp="118" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="787"><net_src comp="124" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="792"><net_src comp="511" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="797"><net_src comp="515" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="802"><net_src comp="520" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="807"><net_src comp="530" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="816"><net_src comp="544" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="821"><net_src comp="550" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="826"><net_src comp="160" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="831"><net_src comp="166" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="839"><net_src comp="135" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="844"><net_src comp="571" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="849"><net_src comp="173" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="854"><net_src comp="179" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="862"><net_src comp="113" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="867"><net_src comp="130" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="872"><net_src comp="619" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="877"><net_src comp="623" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="882"><net_src comp="628" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="887"><net_src comp="638" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="895"><net_src comp="652" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="900"><net_src comp="667" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="905"><net_src comp="192" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xin | {26 }
 - Input state : 
	Port: nondf_kernel_2mm_x1 : xout | {3 4 }
  - Chain level:
	State 1
	State 2
		add_ln76 : 1
		trunc_ln78 : 1
		tmp_cast : 2
		icmp_ln76 : 1
		br_ln76 : 2
	State 3
		add_ln77 : 1
		zext_ln78 : 1
		add_ln78 : 2
		zext_ln78_1 : 3
		tmp_V_addr : 4
		A_V_addr : 4
		B_V_addr : 4
		C_V_addr : 4
		D_input_V_addr : 4
		icmp_ln77 : 1
		br_ln77 : 2
		xout_addr : 4
		xout_load : 5
	State 4
		empty : 1
		store_ln78 : 2
		store_ln79 : 1
		store_ln80 : 1
		store_ln81 : 2
		store_ln82 : 2
	State 5
		add_ln87 : 1
		trunc_ln90 : 1
		tmp_3_cast : 2
		icmp_ln87 : 1
		br_ln87 : 2
	State 6
		add_ln88 : 1
		zext_ln90 : 1
		add_ln90 : 2
		zext_ln90_1 : 3
		tmp_V_addr_1 : 4
		icmp_ln88 : 1
		br_ln88 : 2
	State 7
		add_ln91 : 1
		zext_ln215_2 : 1
		add_ln215_1 : 2
		zext_ln215_3 : 3
		A_V_addr_1 : 4
		trunc_ln215_1 : 1
		tmp_6_cast : 2
		add_ln215_2 : 3
		zext_ln215_4 : 4
		B_V_addr_1 : 5
		icmp_ln91 : 1
		br_ln91 : 2
		A_V_load : 5
		B_V_load : 6
		trunc_ln91 : 1
		store_ln691 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		add_ln94 : 1
		trunc_ln215 : 1
		tmp_4_cast : 2
		icmp_ln94 : 1
		br_ln94 : 2
	State 17
		add_ln95 : 1
		zext_ln215 : 1
		add_ln215 : 2
		zext_ln215_1 : 3
		D_input_V_addr_1 : 4
		D_output_V_addr_1 : 4
		icmp_ln95 : 1
		br_ln95 : 2
		sum : 5
	State 18
	State 19
		add_ln98 : 1
		zext_ln215_5 : 1
		add_ln215_3 : 2
		zext_ln215_6 : 3
		tmp_V_addr_2 : 4
		trunc_ln215_2 : 1
		tmp_9_cast : 2
		add_ln215_4 : 3
		zext_ln215_7 : 4
		C_V_addr_1 : 5
		icmp_ln98 : 1
		br_ln98 : 2
		tmp_V_load : 5
		C_V_load : 6
		store_ln100 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
		add_ln104 : 1
		trunc_ln106 : 1
		tmp_5_cast : 2
		icmp_ln104 : 1
		br_ln104 : 2
	State 25
		add_ln105 : 1
		zext_ln106 : 1
		add_ln106 : 2
		zext_ln106_1 : 3
		D_output_V_addr : 4
		icmp_ln105 : 1
		br_ln105 : 2
		D_output_V_load : 5
	State 26
		store_ln106 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_511      |   490   |   441   |   249   |
|          |      grp_fu_619      |    0    |   165   |    49   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln76_fu_346   |    0    |    0    |    13   |
|          |    add_ln77_fu_370   |    0    |    0    |    13   |
|          |    add_ln78_fu_380   |    0    |    0    |    17   |
|          |    add_ln87_fu_408   |    0    |    0    |    13   |
|          |    add_ln88_fu_432   |    0    |    0    |    13   |
|          |    add_ln90_fu_442   |    0    |    0    |    17   |
|          |    add_ln91_fu_458   |    0    |    0    |    13   |
|          |  add_ln215_1_fu_468  |    0    |    0    |    17   |
|          |  add_ln215_2_fu_490  |    0    |    0    |    17   |
|    add   |      grp_fu_515      |    0    |   580   |   130   |
|          |    add_ln94_fu_520   |    0    |    0    |    13   |
|          |    add_ln95_fu_544   |    0    |    0    |    13   |
|          |   add_ln215_fu_554   |    0    |    0    |    17   |
|          |    add_ln98_fu_571   |    0    |    0    |    13   |
|          |  add_ln215_3_fu_581  |    0    |    0    |    17   |
|          |  add_ln215_4_fu_603  |    0    |    0    |    17   |
|          |     sum_2_fu_623     |    0    |    0    |    39   |
|          |   add_ln104_fu_628   |    0    |    0    |    13   |
|          |   add_ln105_fu_652   |    0    |    0    |    13   |
|          |   add_ln106_fu_662   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln76_fu_364   |    0    |    0    |    10   |
|          |   icmp_ln77_fu_395   |    0    |    0    |    10   |
|          |   icmp_ln87_fu_426   |    0    |    0    |    10   |
|          |   icmp_ln88_fu_452   |    0    |    0    |    10   |
|   icmp   |   icmp_ln91_fu_500   |    0    |    0    |    10   |
|          |   icmp_ln94_fu_538   |    0    |    0    |    10   |
|          |   icmp_ln95_fu_565   |    0    |    0    |    10   |
|          |   icmp_ln98_fu_613   |    0    |    0    |    10   |
|          |   icmp_ln104_fu_646  |    0    |    0    |    10   |
|          |   icmp_ln105_fu_672  |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln78_fu_352  |    0    |    0    |    0    |
|          |     empty_fu_401     |    0    |    0    |    0    |
|          |   trunc_ln90_fu_414  |    0    |    0    |    0    |
|   trunc  | trunc_ln215_1_fu_478 |    0    |    0    |    0    |
|          |   trunc_ln91_fu_506  |    0    |    0    |    0    |
|          |  trunc_ln215_fu_526  |    0    |    0    |    0    |
|          | trunc_ln215_2_fu_591 |    0    |    0    |    0    |
|          |  trunc_ln106_fu_634  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_cast_fu_356   |    0    |    0    |    0    |
|          |   tmp_3_cast_fu_418  |    0    |    0    |    0    |
|bitconcatenate|   tmp_6_cast_fu_482  |    0    |    0    |    0    |
|          |   tmp_4_cast_fu_530  |    0    |    0    |    0    |
|          |   tmp_9_cast_fu_595  |    0    |    0    |    0    |
|          |   tmp_5_cast_fu_638  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln78_fu_376   |    0    |    0    |    0    |
|          |  zext_ln78_1_fu_385  |    0    |    0    |    0    |
|          |   zext_ln90_fu_438   |    0    |    0    |    0    |
|          |  zext_ln90_1_fu_447  |    0    |    0    |    0    |
|          |  zext_ln215_2_fu_464 |    0    |    0    |    0    |
|          |  zext_ln215_3_fu_473 |    0    |    0    |    0    |
|   zext   |  zext_ln215_4_fu_495 |    0    |    0    |    0    |
|          |   zext_ln215_fu_550  |    0    |    0    |    0    |
|          |  zext_ln215_1_fu_559 |    0    |    0    |    0    |
|          |  zext_ln215_5_fu_577 |    0    |    0    |    0    |
|          |  zext_ln215_6_fu_586 |    0    |    0    |    0    |
|          |  zext_ln215_7_fu_608 |    0    |    0    |    0    |
|          |   zext_ln106_fu_658  |    0    |    0    |    0    |
|          |  zext_ln106_1_fu_667 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |   490   |   1186  |   833   |
|----------|----------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|    A_V   |   15   |    0   |    0   |
|    B_V   |   15   |    0   |    0   |
|    C_V   |    2   |    0   |    0   |
| D_input_V|    2   |    0   |    0   |
|D_output_V|    2   |    0   |    0   |
|   tmp_V  |    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   38   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    A_V_addr_1_reg_766   |   10   |
|     A_V_addr_reg_701    |   10   |
|     A_V_load_reg_779    |   512  |
|    B_V_addr_1_reg_771   |   10   |
|     B_V_addr_reg_706    |   10   |
|     B_V_load_reg_784    |   512  |
|    C_V_addr_1_reg_851   |   10   |
|     C_V_addr_reg_711    |   10   |
|     C_V_load_reg_864    |   32   |
| D_input_V_addr_1_reg_823|   10   |
|  D_input_V_addr_reg_716 |   10   |
|D_output_V_addr_1_reg_828|   10   |
| D_output_V_addr_reg_902 |   10   |
|    add_ln104_reg_879    |    6   |
|    add_ln105_reg_892    |    6   |
|    add_ln691_reg_794    |   512  |
|     add_ln76_reg_678    |    6   |
|     add_ln77_reg_691    |    6   |
|     add_ln87_reg_729    |    6   |
|     add_ln88_reg_743    |    6   |
|     add_ln91_reg_761    |    6   |
|     add_ln94_reg_799    |    6   |
|     add_ln95_reg_813    |    6   |
|     add_ln98_reg_841    |    6   |
|    conv3_i20_reg_268    |   512  |
|       i_1_reg_235       |    6   |
|       i_2_reg_280       |    6   |
|       i_3_reg_324       |    6   |
|        i_reg_213        |    6   |
|       j_1_reg_246       |    6   |
|       j_2_reg_291       |    6   |
|       j_3_reg_335       |    6   |
|        j_reg_224        |    6   |
|       k_1_reg_302       |    6   |
|        k_reg_257        |    6   |
|    mul_ln691_reg_789    |   512  |
|     mul_ln99_reg_869    |   32   |
|      sum_1_reg_313      |   32   |
|      sum_2_reg_874      |   32   |
|       sum_reg_836       |   32   |
|    tmp_3_cast_reg_734   |   10   |
|    tmp_4_cast_reg_804   |   10   |
|    tmp_5_cast_reg_884   |   10   |
|   tmp_V_addr_1_reg_753  |   10   |
|   tmp_V_addr_2_reg_846  |   10   |
|    tmp_V_addr_reg_696   |   10   |
|    tmp_V_load_reg_859   |   32   |
|     tmp_cast_reg_683    |   10   |
|    xout_addr_reg_724    |   10   |
|   zext_ln106_1_reg_897  |   64   |
|    zext_ln215_reg_818   |   10   |
|    zext_ln90_reg_748    |   10   |
+-------------------------+--------+
|          Total          |  3136  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_113 |  p0  |   4  |  10  |   40   ||    20   |
| grp_access_fu_113 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_118 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_124 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_130 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_135 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_187 |  p0  |   3  |  10  |   30   ||    14   |
| conv3_i20_reg_268 |  p0  |   2  |  512 |  1024  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1298  ||  3.713  ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   490  |    -   |  1186  |   833  |
|   Memory  |   38   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   117  |
|  Register |    -   |    -   |    -   |  3136  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   38   |   490  |    3   |  4322  |   950  |
+-----------+--------+--------+--------+--------+--------+
