
*** Running vivado
    with args -log sqrt_IP_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sqrt_IP_v1_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sqrt_IP_v1_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/medivh/Vivado_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/medivh/Public/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/utils_1/imports/synth_1/sqrt_IP_v1_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/utils_1/imports/synth_1/sqrt_IP_v1_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sqrt_IP_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 22261
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.180 ; gain = 403.715 ; free physical = 5528 ; free virtual = 12077
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sqrt_IP_v1_0' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sqrt_IP_v1_0_S00_AXI' declared at '/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0_S00_AXI.vhd:5' bound to instance 'sqrt_IP_v1_0_S00_AXI_inst' of component 'sqrt_IP_v1_0_S00_AXI' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'sqrt_IP_v1_0_S00_AXI' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0_S00_AXI.vhd:95]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0_S00_AXI.vhd:333]
INFO: [Synth 8-256] done synthesizing module 'sqrt_IP_v1_0_S00_AXI' (0#1) [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-3491] module 'registers' declared at '/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/src/register_file.vhd:4' bound to instance 'registers_inst' of component 'registers' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'registers' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/src/register_file.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'registers' (0#1) [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/src/register_file.vhd:26]
INFO: [Synth 8-3491] module 'sqrt_top' declared at '/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/sqrt_top.vhd:4' bound to instance 'sqrt_module_inst' of component 'sqrt_top' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'sqrt_top' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/sqrt_top.vhd:18]
INFO: [Synth 8-3491] module 'data_path' declared at '/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/data_path.vhd:6' bound to instance 'data_path_inst' of component 'data_path' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/sqrt_top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'data_path' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/data_path.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'data_path' (0#1) [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/data_path.vhd:24]
INFO: [Synth 8-3491] module 'control_path' declared at '/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/control_path.vhd:4' bound to instance 'control_path_inst' of component 'control_path' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/sqrt_top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'control_path' [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/control_path.vhd:20]
INFO: [Synth 8-226] default block is never used [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/control_path.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/control_path.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'control_path' (0#1) [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/control_path.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sqrt_top' (0#1) [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/sqrt_top.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sqrt_IP_v1_0' (0#1) [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/ip_repo/sqrt_IP_1_0/hdl/sqrt_IP_v1_0.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_sq_s_reg' and it is trimmed from '64' to '32' bits. [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/sources_1/imports/Vivado_projects/Sqrt_linear/Sqrt_linear.srcs/sources_1/new/data_path.vhd:47]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module sqrt_IP_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.117 ; gain = 480.652 ; free physical = 5473 ; free virtual = 11987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2143.961 ; gain = 495.496 ; free physical = 5471 ; free virtual = 11986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2143.961 ; gain = 495.496 ; free physical = 5471 ; free virtual = 11986
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2143.961 ; gain = 0.000 ; free physical = 5471 ; free virtual = 11986
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/constrs_1/new/timing_c.xdc]
Finished Parsing XDC File [/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.srcs/constrs_1/new/timing_c.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.711 ; gain = 0.000 ; free physical = 5438 ; free virtual = 11973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.746 ; gain = 0.000 ; free physical = 5438 ; free virtual = 11973
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 5451 ; free virtual = 11960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 5451 ; free virtual = 11960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 5450 ; free virtual = 11960
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_path'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 n_check |                               01 |                               01
                   lower |                               10 |                               10
                   final |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'control_path'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 5443 ; free virtual = 11959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP sqrt_module_inst/data_path_inst/multOp, operation Mode is: A*B.
DSP Report: operator sqrt_module_inst/data_path_inst/multOp is absorbed into DSP sqrt_module_inst/data_path_inst/multOp.
DSP Report: operator sqrt_module_inst/data_path_inst/multOp is absorbed into DSP sqrt_module_inst/data_path_inst/multOp.
DSP Report: Generating DSP sqrt_module_inst/data_path_inst/multOp, operation Mode is: A*B.
DSP Report: operator sqrt_module_inst/data_path_inst/multOp is absorbed into DSP sqrt_module_inst/data_path_inst/multOp.
DSP Report: operator sqrt_module_inst/data_path_inst/multOp is absorbed into DSP sqrt_module_inst/data_path_inst/multOp.
DSP Report: Generating DSP sqrt_module_inst/data_path_inst/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sqrt_module_inst/data_path_inst/multOp is absorbed into DSP sqrt_module_inst/data_path_inst/multOp.
DSP Report: operator sqrt_module_inst/data_path_inst/multOp is absorbed into DSP sqrt_module_inst/data_path_inst/multOp.
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[3] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[2] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[1] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_wstrb[0] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module sqrt_IP_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module sqrt_IP_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 5400 ; free virtual = 11929
---------------------------------------------------------------------------------
 Sort Area is  sqrt_module_inst/data_path_inst/multOp_0 : 0 0 : 2701 4456 : Used 1 time 0
 Sort Area is  sqrt_module_inst/data_path_inst/multOp_0 : 0 1 : 1755 4456 : Used 1 time 0
 Sort Area is  sqrt_module_inst/data_path_inst/multOp_3 : 0 0 : 1755 1755 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|data_path   | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|data_path   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|data_path   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4540 ; free virtual = 11570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4409 ; free virtual = 11549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4408 ; free virtual = 11549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4395 ; free virtual = 11473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4395 ; free virtual = 11473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4395 ; free virtual = 11473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4395 ; free virtual = 11473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4395 ; free virtual = 11473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4395 ; free virtual = 11473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|data_path   | A*B          | 15     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|data_path   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|data_path   | PCIN>>17+A*B | 30     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    19|
|3     |DSP48E1 |     3|
|4     |LUT1    |     2|
|5     |LUT2    |    48|
|6     |LUT3    |    37|
|7     |LUT4    |   104|
|8     |LUT5    |     2|
|9     |LUT6    |    13|
|10    |MUXF7   |     1|
|11    |FDCE    |   134|
|12    |FDRE    |    73|
|13    |FDSE    |     3|
|14    |IBUF    |    43|
|15    |OBUF    |    41|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4395 ; free virtual = 11473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2284.746 ; gain = 495.496 ; free physical = 4395 ; free virtual = 11473
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2284.746 ; gain = 636.281 ; free physical = 4395 ; free virtual = 11473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.746 ; gain = 0.000 ; free physical = 4555 ; free virtual = 11634
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.746 ; gain = 0.000 ; free physical = 4684 ; free virtual = 11762
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8ba5911f
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2284.746 ; gain = 965.523 ; free physical = 4683 ; free virtual = 11760
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1849.481; main = 1530.108; forked = 380.285
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3243.016; main = 2284.715; forked = 990.316
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.723 ; gain = 0.000 ; free physical = 4682 ; free virtual = 11760
INFO: [Common 17-1381] The checkpoint '/home/medivh/Vivado_projects/sqrt_2.0/sqrt_2.0.runs/synth_1/sqrt_IP_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sqrt_IP_v1_0_utilization_synth.rpt -pb sqrt_IP_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 18:39:35 2024...
