##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_4
		4.3::Critical Path Report for Clock_7
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
		4.6::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.6::Critical Path Report for (Clock_7:R vs. Clock_7:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: Clock_1                    | Frequency: 58.82 MHz  | Target: 0.10 MHz   | 
Clock: Clock_2                    | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_2(fixed-function)    | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_2(routed)            | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_3                    | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(fixed-function)    | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4                    | Frequency: 37.23 MHz  | Target: 0.02 MHz   | 
Clock: Clock_6                    | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_6(fixed-function)    | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_7                    | Frequency: 55.60 MHz  | Target: 3.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 54.92 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock              | Frequency: 46.78 MHz  | Target: 0.46 MHz   | 
Clock: timer_clock                | Frequency: 63.68 MHz  | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        1e+007           9982999     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4        Clock_4        4.16667e+007     41639804    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_7        Clock_7        333333           315349      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  41666.7          23460       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2145289     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock    timer_clock    500000           484297      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase  
-----------------------  ------------  ----------------  
Gimbal_Encoder_A(0)_PAD  16669         Clock_4:R         
Gimbal_Encoder_B(0)_PAD  16408         Clock_4:R         
Handle_Encoder_A(0)_PAD  16433         Clock_4:R         
Handle_Encoder_B(0)_PAD  16920         Clock_4:R         
Pin_1(0)_PAD             19290         timer_clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase             
---------------------  ------------  ---------------------------  
SCL_1(0)_PAD:out       19818         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out       20038         CyBUS_CLK(fixed-function):R  
Steering_PWM(0)_PAD    25415         Clock_7:R                    
Tx_RPi(0)_PAD          30649         UART_IntClock:R              
flywheel_motor(0)_PAD  24722         Clock_1:R                    
gimbal_motor(0)_PAD    23224         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 58.82 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9982999p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   4141   7641  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  12771  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  12771  9982999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 37.23 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41639804p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22633
-------------------------------------   ----- 
End-of-path arrival time (ps)           22633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell9      7555  11055  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14405  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3098  17503  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22633  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22633  41639804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_7
*************************************
Clock: Clock_7
Frequency: 55.60 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 315349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17485
-------------------------------------   ----- 
End-of-path arrival time (ps)           17485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  315349  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell28      5032   8532  315349  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell28      3350  11882  315349  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell9     5602  17485  315349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell9        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.92 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23460p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14737
-------------------------------------   ----- 
End-of-path arrival time (ps)           14737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                            iocell6         3163   3163  23460  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell21     5933   9096  23460  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21     3350  12446  23460  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2291  14737  23460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 46.78 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2145289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17867
-------------------------------------   ----- 
End-of-path arrival time (ps)           17867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell72   1250   1250  2145289  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell74  16617  17867  2145289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 63.68 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484297p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11473
-------------------------------------   ----- 
End-of-path arrival time (ps)           11473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2843   6343  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  11473  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  11473  484297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23460p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14737
-------------------------------------   ----- 
End-of-path arrival time (ps)           14737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                            iocell6         3163   3163  23460  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell21     5933   9096  23460  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21     3350  12446  23460  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2291  14737  23460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484297p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11473
-------------------------------------   ----- 
End-of-path arrival time (ps)           11473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2843   6343  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  11473  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  11473  484297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2145289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17867
-------------------------------------   ----- 
End-of-path arrival time (ps)           17867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell72   1250   1250  2145289  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell74  16617  17867  2145289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9982999p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   4141   7641  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  12771  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  12771  9982999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41639804p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22633
-------------------------------------   ----- 
End-of-path arrival time (ps)           22633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell9      7555  11055  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14405  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3098  17503  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22633  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22633  41639804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (Clock_7:R vs. Clock_7:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 315349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17485
-------------------------------------   ----- 
End-of-path arrival time (ps)           17485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  315349  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell28      5032   8532  315349  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell28      3350  11882  315349  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell9     5602  17485  315349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell9        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23460p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14737
-------------------------------------   ----- 
End-of-path arrival time (ps)           14737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                            iocell6         3163   3163  23460  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell21     5933   9096  23460  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21     3350  12446  23460  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2291  14737  23460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 28090p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10066
-------------------------------------   ----- 
End-of-path arrival time (ps)           10066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                     iocell6       3163   3163  23460  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell83   6903  10066  28090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29060p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9096
-------------------------------------   ---- 
End-of-path arrival time (ps)           9096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                     iocell6       3163   3163  23460  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell82   5933   9096  29060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 29060p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9096
-------------------------------------   ---- 
End-of-path arrival time (ps)           9096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                 iocell6       3163   3163  23460  RISE       1
\UART:BUART:rx_last\/main_0  macrocell85   5933   9096  29060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29904p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                    iocell6       3163   3163  23460  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell76   5089   8252  29904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29904p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                     iocell6       3163   3163  23460  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell84   5089   8252  29904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                    iocell6       3163   3163  23460  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell79   5044   8207  29950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 315349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17485
-------------------------------------   ----- 
End-of-path arrival time (ps)           17485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  315349  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell28      5032   8532  315349  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell28      3350  11882  315349  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell9     5602  17485  315349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell9        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2602   6102  317871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  11232  317871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  11232  317871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell13      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:prevCompare1\/clock_0
Path slack     : 320773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  320773  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  320773  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  320773  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/main_0     macrocell96      5300   9050  320773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell96         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 320773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  320773  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  320773  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  320773  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_1         macrocell97      5300   9050  320773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 321170p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   2603   6103  321170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell13      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 321171p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  315349  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2602   6102  321171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_311/main_1
Capture Clock  : Net_311/clock_0
Path slack     : 321666p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8158
-------------------------------------   ---- 
End-of-path arrival time (ps)           8158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  320773  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  320773  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  320773  RISE       1
Net_311/main_1                             macrocell98      4408   8158  321666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_311/clock_0                                            macrocell98         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 322181p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell95      1250   1250  318881  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   3842   5092  322181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell13      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 322181p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell95      1250   1250  318881  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   3842   5092  322181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : Net_311/main_0
Capture Clock  : Net_311/clock_0
Path slack     : 325485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q  macrocell95   1250   1250  318881  RISE       1
Net_311/main_0                       macrocell98   3088   4338  325485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_311/clock_0                                            macrocell98         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Steer:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:runmode_enable\/clock_0
Path slack     : 326285p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  326285  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/main_0      macrocell95    2328   3538  326285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steer:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 326346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:prevCompare1\/q   macrocell96   1250   1250  326346  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_0  macrocell97   2227   3477  326346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:status_0\/q
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 328714p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Steer:PWMUDB:status_0\/q               macrocell97    1250   1250  328714  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_0  statusicell9   2870   4120  328714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell9        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484297p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11473
-------------------------------------   ----- 
End-of-path arrival time (ps)           11473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2843   6343  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  11473  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  11473  484297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \EncTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 487377p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                             -500
----------------------------------------------------   ------ 
End-of-path required time (ps)                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12123
-------------------------------------   ----- 
End-of-path arrival time (ps)           12123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  484297  RISE       1
\EncTimer:TimerUDB:status_tc\/main_1         macrocell27      3008   6508  487377  RISE       1
\EncTimer:TimerUDB:status_tc\/q              macrocell27      3350   9858  487377  RISE       1
\EncTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2265  12123  487377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:rstSts:stsreg\/clock                    statusicell8        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 487447p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   2993   6493  487447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 487597p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  484297  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   2843   6343  487597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 489888p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  486591  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell11   2842   4052  489888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 489891p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  486591  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   2839   4049  489891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2145289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17867
-------------------------------------   ----- 
End-of-path arrival time (ps)           17867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell72   1250   1250  2145289  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell74  16617  17867  2145289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2145412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20755
-------------------------------------   ----- 
End-of-path arrival time (ps)           20755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2145412  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell18     8242  11822  2145412  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell18     3350  15172  2145412  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell5    5583  20755  2145412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14786
-------------------------------------   ----- 
End-of-path arrival time (ps)           14786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell72     1250   1250  2145289  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell17     7869   9119  2145691  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350  12469  2145691  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2317  14786  2145691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2146525p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2146525  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5  13942  14132  2146525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2147128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19039
-------------------------------------   ----- 
End-of-path arrival time (ps)           19039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2147128  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell22     6666  10246  2147128  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell22     3350  13596  2147128  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell6    5443  19039  2147128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2147539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15618
-------------------------------------   ----- 
End-of-path arrival time (ps)           15618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell72   1250   1250  2145289  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell73  14368  15618  2147539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13708
-------------------------------------   ----- 
End-of-path arrival time (ps)           13708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell75   1250   1250  2147599  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell20   5491   6741  2147599  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  10091  2147599  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    3616  13708  2147599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2148076p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15080
-------------------------------------   ----- 
End-of-path arrival time (ps)           15080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2146525  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell73    14890  15080  2148076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2148094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15062
-------------------------------------   ----- 
End-of-path arrival time (ps)           15062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell72   1250   1250  2145289  RISE       1
\UART:BUART:txn\/main_2    macrocell70  13812  15062  2148094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2148674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11983
-------------------------------------   ----- 
End-of-path arrival time (ps)           11983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell72     1250   1250  2145289  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5  10733  11983  2148674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2149003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14154
-------------------------------------   ----- 
End-of-path arrival time (ps)           14154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2146525  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell71    13964  14154  2149003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2149226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13931
-------------------------------------   ----- 
End-of-path arrival time (ps)           13931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2149226  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell80  11991  13931  2149226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2150375p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12781
-------------------------------------   ----- 
End-of-path arrival time (ps)           12781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2146525  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell74    12591  12781  2150375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2150936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12221
-------------------------------------   ----- 
End-of-path arrival time (ps)           12221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2145412  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell72     8641  12221  2150936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2151424p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11732
-------------------------------------   ----- 
End-of-path arrival time (ps)           11732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell71   1250   1250  2146714  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell74  10482  11732  2151424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2151429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11728
-------------------------------------   ----- 
End-of-path arrival time (ps)           11728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell72   1250   1250  2145289  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell71  10478  11728  2151429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2151891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11265
-------------------------------------   ----- 
End-of-path arrival time (ps)           11265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2149226  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell83   9325  11265  2151891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2152081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11076
-------------------------------------   ----- 
End-of-path arrival time (ps)           11076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell71   1250   1250  2146714  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell72   9826  11076  2152081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2152942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10214
-------------------------------------   ----- 
End-of-path arrival time (ps)           10214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell73   1250   1250  2146997  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell72   8964  10214  2152942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2153045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10112
-------------------------------------   ----- 
End-of-path arrival time (ps)           10112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell73   1250   1250  2146997  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell74   8862  10112  2153045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2153264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9892
-------------------------------------   ---- 
End-of-path arrival time (ps)           9892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153264  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell83   7952   9892  2153264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2153418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9739
-------------------------------------   ---- 
End-of-path arrival time (ps)           9739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell74   1250   1250  2153418  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell71   8489   9739  2153418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2153916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell74   1250   1250  2153418  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell72   7990   9240  2153916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2154306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8851
-------------------------------------   ---- 
End-of-path arrival time (ps)           8851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2146525  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell72     8661   8851  2154306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154324p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8832
-------------------------------------   ---- 
End-of-path arrival time (ps)           8832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell74   1250   1250  2153418  RISE       1
\UART:BUART:txn\/main_6   macrocell70   7582   8832  2154324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2154332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8825
-------------------------------------   ---- 
End-of-path arrival time (ps)           8825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell74   1250   1250  2153418  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell73   7575   8825  2154332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2154398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell83   1250   1250  2148798  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell82   7508   8758  2154398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell76     1250   1250  2149003  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4622   5872  2154784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2154856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2149226  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell82   6361   8301  2154856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell83   1250   1250  2148798  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell76   6825   8075  2155082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell83   1250   1250  2148798  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell84   6825   8075  2155082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155178p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell80     1250   1250  2155178  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   4228   5478  2155178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell71     1250   1250  2146714  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4114   5364  2155292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155413  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell78   5804   7744  2155413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7735
-------------------------------------   ---- 
End-of-path arrival time (ps)           7735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155413  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell77   5795   7735  2155422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155465  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell79   5752   7692  2155465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7640
-------------------------------------   ---- 
End-of-path arrival time (ps)           7640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155465  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell76   5700   7640  2155517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155708p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2147599  RISE       1
\UART:BUART:rx_state_2\/main_1    macrocell79   6199   7449  2155708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2147599  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell78   6179   7429  2155728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155802  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell77   5415   7355  2155802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2147599  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell77   6061   7311  2155845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155853p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2155853  RISE       1
\UART:BUART:txn\/main_3                macrocell70     2933   7303  2155853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155465  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell78   5215   7155  2156001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155465  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell77   5157   7097  2156060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156108p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell78   1250   1250  2147962  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell77   5799   7049  2156108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156125p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell78   1250   1250  2147962  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell78   5782   7032  2156125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6903
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153264  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell80   4963   6903  2156253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell78   1250   1250  2147962  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell79   5644   6894  2156263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2156315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell84    1250   1250  2156315  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell6   8601   9851  2156315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155802  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell78   4887   6827  2156329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2147599  RISE       1
\UART:BUART:rx_state_0\/main_1    macrocell76   5491   6741  2156415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell75   1250   1250  2147599  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell81   5491   6741  2156415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2147599  RISE       1
\UART:BUART:rx_status_3\/main_1   macrocell84   5491   6741  2156415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155413  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell76   4628   6568  2156588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155413  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell79   4615   6555  2156602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156714p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155802  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell76   4503   6443  2156714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156739p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155802  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell79   4478   6418  2156739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell75     1250   1250  2147599  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   2650   3900  2156757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell78   1250   1250  2147962  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell76   5128   6378  2156778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell78   1250   1250  2147962  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell81   5128   6378  2156778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell78   1250   1250  2147962  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell84   5128   6378  2156778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156849p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell71   1250   1250  2146714  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell73   5058   6308  2156849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153264  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell82   4083   6023  2157133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell76   1250   1250  2149003  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell79   4624   5874  2157282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2157579  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell80   3638   5578  2157579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell73   1250   1250  2146997  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell71   4322   5572  2157585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell71   1250   1250  2146714  RISE       1
\UART:BUART:txn\/main_1    macrocell70   4171   5421  2157736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell71   1250   1250  2146714  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell71   4114   5364  2157793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell76   1250   1250  2149003  RISE       1
\UART:BUART:rx_state_0\/main_2  macrocell76   4088   5338  2157819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell76   1250   1250  2149003  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell81   4088   5338  2157819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell76   1250   1250  2149003  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell84   4088   5338  2157819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell77     1250   1250  2149910  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4447   5697  2157840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2158187  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell73     4780   4970  2158187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2158187  RISE       1
\UART:BUART:txn\/main_5                      macrocell70     4769   4959  2158197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell72   1250   1250  2145289  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell72   3566   4816  2158340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell80   1250   1250  2155178  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell77   3446   4696  2158460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell80   1250   1250  2155178  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell76   3445   4695  2158462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell80   1250   1250  2155178  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell84   3445   4695  2158462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158468p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell76   1250   1250  2149003  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell77   3438   4688  2158468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell76   1250   1250  2149003  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell78   3437   4687  2158469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell82   1250   1250  2153669  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell76   3396   4646  2158511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell82   1250   1250  2153669  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell84   3396   4646  2158511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell80   1250   1250  2155178  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell79   3319   4569  2158588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell80   1250   1250  2155178  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell78   3309   4559  2158597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell83   1250   1250  2148798  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell83   3158   4408  2158748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell79   1250   1250  2149972  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell76   3118   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell79   1250   1250  2149972  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell81   3118   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell81         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell79   1250   1250  2149972  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell84   3118   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell79   1250   1250  2149972  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell78   3114   4364  2158793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158798p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell79   1250   1250  2149972  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell77   3108   4358  2158798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell77         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell79   1250   1250  2149972  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell79   3105   4355  2158802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159028p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell85   1250   1250  2159028  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell79   2879   4129  2159028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell82   1250   1250  2153669  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell82   2637   3887  2159270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell82         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell73   1250   1250  2146997  RISE       1
\UART:BUART:txn\/main_4    macrocell70   2625   3875  2159282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell73   1250   1250  2146997  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell73   2619   3869  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2158187  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell71     3677   3867  2159290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell70   1250   1250  2159298  RISE       1
\UART:BUART:txn\/main_0  macrocell70   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell70         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9982999p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   4141   7641  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  12771  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  12771  9982999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9985038p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14462
-------------------------------------   ----- 
End-of-path arrival time (ps)           14462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982999  RISE       1
\PWM_CMG:PWMUDB:status_2\/main_1          macrocell24     4690   8190  9985038  RISE       1
\PWM_CMG:PWMUDB:status_2\/q               macrocell24     3350  11540  9985038  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_2  statusicell7    2922  14462  9985038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9986299p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7641
-------------------------------------   ---- 
End-of-path arrival time (ps)           7641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   4141   7641  9986299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_CMG:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:prevCompare2\/clock_0
Path slack     : 9987501p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1600   1600  9987501  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1600  9987501  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   2270   3870  9987501  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/main_0     macrocell88     5119   8989  9987501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_CMG:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_CMG:PWMUDB:status_1\/clock_0
Path slack     : 9988063p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1600   1600  9987501  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1600  9987501  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   2270   3870  9987501  RISE       1
\PWM_CMG:PWMUDB:status_1\/main_1         macrocell90     4557   8427  9988063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_89/main_1
Capture Clock  : Net_89/clock_0
Path slack     : 9988063p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell8   1600   1600  9987501  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell9      0   1600  9987501  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell9   2270   3870  9987501  RISE       1
Net_89/main_1                            macrocell92     4557   8427  9988063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell92         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9988144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9982999  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2296   5796  9988144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9988579p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q         macrocell86     1250   1250  9985746  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   4111   5361  9988579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell9       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_CMG:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988917p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7573
-------------------------------------   ---- 
End-of-path arrival time (ps)           7573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9988917  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9988917  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9988917  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/main_0     macrocell87     3823   7573  9988917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_CMG:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_CMG:PWMUDB:status_0\/clock_0
Path slack     : 9988928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7562
-------------------------------------   ---- 
End-of-path arrival time (ps)           7562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9988917  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9988917  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9988917  RISE       1
\PWM_CMG:PWMUDB:status_0\/main_1         macrocell89     3812   7562  9988928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1036/main_1
Capture Clock  : Net_1036/clock_0
Path slack     : 9988928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7562
-------------------------------------   ---- 
End-of-path arrival time (ps)           7562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9988917  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9988917  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9988917  RISE       1
Net_1036/main_1                          macrocell91     3812   7562  9988928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q         macrocell86     1250   1250  9985746  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   3644   4894  9989046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : Net_1036/main_0
Capture Clock  : Net_1036/clock_0
Path slack     : 9990154p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q  macrocell86   1250   1250  9985746  RISE       1
Net_1036/main_0                    macrocell91   5086   6336  9990154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : Net_89/main_0
Capture Clock  : Net_89/clock_0
Path slack     : 9991093p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q  macrocell86   1250   1250  9985746  RISE       1
Net_89/main_0                      macrocell92   4147   5397  9991093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell92         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_CMG:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991614p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk1:ctrlreg\/clock                     controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9991614  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/main_0      macrocell86    3666   4876  9991614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:status_1\/q
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9992697p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell90         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:status_1\/q               macrocell90    1250   1250  9992697  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_1  statusicell7   5553   6803  9992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:prevCompare1\/q
Path End       : \PWM_CMG:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:status_0\/clock_0
Path slack     : 9992943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:prevCompare1\/q   macrocell87   1250   1250  9992943  RISE       1
\PWM_CMG:PWMUDB:status_0\/main_0  macrocell89   2297   3547  9992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:prevCompare2\/q
Path End       : \PWM_CMG:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:status_1\/clock_0
Path slack     : 9992955p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:prevCompare2\/q   macrocell88   1250   1250  9992955  RISE       1
\PWM_CMG:PWMUDB:status_1\/main_0  macrocell90   2285   3535  9992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:status_0\/q
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_CMG:PWMUDB:status_0\/q               macrocell89    1250   1250  9995938  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2312   3562  9995938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41639804p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22633
-------------------------------------   ----- 
End-of-path arrival time (ps)           22633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell9      7555  11055  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14405  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3098  17503  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22633  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22633  41639804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_5
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41641640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21517
-------------------------------------   ----- 
End-of-path arrival time (ps)           21517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  41641640  RISE       1
\Gimbal_Encoder:Net_1203_split\/main_2   macrocell1   10881  12131  41641640  RISE       1
\Gimbal_Encoder:Net_1203_split\/q        macrocell1    3350  15481  41641640  RISE       1
\Gimbal_Encoder:Net_1203\/main_5         macrocell63   6036  21517  41641640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41642429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20007
-------------------------------------   ----- 
End-of-path arrival time (ps)           20007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell2      4935   8435  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11785  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3092  14877  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20007  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20007  41642429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41643104p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17503
-------------------------------------   ----- 
End-of-path arrival time (ps)           17503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell9      7555  11055  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14405  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3098  17503  41643104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41643104p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17503
-------------------------------------   ----- 
End-of-path arrival time (ps)           17503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell9      7555  11055  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14405  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3098  17503  41643104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_5
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41644200p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18956
-------------------------------------   ----- 
End-of-path arrival time (ps)           18956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  41644200  RISE       1
\Handle_Encoder:Net_1203_split\/main_3   macrocell61   9942  11192  41644200  RISE       1
\Handle_Encoder:Net_1203_split\/q        macrocell61   3350  14542  41644200  RISE       1
\Handle_Encoder:Net_1203\/main_5         macrocell49   4414  18956  41644200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41645729p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14877
-------------------------------------   ----- 
End-of-path arrival time (ps)           14877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell2      4935   8435  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11785  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3092  14877  41645729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41645731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14875
-------------------------------------   ----- 
End-of-path arrival time (ps)           14875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell2      4935   8435  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11785  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   3090  14875  41645731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41646687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13920
-------------------------------------   ----- 
End-of-path arrival time (ps)           13920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell63     1250   1250  41643387  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     6216   7466  41643387  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  10816  41643387  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3105  13920  41646687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41646688p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13919
-------------------------------------   ----- 
End-of-path arrival time (ps)           13919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell49     1250   1250  41643936  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      4178   5428  41643936  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8778  41643936  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   5141  13919  41646688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41646689p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13918
-------------------------------------   ----- 
End-of-path arrival time (ps)           13918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell63     1250   1250  41643387  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     6216   7466  41643387  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  10816  41643387  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   3102  13918  41646689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_7
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41647079p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16078
-------------------------------------   ----- 
End-of-path arrival time (ps)           16078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q       macrocell67   1250   1250  41645516  RISE       1
\Gimbal_Encoder:Net_1251_split\/main_4  macrocell94   9179  10429  41647079  RISE       1
\Gimbal_Encoder:Net_1251_split\/q       macrocell94   3350  13779  41647079  RISE       1
\Gimbal_Encoder:Net_1251\/main_7        macrocell56   2299  16078  41647079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41647236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell49     1250   1250  41643936  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      4178   5428  41643936  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8778  41643936  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   4592  13370  41647236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41647447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18719
-------------------------------------   ----- 
End-of-path arrival time (ps)           18719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_3\/main_0            macrocell12     8938  12438  41647447  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  15788  41647447  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2932  18719  41647447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1251\/main_7
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41648469p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14687
-------------------------------------   ----- 
End-of-path arrival time (ps)           14687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q       macrocell53   1250   1250  41648469  RISE       1
\Handle_Encoder:Net_1251_split\/main_4  macrocell47   7194   8444  41648469  RISE       1
\Handle_Encoder:Net_1251_split\/q       macrocell47   3350  11794  41648469  RISE       1
\Handle_Encoder:Net_1251\/main_7        macrocell42   2893  14687  41648469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Net_1275\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1275\/clock_0
Path slack     : 41650174p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12983
-------------------------------------   ----- 
End-of-path arrival time (ps)           12983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Net_1275\/main_0                             macrocell59     9483  12983  41650174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1275\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41650262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell67   1250   1250  41645516  RISE       1
\Gimbal_Encoder:Net_1260\/main_1   macrocell66  11645  12895  41650262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41650262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q         macrocell67   1250   1250  41645516  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_3  macrocell68  11645  12895  41650262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41650386p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15781
-------------------------------------   ----- 
End-of-path arrival time (ps)           15781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                macrocell56    1250   1250  41650386  RISE       1
\Gimbal_Encoder:Net_530\/main_1            macrocell14    5520   6770  41650386  RISE       1
\Gimbal_Encoder:Net_530\/q                 macrocell14    3350  10120  41650386  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_0  statusicell4   5661  15781  41650386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41651171p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell67   1250   1250  41645516  RISE       1
\Gimbal_Encoder:Net_1203\/main_2   macrocell63  10736  11986  41651171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41651461p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14705
-------------------------------------   ----- 
End-of-path arrival time (ps)           14705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3637   7137  41651461  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10487  41651461  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    4219  14705  41651461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41651465p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14702
-------------------------------------   ----- 
End-of-path arrival time (ps)           14702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell46         0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q  macrocell46    1250   1250  41651465  RISE       1
\Handle_Encoder:Net_530\/main_2                  macrocell7     7177   8427  41651465  RISE       1
\Handle_Encoder:Net_530\/q                       macrocell7     3350  11777  41651465  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_0        statusicell2   2925  14702  41651465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41651722p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  41641640  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_1   macrocell67  10184  11434  41651722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41651747p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11410
-------------------------------------   ----- 
End-of-path arrival time (ps)           11410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  41645684  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_2  macrocell69  10160  11410  41651747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41651977p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  41644200  RISE       1
\Handle_Encoder:bQuadDec:error\/main_2   macrocell53   9930  11180  41651977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41652021p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14145
-------------------------------------   ----- 
End-of-path arrival time (ps)           14145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell46         0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q  macrocell46    1250   1250  41651465  RISE       1
\Handle_Encoder:Net_611\/main_2                  macrocell8     6617   7867  41652021  RISE       1
\Handle_Encoder:Net_611\/q                       macrocell8     3350  11217  41652021  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_1        statusicell2   2929  14145  41652021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41652069p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11088
-------------------------------------   ----- 
End-of-path arrival time (ps)           11088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q       macrocell68   1250   1250  41644683  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_4  macrocell69   9838  11088  41652069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_4
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41652134p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11022
-------------------------------------   ----- 
End-of-path arrival time (ps)           11022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell69   1250   1250  41646128  RISE       1
\Gimbal_Encoder:Net_1203\/main_4     macrocell63   9772  11022  41652134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_4
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41652146p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11011
-------------------------------------   ----- 
End-of-path arrival time (ps)           11011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell67   1250   1250  41645516  RISE       1
\Gimbal_Encoder:Net_1251\/main_4   macrocell56   9761  11011  41652146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41652670p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10487
-------------------------------------   ----- 
End-of-path arrival time (ps)           10487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  41645684  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_2   macrocell67   9237  10487  41652670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41652709p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13457
-------------------------------------   ----- 
End-of-path arrival time (ps)           13457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q          macrocell67    1250   1250  41645516  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_3  statusicell4  12207  13457  41652709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41653059p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell69   1250   1250  41646128  RISE       1
\Gimbal_Encoder:Net_1260\/main_3     macrocell66   8847  10097  41653059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41653059p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q       macrocell69   1250   1250  41646128  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_5  macrocell68   8847  10097  41653059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41653222p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12945
-------------------------------------   ----- 
End-of-path arrival time (ps)           12945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  41644184  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  41644184  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  41644184  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3272   6662  41653222  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  10012  41653222  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2933  12945  41653222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Net_1275\/main_0
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 41653375p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  41642429  RISE       1
\Handle_Encoder:Net_1275\/main_0                             macrocell45     6281   9781  41653375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41653692p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell42     1250   1250  41650955  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5665   6915  41653692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41653694p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q               macrocell66   1250   1250  41644047  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_0  macrocell69   8213   9463  41653694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41653724p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12442
-------------------------------------   ----- 
End-of-path arrival time (ps)           12442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                macrocell56    1250   1250  41650386  RISE       1
\Gimbal_Encoder:Net_611\/main_1            macrocell15    5529   6779  41653724  RISE       1
\Gimbal_Encoder:Net_611\/q                 macrocell15    3350  10129  41653724  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_1  statusicell4   2313  12442  41653724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41653798p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  41644200  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_2  macrocell54   8109   9359  41653798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_3
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41653800p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9357
-------------------------------------   ---- 
End-of-path arrival time (ps)           9357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  41644200  RISE       1
\Handle_Encoder:Net_1251\/main_3         macrocell42   8107   9357  41653800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41653955p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  41641640  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_1  macrocell69   7951   9201  41653955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41654068p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q     macrocell68   1250   1250  41644683  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_4  macrocell67   7839   9089  41654068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Net_1275\/main_1
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 41654102p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  41643148  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  41643148  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  41643148  RISE       1
\Handle_Encoder:Net_1275\/main_1                             macrocell45     5665   9055  41654102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41654242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  41654242  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  41654242  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  41654242  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2614   6244  41654242  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9594  41654242  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2330  11924  41654242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41654255p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell42     1250   1250  41650955  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5102   6352  41654255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41654285p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  41654285  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  41654285  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  41654285  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2593   6223  41654285  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9573  41654285  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2308  11881  41654285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41654302p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8855
-------------------------------------   ---- 
End-of-path arrival time (ps)           8855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  41645684  RISE       1
\Gimbal_Encoder:Net_1251\/main_3         macrocell56   7605   8855  41654302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41654334p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  41643148  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  41643148  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  41643148  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2781   6171  41654334  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9521  41654334  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2312  11833  41654334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41654387p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  41641640  RISE       1
\Gimbal_Encoder:Net_1203\/main_0         macrocell63   7520   8770  41654387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41654555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q             macrocell66   1250   1250  41644047  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_0  macrocell67   7352   8602  41654555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_6
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41654709p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8448
-------------------------------------   ---- 
End-of-path arrival time (ps)           8448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell69   1250   1250  41646128  RISE       1
\Gimbal_Encoder:Net_1251\/main_6     macrocell56   7198   8448  41654709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1203\/main_3
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41654745p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8412
-------------------------------------   ---- 
End-of-path arrival time (ps)           8412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell54   1250   1250  41647975  RISE       1
\Handle_Encoder:Net_1203\/main_3     macrocell49   7162   8412  41654745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41654745p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8412
-------------------------------------   ---- 
End-of-path arrival time (ps)           8412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell54   1250   1250  41647975  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_4  macrocell55   7162   8412  41654745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_1
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41654814p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  41644200  RISE       1
\Handle_Encoder:Net_1203\/main_1         macrocell49   7092   8342  41654814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41654814p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8342
-------------------------------------   ---- 
End-of-path arrival time (ps)           8342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  41644200  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_2  macrocell55   7092   8342  41654814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41654872p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q       macrocell66   1250   1250  41644047  RISE       1
\Gimbal_Encoder:Net_1251\/main_1  macrocell56   7034   8284  41654872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_5
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41654928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell68   1250   1250  41644683  RISE       1
\Gimbal_Encoder:Net_1251\/main_5     macrocell56   6979   8229  41654928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 41654931p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell58     4725   8225  41654931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell58         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41654938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                                    macrocell56     1250   1250  41650386  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   4419   5669  41654938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41654938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                                    macrocell56     1250   1250  41650386  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   4418   5668  41654938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 41654987p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     4670   8170  41654987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell44         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1203\/main_2
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41655105p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8052
-------------------------------------   ---- 
End-of-path arrival time (ps)           8052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell53   1250   1250  41648469  RISE       1
\Handle_Encoder:Net_1203\/main_2   macrocell49   6802   8052  41655105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41655105p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8052
-------------------------------------   ---- 
End-of-path arrival time (ps)           8052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell53   1250   1250  41648469  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_3  macrocell55   6802   8052  41655105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1260\/main_2
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41655162p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell54   1250   1250  41647975  RISE       1
\Handle_Encoder:Net_1260\/main_2     macrocell52   6744   7994  41655162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41655162p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q     macrocell54   1250   1250  41647975  RISE       1
\Handle_Encoder:bQuadDec:error\/main_4  macrocell53   6744   7994  41655162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41655310p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  41641640  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_1  macrocell68   6596   7846  41655310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41655432p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  41655432  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell51   6475   7725  41655432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 41655452p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  41655432  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   6454   7704  41655452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell34         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1251\/main_5
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41655515p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell54   1250   1250  41647975  RISE       1
\Handle_Encoder:Net_1251\/main_5     macrocell42   6392   7642  41655515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41655516p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7640
-------------------------------------   ---- 
End-of-path arrival time (ps)           7640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell54   1250   1250  41647975  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_4  macrocell54   6390   7640  41655516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41655569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  41648355  RISE       1
\Handle_Encoder:bQuadDec:error\/main_1   macrocell53   6337   7587  41655569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41655598p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell68   1250   1250  41644683  RISE       1
\Gimbal_Encoder:Net_1203\/main_3     macrocell63   6308   7558  41655598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1251\/main_4
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41655771p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7386
-------------------------------------   ---- 
End-of-path arrival time (ps)           7386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell53   1250   1250  41648469  RISE       1
\Handle_Encoder:Net_1251\/main_4   macrocell42   6136   7386  41655771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41655800p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell52   1250   1250  41645884  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_0  macrocell55   6107   7357  41655800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1260\/main_3
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41655818p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell55   1250   1250  41648037  RISE       1
\Handle_Encoder:Net_1260\/main_3     macrocell52   6089   7339  41655818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41655818p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q     macrocell55   1250   1250  41648037  RISE       1
\Handle_Encoder:bQuadDec:error\/main_5  macrocell53   6089   7339  41655818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41655915p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q       macrocell67   1250   1250  41645516  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_3  macrocell67   5991   7241  41655915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_0
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41656276p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6881
-------------------------------------   ---- 
End-of-path arrival time (ps)           6881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  41648355  RISE       1
\Handle_Encoder:Net_1203\/main_0         macrocell49   5631   6881  41656276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41656276p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6881
-------------------------------------   ---- 
End-of-path arrival time (ps)           6881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  41648355  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_1  macrocell55   5631   6881  41656276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41656362p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  41639804  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6305   9805  41656362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 41656419p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                              macrocell49   1250   1250  41643936  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell48   5487   6737  41656419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell48         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 41656483p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  41644184  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  41644184  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  41644184  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell57     3284   6674  41656483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell57         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Net_1275\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1275\/clock_0
Path slack     : 41656498p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  41644184  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  41644184  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  41644184  RISE       1
\Gimbal_Encoder:Net_1275\/main_1                             macrocell59     3268   6658  41656498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1275\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41656524p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell68   1250   1250  41644683  RISE       1
\Gimbal_Encoder:Net_1260\/main_2     macrocell66   5383   6633  41656524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41656524p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q       macrocell68   1250   1250  41644683  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_4  macrocell68   5383   6633  41656524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41656561p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q         macrocell67   1250   1250  41645516  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_3  macrocell69   5345   6595  41656561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1251\/main_6
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41656627p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6529
-------------------------------------   ---- 
End-of-path arrival time (ps)           6529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell55   1250   1250  41648037  RISE       1
\Handle_Encoder:Net_1251\/main_6     macrocell42   5279   6529  41656627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41656734p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell53   1250   1250  41648469  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_3  macrocell54   5173   6423  41656734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 41656899p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  41654242  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  41654242  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  41654242  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell60     2628   6258  41656899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell60         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41656905p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  41645684  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_2  macrocell68   5002   6252  41656905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 41656919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  41654285  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  41654285  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  41654285  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell46     2607   6237  41656919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell46         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 41656956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  41643148  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  41643148  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  41643148  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell43     2811   6201  41656956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell43         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41657064p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell52   1250   1250  41645884  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_0  macrocell54   4843   6093  41657064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1251\/main_1
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41657064p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell52   1250   1250  41645884  RISE       1
\Handle_Encoder:Net_1251\/main_1  macrocell42   4842   6092  41657064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41657137p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q          macrocell53    1250   1250  41648469  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_3  statusicell2   7780   9030  41657137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41657174p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q     macrocell69   1250   1250  41646128  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_5  macrocell67   4733   5983  41657174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell67         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 41657267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                              macrocell63   1250   1250  41643387  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell62   4640   5890  41657267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell62         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41657321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q       macrocell64   1250   1250  41641640  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell64   4586   5836  41657321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41657337p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  41641640  RISE       1
\Gimbal_Encoder:Net_1251\/main_2         macrocell56   4570   5820  41657337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41657688p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell55   1250   1250  41648037  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_5  macrocell54   4218   5468  41657688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41657728p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  41648355  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_1  macrocell54   4178   5428  41657728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 41657738p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  41657738  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   4169   5419  41657738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell35         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41657813p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  41645684  RISE       1
\Gimbal_Encoder:Net_1203\/main_1         macrocell63   4093   5343  41657813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41657935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  41657935  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell64   3972   5222  41657935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41658068p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q       macrocell51   1250   1250  41644200  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell51   3838   5088  41658068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41658069p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q       macrocell69   1250   1250  41646128  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_5  macrocell69   3838   5088  41658069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 41658239p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  41658239  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   3668   4918  41658239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell38         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41658239p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  41658239  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell64   3668   4918  41658239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_2
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41658273p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  41648355  RISE       1
\Handle_Encoder:Net_1251\/main_2         macrocell42   3634   4884  41658273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41658273p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q       macrocell50   1250   1250  41648355  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell50   3634   4884  41658273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41658302p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  41657738  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell51   3604   4854  41658302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41658448p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7719
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  41642429  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4219   7719  41658448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1260\/main_0
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41658658p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell52   1250   1250  41645884  RISE       1
\Handle_Encoder:Net_1260\/main_0  macrocell52   3249   4499  41658658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41658658p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q             macrocell52   1250   1250  41645884  RISE       1
\Handle_Encoder:bQuadDec:error\/main_0  macrocell53   3249   4499  41658658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41658783p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                macrocell66    1250   1250  41644047  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_2  statusicell4   6134   7384  41658783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41658790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q       macrocell66   1250   1250  41644047  RISE       1
\Gimbal_Encoder:Net_1260\/main_0  macrocell66   3116   4366  41658790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41658790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q               macrocell66   1250   1250  41644047  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_0  macrocell68   3116   4366  41658790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41658841p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7325
-------------------------------------   ---- 
End-of-path arrival time (ps)           7325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                macrocell52    1250   1250  41645884  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_2  statusicell2   6075   7325  41658841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1203\/main_4
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41658970p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell55   1250   1250  41648037  RISE       1
\Handle_Encoder:Net_1203\/main_4     macrocell49   2937   4187  41658970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell49         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41658970p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell55   1250   1250  41648037  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_5  macrocell55   2937   4187  41658970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1260\/main_1
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41659097p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell53   1250   1250  41648469  RISE       1
\Handle_Encoder:Net_1260\/main_1   macrocell52   2810   4060  41659097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41659097p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q       macrocell53   1250   1250  41648469  RISE       1
\Handle_Encoder:bQuadDec:error\/main_3  macrocell53   2810   4060  41659097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Net_1251\/main_0
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41659278p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q       macrocell42   1250   1250  41650955  RISE       1
\Handle_Encoder:Net_1251\/main_0  macrocell42   2628   3878  41659278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41659312p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q       macrocell56   1250   1250  41650386  RISE       1
\Gimbal_Encoder:Net_1251\/main_0  macrocell56   2595   3845  41659312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 41659355p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  41659355  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   2552   3802  41659355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell40         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659356p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  41659355  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell65   2550   3800  41659356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659359p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q       macrocell65   1250   1250  41645684  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell65   2548   3798  41659359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 41659360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  41659360  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2547   3797  41659360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell41         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659361p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  41659360  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell65   2546   3796  41659361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659591p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  41659591  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell51   2316   3566  41659591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell51         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659597p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  41659597  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell50   2310   3560  41659597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 41659597p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  41657935  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   2309   3559  41659597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell37         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 41659612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  41659612  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2295   3545  41659612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell32         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  41659612  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell50   2295   3545  41659612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  41659620  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell64   2286   3536  41659620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell64         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 41659622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  41659622  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   2285   3535  41659622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell31         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  41659622  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell50   2285   3535  41659622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell50         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659663p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  41659663  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell65   2243   3493  41659663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41662144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                             macrocell52    1250   1250  41645884  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   3273   4523  41662144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell1        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41662286p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41666667
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                             macrocell66    1250   1250  41644047  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3131   4381  41662286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

