# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Booth.srcs/sources_1/new/addn.vhd" \
"../../../../Booth.srcs/sources_1/new/fd.vhd" \
"../../../../Booth.srcs/sources_1/new/fdn.vhd" \
"../../../../Booth.srcs/sources_1/new/fsm_cmd.vhd" \
"../../../../Booth.srcs/sources_1/new/srrn.vhd" \
"../../../../Booth.srcs/sources_1/new/mul_booth.vhd" \
"../../../../Booth.srcs/sim_1/new/booth_mul_tb.vhd" \

# Do not sort compile order
nosort
