From e535cd5fe4ed6b3cec70afe185b6d2ba9e8a98c1 Mon Sep 17 00:00:00 2001
From: Luochongjun <luochongjun@gl-inet.com>
Date: Wed, 2 Jun 2021 17:43:03 +0800
Subject: [PATCH] Kernel: support SPI nand GD5F1GQ5UE

Signed-off-by: Luochongjun <luochongjun@gl-inet.com>
---
 ...inand-gigadevice-Add-support-for-GD5F1GQ5UE.patch | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)
 create mode 100644 target/linux/generic/pending-5.4/499-mtd-spinand-gigadevice-Add-support-for-GD5F1GQ5UE.patch

diff --git a/target/linux/generic/pending-5.4/499-mtd-spinand-gigadevice-Add-support-for-GD5F1GQ5UE.patch b/target/linux/generic/pending-5.4/499-mtd-spinand-gigadevice-Add-support-for-GD5F1GQ5UE.patch
new file mode 100644
index 0000000..f264cd6
--- /dev/null
+++ b/target/linux/generic/pending-5.4/499-mtd-spinand-gigadevice-Add-support-for-GD5F1GQ5UE.patch
@@ -0,0 +1,20 @@
+Index: linux-5.4.111/drivers/mtd/nand/spi/gigadevice.c
+===================================================================
+--- linux-5.4.111.orig/drivers/mtd/nand/spi/gigadevice.c
++++ linux-5.4.111/drivers/mtd/nand/spi/gigadevice.c
+@@ -278,6 +278,15 @@ static const struct spinand_info gigadev
+ 		     SPINAND_HAS_QE_BIT,
+ 		     SPINAND_ECCINFO(&gd5fxgq4_variant2_ooblayout,
+ 				     gd5fxgq4uexxg_ecc_get_status)),
++	SPINAND_INFO("GD5F1GQ4UExxG", 0x51,
++		     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),
++		     NAND_ECCREQ(8, 512),
++		     SPINAND_INFO_OP_VARIANTS(&read_cache_variants,
++					      &write_cache_variants,
++					      &update_cache_variants),
++		     SPINAND_HAS_QE_BIT,
++		     SPINAND_ECCINFO(&gd5fxgq4_variant2_ooblayout,
++				     gd5fxgq4uexxg_ecc_get_status)),
+ 	SPINAND_INFO("GD5F1GQ4UFxxG", 0xb148,
+ 		     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),
+ 		     NAND_ECCREQ(8, 512),
-- 
2.7.4

