TimeQuest Timing Analyzer report for signal_adc_fsmc
Wed Feb 04 16:00:32 2026
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 125C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 125C Model Setup Summary
  9. Slow 1200mV 125C Model Hold Summary
 10. Slow 1200mV 125C Model Recovery Summary
 11. Slow 1200mV 125C Model Removal Summary
 12. Slow 1200mV 125C Model Minimum Pulse Width Summary
 13. Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 125C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 125c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; signal_adc_fsmc                                     ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YE144A7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; signal_adc_fsmc.sdc ; OK     ; Wed Feb 04 16:00:30 2026 ;
+---------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_20mhz                                            ; Base      ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_20mhz }                                            ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 12.500 ; 80.0 MHz  ; 0.000 ; 6.250  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_20mhz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 141.86 MHz ; 141.86 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.451 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.406 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.911  ; 0.000         ;
; clk_20mhz                                            ; 24.865 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.451 ; read_index[11]    ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.972      ;
; 5.458 ; read_index[6]     ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.965      ;
; 5.560 ; read_index[11]    ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.863      ;
; 5.567 ; read_index[6]     ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.856      ;
; 5.575 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.277      ; 7.244      ;
; 5.579 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.265      ;
; 5.582 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.277      ; 7.237      ;
; 5.589 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.255      ;
; 5.621 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.220      ;
; 5.628 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 7.213      ;
; 5.649 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.308      ; 7.201      ;
; 5.651 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.308      ; 7.199      ;
; 5.652 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 7.197      ;
; 5.654 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 7.195      ;
; 5.693 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.155      ;
; 5.695 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.153      ;
; 5.699 ; read_index[11]    ; read_index[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.723      ;
; 5.706 ; read_index[6]     ; read_index[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.716      ;
; 5.718 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.308      ; 7.132      ;
; 5.721 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 7.128      ;
; 5.722 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 7.127      ;
; 5.724 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 7.125      ;
; 5.725 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.311      ; 7.128      ;
; 5.729 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.116      ;
; 5.735 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.311      ; 7.118      ;
; 5.736 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.109      ;
; 5.762 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.086      ;
; 5.772 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.082      ;
; 5.779 ; read_index[7]     ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.644      ;
; 5.782 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.072      ;
; 5.789 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.311      ; 7.064      ;
; 5.791 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 7.058      ;
; 5.799 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.311      ; 7.054      ;
; 5.802 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.310      ; 7.050      ;
; 5.811 ; sample_counter[5] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.811 ; sample_counter[5] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.610      ;
; 5.812 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.310      ; 7.040      ;
; 5.813 ; sample_counter[6] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.813 ; sample_counter[6] ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.608      ;
; 5.822 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.032      ;
; 5.832 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.022      ;
; 5.833 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.011      ;
; 5.840 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.004      ;
; 5.857 ; read_index[12]    ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.566      ;
; 5.865 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 6.978      ;
; 5.875 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.301      ; 6.968      ;
; 5.880 ; sample_counter[4] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.880 ; sample_counter[4] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.541      ;
; 5.881 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 6.973      ;
; 5.886 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 6.958      ;
; 5.888 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 6.966      ;
; 5.888 ; read_index[7]     ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.535      ;
; 5.893 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 6.951      ;
; 5.896 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 6.948      ;
; 5.903 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.277      ; 6.916      ;
; 5.910 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.277      ; 6.909      ;
; 5.911 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 6.933      ;
; 5.920 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 6.942      ;
; 5.926 ; read_index[12]    ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.074     ; 6.497      ;
; 5.927 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.320      ; 6.935      ;
; 5.942 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.308      ; 6.908      ;
; 5.945 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 6.904      ;
; 5.949 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 6.892      ;
; 5.950 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.299      ; 6.891      ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.406 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.081      ;
; 0.407 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.082      ;
; 0.428 ; read_index[10]              ; read_index[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[6]               ; read_index[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[7]               ; read_index[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[5]               ; read_index[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ack_delay[1]                ; ack_delay[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[4]               ; read_index[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_active                 ; read_active                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ack_delay[0]                ; ack_delay[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[2]               ; read_index[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[11]              ; read_index[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[1]               ; read_index[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[9]               ; read_index[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[13]              ; read_index[13]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[8]               ; read_index[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.429 ; capture_active              ; capture_active                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.089      ;
; 0.429 ; ema_pulse_n_reg             ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; measurement_active          ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.429 ; capture_done                ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.692      ;
; 0.433 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.107      ;
; 0.438 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.112      ;
; 0.444 ; adc_buffer_rtl_0_bypass[35] ; fsmc_data_out[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.708      ;
; 0.447 ; oe_sync[0]                  ; oe_sync[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.710      ;
; 0.448 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.121      ;
; 0.451 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.122      ;
; 0.451 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.126      ;
; 0.459 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.119      ;
; 0.460 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.134      ;
; 0.460 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.135      ;
; 0.467 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.127      ;
; 0.470 ; start_capture_flag          ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.470 ; start_sync[0]               ; start_sync[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.733      ;
; 0.472 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.143      ;
; 0.472 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.145      ;
; 0.472 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.132      ;
; 0.475 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.146      ;
; 0.475 ; sample_counter[13]          ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.740      ;
; 0.476 ; start_capture_flag          ; capture_active                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.507 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.167      ;
; 0.570 ; adc_buffer_rtl_0_bypass[29] ; fsmc_data_out[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.834      ;
; 0.632 ; capture_active              ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.895      ;
; 0.659 ; adc_buffer_rtl_0_bypass[37] ; fsmc_data_out[8]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.923      ;
; 0.659 ; adc_buffer_rtl_0_bypass[33] ; fsmc_data_out[4]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.923      ;
; 0.661 ; adc_buffer_rtl_0_bypass[39] ; fsmc_data_out[10]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.925      ;
; 0.661 ; adc_buffer_rtl_0_bypass[30] ; fsmc_data_out[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.925      ;
; 0.663 ; adc_buffer_rtl_0_bypass[32] ; fsmc_data_out[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.927      ;
; 0.673 ; counter[9]                  ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.936      ;
; 0.673 ; counter[7]                  ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.936      ;
; 0.676 ; counter[19]                 ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.939      ;
; 0.676 ; counter[18]                 ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.939      ;
; 0.677 ; counter[8]                  ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.940      ;
; 0.677 ; counter[6]                  ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.940      ;
; 0.678 ; adc_buffer_rtl_0_bypass[38] ; fsmc_data_out[9]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.942      ;
; 0.679 ; sample_counter[11]          ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.944      ;
; 0.679 ; sample_counter[12]          ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.944      ;
; 0.679 ; sample_counter[10]          ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.944      ;
; 0.679 ; counter[11]                 ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.942      ;
; 0.679 ; sample_counter[5]           ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.944      ;
; 0.679 ; sample_counter[3]           ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.944      ;
; 0.679 ; sample_counter[2]           ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.944      ;
; 0.680 ; counter[1]                  ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; counter[15]                 ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; counter[20]                 ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; counter[13]                 ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; sample_counter[9]           ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.945      ;
; 0.680 ; sample_counter[4]           ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.945      ;
; 0.681 ; sample_counter[7]           ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.946      ;
; 0.682 ; counter[3]                  ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.945      ;
; 0.682 ; adc_buffer_rtl_0_bypass[36] ; fsmc_data_out[7]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.683 ; counter[21]                 ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.946      ;
; 0.683 ; counter[12]                 ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.946      ;
; 0.683 ; counter[10]                 ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.946      ;
; 0.683 ; sample_counter[8]           ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.948      ;
; 0.684 ; counter[16]                 ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.947      ;
; 0.684 ; counter[14]                 ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.947      ;
; 0.684 ; sample_counter[6]           ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.949      ;
; 0.689 ; counter[17]                 ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.952      ;
; 0.694 ; counter[22]                 ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.957      ;
; 0.697 ; counter[23]                 ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.960      ;
; 0.697 ; counter[5]                  ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.960      ;
; 0.698 ; counter[2]                  ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.701 ; counter[4]                  ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.701 ; sample_counter[1]           ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.966      ;
; 0.704 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.378      ;
; 0.705 ; start_sync[0]               ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.968      ;
; 0.705 ; sample_counter[11]          ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.380      ;
; 0.706 ; sample_counter[9]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.381      ;
; 0.707 ; sample_counter[0]           ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.972      ;
; 0.708 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.381      ;
; 0.720 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.393      ;
; 0.720 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.395      ;
; 0.722 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.393      ;
; 0.723 ; ack_delay[0]                ; ack_delay[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.987      ;
; 0.724 ; sample_counter[6]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.384      ;
; 0.725 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a8~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.399      ;
; 0.726 ; start_sync[1]               ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.989      ;
; 0.726 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.386      ;
; 0.726 ; counter[0]                  ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.989      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                       ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 158.1 MHz ; 158.1 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.175 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.922  ; 0.000         ;
; clk_20mhz                                            ; 24.889 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.175 ; read_index[11]    ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 6.265      ;
; 6.182 ; read_index[6]     ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 6.258      ;
; 6.242 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.226      ; 6.512      ;
; 6.249 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.226      ; 6.505      ;
; 6.249 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.524      ;
; 6.256 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.517      ;
; 6.295 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.476      ;
; 6.302 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.469      ;
; 6.310 ; read_index[11]    ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 6.130      ;
; 6.317 ; read_index[6]     ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 6.123      ;
; 6.393 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.382      ;
; 6.399 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.383      ;
; 6.400 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.375      ;
; 6.406 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.376      ;
; 6.425 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.350      ;
; 6.428 ; read_index[11]    ; read_index[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 6.010      ;
; 6.431 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.344      ;
; 6.431 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.348      ;
; 6.435 ; read_index[7]     ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 6.005      ;
; 6.435 ; read_index[6]     ; read_index[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 6.003      ;
; 6.437 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.342      ;
; 6.447 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.328      ;
; 6.453 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.326      ;
; 6.454 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.320      ;
; 6.455 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.253      ; 6.326      ;
; 6.460 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.314      ;
; 6.461 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.319      ;
; 6.461 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.321      ;
; 6.462 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.253      ; 6.319      ;
; 6.468 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.314      ;
; 6.468 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.312      ;
; 6.475 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.301      ;
; 6.476 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.298      ;
; 6.479 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.295      ;
; 6.481 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.295      ;
; 6.481 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.304      ;
; 6.486 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.288      ;
; 6.488 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.297      ;
; 6.497 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.279      ;
; 6.502 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.226      ; 6.252      ;
; 6.502 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.280      ;
; 6.509 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.273      ;
; 6.509 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.264      ;
; 6.509 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.263      ;
; 6.512 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.262      ;
; 6.516 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.244      ; 6.256      ;
; 6.519 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.255      ;
; 6.520 ; read_index[12]    ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 5.920      ;
; 6.547 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 6.239      ;
; 6.554 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 6.232      ;
; 6.555 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.216      ;
; 6.570 ; read_index[7]     ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 5.870      ;
; 6.587 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.226      ; 6.167      ;
; 6.594 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.179      ;
; 6.634 ; sample_counter[5] ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.634 ; sample_counter[5] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.804      ;
; 6.640 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.243      ; 6.131      ;
; 6.640 ; sample_counter[6] ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.640 ; sample_counter[6] ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.798      ;
; 6.643 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.132      ;
; 6.649 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.130      ;
; 6.653 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.122      ;
; 6.655 ; read_index[12]    ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.060     ; 5.785      ;
; 6.656 ; sample_counter[4] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
; 6.656 ; sample_counter[4] ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.782      ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.344 ; read_index[7]               ; read_index[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[13]              ; read_index[13]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[10]              ; read_index[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[6]               ; read_index[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[5]               ; read_index[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ack_delay[1]                ; ack_delay[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[4]               ; read_index[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_active                 ; read_active                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ack_delay[0]                ; ack_delay[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[2]               ; read_index[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[11]              ; read_index[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[1]               ; read_index[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[9]               ; read_index[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[8]               ; read_index[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; capture_active              ; capture_active                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; ema_pulse_n_reg             ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; measurement_active          ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; capture_done                ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.397 ; adc_buffer_rtl_0_bypass[35] ; fsmc_data_out[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.626      ;
; 0.399 ; oe_sync[0]                  ; oe_sync[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.628      ;
; 0.404 ; start_capture_flag          ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.633      ;
; 0.410 ; sample_counter[13]          ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.640      ;
; 0.412 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 0.977      ;
; 0.413 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 0.977      ;
; 0.420 ; start_sync[0]               ; start_sync[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.649      ;
; 0.422 ; start_capture_flag          ; capture_active                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.651      ;
; 0.442 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 0.996      ;
; 0.447 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.010      ;
; 0.451 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.014      ;
; 0.455 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.017      ;
; 0.457 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.018      ;
; 0.457 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.022      ;
; 0.459 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.023      ;
; 0.463 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.026      ;
; 0.469 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.023      ;
; 0.471 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.025      ;
; 0.473 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.027      ;
; 0.475 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.036      ;
; 0.476 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.038      ;
; 0.478 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.039      ;
; 0.505 ; adc_buffer_rtl_0_bypass[29] ; fsmc_data_out[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.513 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.067      ;
; 0.562 ; capture_active              ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.576 ; adc_buffer_rtl_0_bypass[37] ; fsmc_data_out[8]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.577 ; adc_buffer_rtl_0_bypass[39] ; fsmc_data_out[10]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; adc_buffer_rtl_0_bypass[33] ; fsmc_data_out[4]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.806      ;
; 0.580 ; adc_buffer_rtl_0_bypass[30] ; fsmc_data_out[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.582 ; adc_buffer_rtl_0_bypass[32] ; fsmc_data_out[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.586 ; counter[9]                  ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.815      ;
; 0.588 ; counter[7]                  ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.817      ;
; 0.591 ; counter[8]                  ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.820      ;
; 0.592 ; counter[11]                 ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.821      ;
; 0.592 ; sample_counter[5]           ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; counter[1]                  ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.593 ; counter[15]                 ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.594 ; counter[19]                 ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.823      ;
; 0.594 ; counter[18]                 ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.823      ;
; 0.595 ; sample_counter[12]          ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; sample_counter[4]           ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; counter[6]                  ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.824      ;
; 0.595 ; sample_counter[2]           ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.596 ; sample_counter[11]          ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; counter[13]                 ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; counter[20]                 ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; sample_counter[10]          ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; sample_counter[3]           ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; counter[3]                  ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.826      ;
; 0.597 ; sample_counter[9]           ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; sample_counter[7]           ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; counter[21]                 ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; counter[14]                 ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; counter[12]                 ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; counter[10]                 ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.599 ; counter[17]                 ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; counter[16]                 ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; sample_counter[8]           ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; sample_counter[6]           ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.601 ; adc_buffer_rtl_0_bypass[38] ; fsmc_data_out[9]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.831      ;
; 0.604 ; adc_buffer_rtl_0_bypass[36] ; fsmc_data_out[7]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.834      ;
; 0.608 ; counter[22]                 ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.837      ;
; 0.610 ; counter[23]                 ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.839      ;
; 0.612 ; counter[4]                  ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.841      ;
; 0.612 ; counter[2]                  ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.841      ;
; 0.612 ; counter[5]                  ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.841      ;
; 0.614 ; sample_counter[1]           ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.844      ;
; 0.615 ; sample_counter[0]           ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.622 ; start_sync[0]               ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.851      ;
; 0.626 ; start_sync[1]               ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.855      ;
; 0.632 ; ack_delay[0]                ; ack_delay[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.862      ;
; 0.632 ; counter[0]                  ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.861      ;
; 0.644 ; start_capture_flag          ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.873      ;
; 0.658 ; prev_oe                     ; fsmc_data_out[13]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.888      ;
; 0.665 ; sample_counter[11]          ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.230      ;
; 0.667 ; sample_counter[9]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.231      ;
; 0.667 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.232      ;
; 0.669 ; adc_buffer_rtl_0_bypass[31] ; fsmc_data_out[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.898      ;
; 0.678 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.240      ;
; 0.678 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.243      ;
; 0.681 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.235      ;
; 0.681 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.244      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.160 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.165 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.951  ; 0.000         ;
; clk_20mhz                                            ; 24.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.160 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.489      ;
; 9.166 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.480      ;
; 9.166 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.480      ;
; 9.167 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.482      ;
; 9.168 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.478      ;
; 9.168 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.478      ;
; 9.186 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.460      ;
; 9.186 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.460      ;
; 9.190 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.137      ; 3.455      ;
; 9.190 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.128      ; 3.446      ;
; 9.191 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.455      ;
; 9.192 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.137      ; 3.453      ;
; 9.195 ; read_index[11]    ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.032     ; 3.261      ;
; 9.197 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.128      ; 3.439      ;
; 9.198 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.448      ;
; 9.202 ; read_index[6]     ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.032     ; 3.254      ;
; 9.210 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.137      ; 3.435      ;
; 9.211 ; sample_counter[5] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.436      ;
; 9.213 ; sample_counter[6] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.434      ;
; 9.223 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.143      ; 3.428      ;
; 9.230 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.143      ; 3.421      ;
; 9.231 ; sample_counter[4] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.416      ;
; 9.240 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.413      ;
; 9.241 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.412      ;
; 9.247 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.406      ;
; 9.248 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.405      ;
; 9.272 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.380      ;
; 9.279 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.373      ;
; 9.280 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.366      ;
; 9.280 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a10~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.366      ;
; 9.291 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.358      ;
; 9.299 ; read_index[11]    ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.032     ; 3.157      ;
; 9.299 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.353      ;
; 9.301 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.348      ;
; 9.304 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.137      ; 3.341      ;
; 9.306 ; read_index[6]     ; adc_buffer_rtl_0_bypass[22]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.032     ; 3.150      ;
; 9.306 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.346      ;
; 9.309 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.340      ;
; 9.312 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.338      ;
; 9.314 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.333      ;
; 9.316 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.333      ;
; 9.319 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.331      ;
; 9.319 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.334      ;
; 9.321 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.326      ;
; 9.321 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.128      ; 3.315      ;
; 9.322 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.324      ;
; 9.325 ; sample_counter[7] ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~porta_we_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.139      ; 3.322      ;
; 9.326 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.327      ;
; 9.326 ; read_index[12]    ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.032     ; 3.130      ;
; 9.331 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.128      ; 3.305      ;
; 9.332 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.314      ;
; 9.335 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.321      ;
; 9.336 ; read_index[7]     ; adc_buffer_rtl_0_bypass[28]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.032     ; 3.120      ;
; 9.342 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a20~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.314      ;
; 9.354 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.143      ; 3.297      ;
; 9.360 ; read_index[11]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.289      ;
; 9.364 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.143      ; 3.287      ;
; 9.367 ; read_index[6]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.282      ;
; 9.368 ; sample_counter[5] ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; read_index[11]    ; read_index[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.368 ; sample_counter[5] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.086      ;
; 9.370 ; sample_counter[6] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.370 ; sample_counter[6] ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.084      ;
; 9.371 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.282      ;
; 9.372 ; read_index[12]    ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.281      ;
; 9.375 ; read_index[6]     ; read_index[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.079      ;
; 9.381 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.272      ;
; 9.382 ; read_index[7]     ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.271      ;
; 9.388 ; sample_counter[4] ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.066      ;
; 9.388 ; sample_counter[4] ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.066      ;
; 9.388 ; sample_counter[4] ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.066      ;
; 9.388 ; sample_counter[4] ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.066      ;
; 9.388 ; sample_counter[4] ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.066      ;
; 9.388 ; sample_counter[4] ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.066      ;
; 9.388 ; sample_counter[4] ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.066      ;
; 9.388 ; sample_counter[4] ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.034     ; 3.066      ;
+-------+-------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.165 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.482      ;
; 0.167 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.484      ;
; 0.179 ; read_index[13]              ; read_index[13]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; read_active                 ; read_active                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ack_delay[1]                ; ack_delay[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ack_delay[0]                ; ack_delay[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; read_index[10]              ; read_index[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[6]               ; read_index[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[7]               ; read_index[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; capture_active              ; capture_active                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[5]               ; read_index[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ema_pulse_n_reg             ; ema_pulse_n_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[4]               ; read_index[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; measurement_active          ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[2]               ; read_index[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; capture_done                ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[11]              ; read_index[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[1]               ; read_index[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[9]               ; read_index[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[8]               ; read_index[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.185 ; adc_buffer_rtl_0_bypass[35] ; fsmc_data_out[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.301      ;
; 0.186 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.498      ;
; 0.186 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.502      ;
; 0.186 ; oe_sync[0]                  ; oe_sync[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.503      ;
; 0.188 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.505      ;
; 0.189 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.505      ;
; 0.195 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.509      ;
; 0.196 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.512      ;
; 0.196 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.509      ;
; 0.198 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.510      ;
; 0.199 ; start_capture_flag          ; capture_active                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.315      ;
; 0.199 ; start_sync[0]               ; start_sync[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.315      ;
; 0.202 ; start_capture_flag          ; capture_done                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.318      ;
; 0.203 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.514      ;
; 0.203 ; sample_counter[13]          ; sample_counter[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.319      ;
; 0.206 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.520      ;
; 0.208 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.521      ;
; 0.208 ; sample_counter[4]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.521      ;
; 0.208 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.519      ;
; 0.220 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.532      ;
; 0.239 ; adc_buffer_rtl_0_bypass[29] ; fsmc_data_out[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.356      ;
; 0.262 ; capture_active              ; adc_buffer_rtl_0_bypass[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.378      ;
; 0.277 ; adc_buffer_rtl_0_bypass[37] ; fsmc_data_out[8]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; adc_buffer_rtl_0_bypass[30] ; fsmc_data_out[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.278 ; adc_buffer_rtl_0_bypass[39] ; fsmc_data_out[10]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; adc_buffer_rtl_0_bypass[33] ; fsmc_data_out[4]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.279 ; adc_buffer_rtl_0_bypass[32] ; fsmc_data_out[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.396      ;
; 0.283 ; counter[9]                  ; counter[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.399      ;
; 0.285 ; counter[19]                 ; counter[19]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.285 ; counter[8]                  ; counter[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.286 ; adc_buffer_rtl_0_bypass[38] ; fsmc_data_out[9]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; counter[6]                  ; counter[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.402      ;
; 0.287 ; counter[20]                 ; counter[20]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; counter[11]                 ; counter[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; counter[7]                  ; counter[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.288 ; counter[3]                  ; counter[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[18]                 ; counter[18]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[1]                  ; counter[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[15]                 ; counter[15]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[13]                 ; counter[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[12]                 ; counter[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[5]           ; sample_counter[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; sample_counter[11]          ; sample_counter[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter[21]                 ; counter[21]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; adc_buffer_rtl_0_bypass[36] ; fsmc_data_out[7]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; counter[14]                 ; counter[14]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[12]          ; sample_counter[12]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[9]           ; sample_counter[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter[10]                 ; counter[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[7]           ; sample_counter[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[4]           ; sample_counter[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[3]           ; sample_counter[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[2]           ; sample_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.290 ; counter[16]                 ; counter[16]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; sample_counter[10]          ; sample_counter[10]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; sample_counter[8]           ; sample_counter[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; sample_counter[6]           ; sample_counter[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.291 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.608      ;
; 0.292 ; counter[17]                 ; counter[17]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.295 ; counter[22]                 ; counter[22]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.411      ;
; 0.296 ; counter[4]                  ; counter[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.412      ;
; 0.296 ; counter[5]                  ; counter[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.412      ;
; 0.297 ; counter[23]                 ; counter[23]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.413      ;
; 0.299 ; counter[2]                  ; counter[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.299 ; sample_counter[1]           ; sample_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.415      ;
; 0.300 ; start_sync[0]               ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.300 ; sample_counter[0]           ; sample_counter[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.303 ; sample_counter[9]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.620      ;
; 0.304 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.616      ;
; 0.305 ; ack_delay[0]                ; ack_delay[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.306 ; sample_counter[11]          ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.623      ;
; 0.307 ; adc_buffer_rtl_0_bypass[31] ; fsmc_data_out[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.423      ;
; 0.308 ; counter[0]                  ; counter[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.424      ;
; 0.309 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.626      ;
; 0.313 ; start_sync[1]               ; measurement_active                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.429      ;
; 0.313 ; sample_counter[3]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.624      ;
; 0.315 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.632      ;
; 0.315 ; sample_counter[5]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.632      ;
; 0.315 ; sample_counter[6]           ; altsyncram:adc_buffer_rtl_0|altsyncram_r7h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.632      ;
+-------+-----------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 5.451 ; 0.165 ; N/A      ; N/A     ; 5.911               ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 24.629              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.451 ; 0.165 ; N/A      ; N/A     ; 5.911               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ON_32         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CTRL_SW       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P         ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; FSMC_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P(n)      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_20mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; START_FPGA              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; FPGA_OE                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.0175 V           ; 0.144 V                              ; 0.028 V                              ; 2.72e-10 s                  ; 3.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.0175 V          ; 0.144 V                             ; 0.028 V                             ; 2.72e-10 s                 ; 3.76e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.35 V              ; -0.0127 V           ; 0.1 V                                ; 0.049 V                              ; 4.56e-10 s                  ; 5.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.35 V             ; -0.0127 V          ; 0.1 V                               ; 0.049 V                             ; 4.56e-10 s                 ; 5.98e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.76 V              ; -0.0227 V           ; 0.154 V                              ; 0.031 V                              ; 2.58e-10 s                  ; 2.94e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.76 V             ; -0.0227 V          ; 0.154 V                             ; 0.031 V                             ; 2.58e-10 s                 ; 2.94e-10 s                 ; No                        ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9516     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9516     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_20mhz                                            ; clk_20mhz                                            ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Feb 04 16:00:28 2026
Info: Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (332104): Reading SDC File: 'signal_adc_fsmc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(50): *|pll_20_to_80|*clk[0] could not be matched with a clock File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332049): Ignored set_clock_groups at signal_adc_fsmc.sdc(50): Argument -group with value [get_clocks {*|pll_20_to_80|*clk[0]}] contains zero elements File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {*|pll_20_to_80|*clk[0]}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(53): clk_80mhz could not be matched with a clock File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_input_delay at signal_adc_fsmc.sdc(53): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
    Info (332050): set_input_delay -clock [get_clocks {clk_80mhz}] -max 5.000 [get_ports {FPGA_OE}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(54): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 3.000 [get_ports {FSMC_D[*]}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(60): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 1.000 [get_ports {ON_32}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(61): pulse_active could not be matched with a register File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Warning (332049): Ignored set_max_delay at signal_adc_fsmc.sdc(61): Argument <from> is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
    Info (332050): set_max_delay -from [get_registers {pulse_active}] -to [get_ports {ON_32}] 2.000 File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Info (332146): Worst-case setup slack is 5.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.451               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.406               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.911               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.865               0.000 clk_20mhz 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.175               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.922
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.922               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.889               0.000 clk_20mhz 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.160               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.951
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.951               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.629               0.000 clk_20mhz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4727 megabytes
    Info: Processing ended: Wed Feb 04 16:00:32 2026
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


