#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 11 20:13:01 2019
# Process ID: 14187
# Current directory: /home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'seven_segment[0]'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_segment[1]'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_segment[2]'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_segment[3]'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_segment[4]'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_segment[5]'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_segment[6]'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_segment[7]'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_segment'. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/constrs_1/new/ssd_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

14 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1635.043 ; gain = 437.621 ; free physical = 9025 ; free virtual = 26924
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file design_1_processing_system7_0_0.hwdef does not exist for instance design_1_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1635.043 ; gain = 0.000 ; free physical = 9020 ; free virtual = 26919

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 178cd6d96

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2051.590 ; gain = 416.547 ; free physical = 8655 ; free virtual = 26554

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11741056c

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8656 ; free virtual = 26556
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15ecae878

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8656 ; free virtual = 26556
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11789609b

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8656 ; free virtual = 26556
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 258 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11789609b

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8656 ; free virtual = 26556
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a341eb7b

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8656 ; free virtual = 26556
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a341eb7b

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8656 ; free virtual = 26555
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8656 ; free virtual = 26555
Ending Logic Optimization Task | Checksum: 1a341eb7b

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8656 ; free virtual = 26555

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a341eb7b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8655 ; free virtual = 26555

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a341eb7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.590 ; gain = 0.000 ; free physical = 8655 ; free virtual = 26555
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 9 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2051.590 ; gain = 416.547 ; free physical = 8655 ; free virtual = 26555
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2083.605 ; gain = 0.000 ; free physical = 8647 ; free virtual = 26546
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2171.648 ; gain = 0.000 ; free physical = 8637 ; free virtual = 26537
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 175d8e892

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2171.648 ; gain = 0.000 ; free physical = 8637 ; free virtual = 26537
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.648 ; gain = 0.000 ; free physical = 8637 ; free virtual = 26537

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 70b060e9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2171.648 ; gain = 0.000 ; free physical = 8636 ; free virtual = 26536

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1984fb3be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2171.648 ; gain = 0.000 ; free physical = 8633 ; free virtual = 26532

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1984fb3be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2171.648 ; gain = 0.000 ; free physical = 8633 ; free virtual = 26532
Phase 1 Placer Initialization | Checksum: 1984fb3be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2171.648 ; gain = 0.000 ; free physical = 8633 ; free virtual = 26532

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c968bd20

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2210.691 ; gain = 39.043 ; free physical = 8625 ; free virtual = 26524

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8626 ; free virtual = 26526

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1aa1b8b06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526
Phase 2 Global Placement | Checksum: 172d4cb24

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26525

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 172d4cb24

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25030b973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8625 ; free virtual = 26525

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be8599fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8625 ; free virtual = 26525

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1be8599fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8625 ; free virtual = 26525

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b701bebb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8623 ; free virtual = 26523

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 267c384c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8623 ; free virtual = 26523

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 267c384c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8623 ; free virtual = 26523
Phase 3 Detail Placement | Checksum: 267c384c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8623 ; free virtual = 26523

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2175bf33f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2175bf33f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.802. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b86d7908

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526
Phase 4.1 Post Commit Optimization | Checksum: 1b86d7908

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b86d7908

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b86d7908

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19c6158cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19c6158cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8626 ; free virtual = 26526
Ending Placer Task | Checksum: 1400db847

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.703 ; gain = 63.055 ; free physical = 8630 ; free virtual = 26529
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 9 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8624 ; free virtual = 26524
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8616 ; free virtual = 26516
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8623 ; free virtual = 26523
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8624 ; free virtual = 26523
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d2b215d5 ConstDB: 0 ShapeSum: 6d5ba272 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e8e9e2ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8545 ; free virtual = 26444
Post Restoration Checksum: NetGraph: b726c29 NumContArr: dd777683 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e8e9e2ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8545 ; free virtual = 26444

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e8e9e2ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8515 ; free virtual = 26415

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e8e9e2ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8515 ; free virtual = 26415
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7d6a79e2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8510 ; free virtual = 26409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.796 | TNS=0.000  | WHS=-0.190 | THS=-22.977|

Phase 2 Router Initialization | Checksum: 13f0b983c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8510 ; free virtual = 26409

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d856d75c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8511 ; free virtual = 26411

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.574 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2c287da3a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.574 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18317b4a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411
Phase 4 Rip-up And Reroute | Checksum: 18317b4a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18317b4a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18317b4a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411
Phase 5 Delay and Skew Optimization | Checksum: 18317b4a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12e9de204

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.689 | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cf96cc8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411
Phase 6 Post Hold Fix | Checksum: cf96cc8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.723677 %
  Global Horizontal Routing Utilization  = 1.11006 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14b6f0073

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8512 ; free virtual = 26411

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14b6f0073

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8511 ; free virtual = 26410

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19f800935

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8511 ; free virtual = 26410

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.689 | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19f800935

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8511 ; free virtual = 26410
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8541 ; free virtual = 26441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 9 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8541 ; free virtual = 26441
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2234.703 ; gain = 0.000 ; free physical = 8536 ; free virtual = 26435
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/user/Documents/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 9 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 20:14:20 2019...
