Problem: Prob140_fsm_hdlc
Code file: results\llama3_2_3b_0shot_temp0_0_topP0_01\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 7):

results\llama3_2_3b_0shot_temp0_0_topP0_01\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01.sv:53: syntax error
results\llama3_2_3b_0shot_temp0_0_topP0_01\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01.sv:53: syntax error
results\llama3_2_3b_0shot_temp0_0_topP0_01\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01.sv:53: Syntax in assignment statement l-value.
results\llama3_2_3b_0shot_temp0_0_topP0_01\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01.sv:55: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob140_fsm_hdlc_test.sv:9: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob140_fsm_hdlc_test.sv:12: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob140_fsm_hdlc_test.sv:13: Syntax in assignment statement l-value.
