#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 10 11:47:15 2017
# Process ID: 8908
# Current directory: C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 310.285 ; gain = 70.121
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 393.430 ; gain = 183.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_0_0' (1#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'design_1_axi_quad_spi_0_0' requires 33 connections, but only 27 given [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:184]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (2#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:212]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (3#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (4#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (5#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 126 connections, but only 107 given [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:252]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:508]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1290]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (6#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1290]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1422]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (7#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1422]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1788]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (8#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1788]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2REGHR' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1934]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (9#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2REGHR' (10#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1934]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1R40M8T' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:2216]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (11#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1R40M8T' (12#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:2216]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (13#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awready' does not match port width (3) of module 'design_1_xbar_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1275]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (6) of module 'design_1_xbar_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1278]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bvalid' does not match port width (3) of module 'design_1_xbar_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1279]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_wready' does not match port width (3) of module 'design_1_xbar_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1285]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1249]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (14#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:508]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1554]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (15#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (16#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1700]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (17#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (18#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1746]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (19#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (20#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1554]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (21#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:496]
INFO: [Synth 8-256] done synthesizing module 'design_1' (22#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (23#1) [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 431.867 ; gain = 222.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 431.867 ; gain = 222.285
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:2157]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_1' instantiated as 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:2323]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_quad_spi_0_0' instantiated as 'design_1_i/axi_quad_spi_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:184]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_uartlite_0_0' instantiated as 'design_1_i/axi_uartlite_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:212]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_1_0' instantiated as 'design_1_i/clk_wiz_1' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:234]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1679]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dlmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/dlmb_v10' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1700]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_bram_if_cntlr_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1725]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ilmb_v10_0' instantiated as 'design_1_i/microblaze_0_local_memory/ilmb_v10' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1746]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_lmb_bram_0' instantiated as 'design_1_i/microblaze_0_local_memory/lmb_bram' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1771]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_mdm_1_0' instantiated as 'design_1_i/mdm_1' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:239]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_microblaze_0_0' instantiated as 'design_1_i/microblaze_0' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:252]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_1_100M_0' instantiated as 'design_1_i/rst_clk_wiz_1_100M' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:496]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/microblaze_0_axi_periph/xbar' [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/sources_1/bd/design_1/hdl/design_1.v:1249]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_2/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_2/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_3/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_4/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_4/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_5/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_6/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_6/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_7/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_7/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_8/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_8/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_9/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_9/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_10/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_10/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_11/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_11/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_12/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_12/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_13/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_13/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_14/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_14/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/constrs_1/new/spi.xdc]
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/constrs_1/new/spi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/College/Thesis/spi_test_noFIFO/spi/spi.srcs/constrs_1/new/spi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 700.918 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_8/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/.Xil/Vivado-8908-LAPTOP-L1N8U9P6/dcp_8/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_axi_quad_spi_0_0     |         1|
|2     |design_1_axi_uartlite_0_0     |         1|
|3     |design_1_clk_wiz_1_0          |         1|
|4     |design_1_mdm_1_0              |         1|
|5     |design_1_microblaze_0_0       |         1|
|6     |design_1_xbar_0               |         1|
|7     |design_1_auto_pc_0            |         1|
|8     |design_1_auto_pc_1            |         1|
|9     |design_1_rst_clk_wiz_1_100M_0 |         1|
|10    |design_1_dlmb_bram_if_cntlr_0 |         1|
|11    |design_1_dlmb_v10_0           |         1|
|12    |design_1_ilmb_bram_if_cntlr_0 |         1|
|13    |design_1_ilmb_v10_0           |         1|
|14    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc_0            |     1|
|2     |design_1_auto_pc_1            |     1|
|3     |design_1_axi_quad_spi_0_0     |     1|
|4     |design_1_axi_uartlite_0_0     |     1|
|5     |design_1_clk_wiz_1_0          |     1|
|6     |design_1_dlmb_bram_if_cntlr_0 |     1|
|7     |design_1_dlmb_v10_0           |     1|
|8     |design_1_ilmb_bram_if_cntlr_0 |     1|
|9     |design_1_ilmb_v10_0           |     1|
|10    |design_1_lmb_bram_0           |     1|
|11    |design_1_mdm_1_0              |     1|
|12    |design_1_microblaze_0_0       |     1|
|13    |design_1_rst_clk_wiz_1_100M_0 |     1|
|14    |design_1_xbar_0               |     1|
|15    |IBUF                          |     3|
|16    |OBUF                          |     4|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1724|
|2     |  design_1_i                  |design_1                              |  1717|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   572|
|4     |      s01_couplers            |s01_couplers_imp_2REGHR               |   153|
|5     |      s02_couplers            |s02_couplers_imp_1R40M8T              |    74|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 700.918 ; gain = 491.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 700.918 ; gain = 113.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 700.918 ; gain = 491.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 709.977 ; gain = 399.691
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/spi_test_noFIFO/spi/spi.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 709.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 10 11:48:05 2017...
