Transistor reordering for power minimization under delay constraint