
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8se_7A2 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8se_7A2.v)]  [[C](add8se_7A2.c)] |
| add8se_71R | 0.18 | 0.39 | 68.75 | 3.65 | 1.2 |  [[Verilog](add8se_71R.v)]  [[C](add8se_71R.c)] |
| add8se_7LN | 0.23 | 0.59 | 62.50 | 4.89 | 2.8 |  [[Verilog](add8se_7LN.v)]  [[C](add8se_7LN.c)] |
| add8se_7J7 | 0.41 | 1.37 | 84.38 | 8.19 | 7.2 |  [[Verilog](add8se_7J7.v)]  [[C](add8se_7J7.c)] |
| add8se_7GE | 0.86 | 2.73 | 93.36 | 15.04 | 29 |  [[Verilog](add8se_7GE.v)]  [[C](add8se_7GE.c)] |
| add8se_76Z | 1.50 | 3.52 | 96.09 | 29.08 | 81 |  [[Verilog](add8se_76Z.v)]  [[C](add8se_76Z.c)] |
| add8se_7B2 | 2.27 | 7.23 | 97.41 | 37.77 | 199 |  [[Verilog](add8se_7B2.v)]  [[C](add8se_7B2.c)] |
| add8se_7ND | 4.00 | 13.09 | 98.00 | 57.79 | 640 |  [[Verilog](add8se_7ND.v)]  [[C](add8se_7ND.c)] |
| add8se_7LR | 6.70 | 24.02 | 99.55 | 99.00 | 1761 |  [[Verilog](add8se_7LR.v)]  [[C](add8se_7LR.c)] |
| add8se_7NX | 12.46 | 25.00 | 99.98 | 250.03 | 4749 |  [[Verilog](add8se_7NX.v)]  [[C](add8se_7NX.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             