Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Thu Sep  4 12:48:06 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1_ih_impl_1.twr lab1_ih_impl_1.udb -gui -msgset C:/Users/ihottenrott/lab1_ih/promote.xml

-----------------------------------------
Design:          lab1_ih
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 73.6041%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
segs[0]                                 |                    output
segs[1]                                 |                    output
segs[2]                                 |                    output
segs[3]                                 |                    output
segs[4]                                 |                    output
segs[5]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        14
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{CLOCK/counter_9__i23/SR   CLOCK/counter_9__i24/SR}              
                                         |    6.003 ns 
CLOCK/led_hz/D                           |    6.426 ns 
{CLOCK/counter_9__i7/SR   CLOCK/counter_9__i8/SR}              
                                         |    7.193 ns 
{CLOCK/counter_9__i9/SR   CLOCK/counter_9__i10/SR}              
                                         |    7.193 ns 
{CLOCK/counter_9__i11/SR   CLOCK/counter_9__i12/SR}              
                                         |    7.193 ns 
{CLOCK/counter_9__i13/SR   CLOCK/counter_9__i14/SR}              
                                         |    7.193 ns 
{CLOCK/counter_9__i15/SR   CLOCK/counter_9__i16/SR}              
                                         |    7.193 ns 
{CLOCK/counter_9__i17/SR   CLOCK/counter_9__i18/SR}              
                                         |    7.193 ns 
{CLOCK/counter_9__i19/SR   CLOCK/counter_9__i20/SR}              
                                         |    7.193 ns 
{CLOCK/counter_9__i21/SR   CLOCK/counter_9__i22/SR}              
                                         |    7.193 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i23/SR   CLOCK/counter_9__i24/SR}  (SLICE_R8C16A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.003 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           3.331                 19.800  14      
{CLOCK/counter_9__i23/SR   CLOCK/counter_9__i24/SR}
                                                             ENDPOINT            0.000                 19.800  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i23/CK   CLOCK/counter_9__i24/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(19.799)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.003  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : CLOCK/led_hz/D  (SLICE_R9C16C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.426 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.763                 19.232  14      
CLOCK/i1_2_lut/B->CLOCK/i1_2_lut/Z        SLICE_R9C16C       D0_TO_F0_DELAY      0.476                 19.708  1       
CLOCK/n110                                                   NET DELAY           0.000                 19.708  1       
CLOCK/led_hz/D                                               ENDPOINT            0.000                 19.708  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
CLOCK/led_hz/CK                                              CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(19.707)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.426  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i7/SR   CLOCK/counter_9__i8/SR}  (SLICE_R8C14A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.141                 18.610  14      
{CLOCK/counter_9__i7/SR   CLOCK/counter_9__i8/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.193  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i9/SR   CLOCK/counter_9__i10/SR}  (SLICE_R8C14B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.141                 18.610  14      
{CLOCK/counter_9__i9/SR   CLOCK/counter_9__i10/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i9/CK   CLOCK/counter_9__i10/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.193  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i11/SR   CLOCK/counter_9__i12/SR}  (SLICE_R8C14C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.141                 18.610  14      
{CLOCK/counter_9__i11/SR   CLOCK/counter_9__i12/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i11/CK   CLOCK/counter_9__i12/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.193  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i13/SR   CLOCK/counter_9__i14/SR}  (SLICE_R8C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.141                 18.610  14      
{CLOCK/counter_9__i13/SR   CLOCK/counter_9__i14/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i13/CK   CLOCK/counter_9__i14/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.193  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i15/SR   CLOCK/counter_9__i16/SR}  (SLICE_R8C15A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.141                 18.610  14      
{CLOCK/counter_9__i15/SR   CLOCK/counter_9__i16/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i15/CK   CLOCK/counter_9__i16/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.193  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i17/SR   CLOCK/counter_9__i18/SR}  (SLICE_R8C15B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.141                 18.610  14      
{CLOCK/counter_9__i17/SR   CLOCK/counter_9__i18/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i17/CK   CLOCK/counter_9__i18/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.193  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i19/SR   CLOCK/counter_9__i20/SR}  (SLICE_R8C15C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.141                 18.610  14      
{CLOCK/counter_9__i19/SR   CLOCK/counter_9__i20/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i19/CK   CLOCK/counter_9__i20/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.193  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i8/Q  (SLICE_R8C14A)
Path End         : {CLOCK/counter_9__i21/SR   CLOCK/counter_9__i22/SR}  (SLICE_R8C15D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
CLOCK/int_osc                                                NET DELAY           5.499                  5.499  15      
{CLOCK/counter_9__i7/CK   CLOCK/counter_9__i8/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
CLOCK/counter_9__i8/CK->CLOCK/counter_9__i8/Q
                                          SLICE_R8C14A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
CLOCK/counter[8]                                             NET DELAY           2.141                  9.028  2       
CLOCK/i8_4_lut_adj_1/C->CLOCK/i8_4_lut_adj_1/Z
                                          SLICE_R9C15A       A0_TO_F0_DELAY      0.449                  9.477  1       
CLOCK/n19                                                    NET DELAY           3.146                 12.623  1       
CLOCK/i8_4_lut_adj_2/B->CLOCK/i8_4_lut_adj_2/Z
                                          SLICE_R9C14B       A0_TO_F0_DELAY      0.476                 13.099  1       
CLOCK/n23                                                    NET DELAY           0.304                 13.403  1       
CLOCK/i5_4_lut/B->CLOCK/i5_4_lut/Z        SLICE_R9C14B       C1_TO_F1_DELAY      0.449                 13.852  1       
CLOCK/n14                                                    NET DELAY           2.168                 16.020  1       
CLOCK/i8_4_lut/C->CLOCK/i8_4_lut/Z        SLICE_R9C14C       D1_TO_F1_DELAY      0.449                 16.469  14      
CLOCK/n114                                                   NET DELAY           2.141                 18.610  14      
{CLOCK/counter_9__i21/SR   CLOCK/counter_9__i22/SR}
                                                             ENDPOINT            0.000                 18.610  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
CLOCK/int_osc                                                NET DELAY           5.499                 26.332  15      
{CLOCK/counter_9__i21/CK   CLOCK/counter_9__i22/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.609)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.193  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
CLOCK/counter_9__i15/D                   |    1.913 ns 
CLOCK/counter_9__i16/D                   |    1.913 ns 
CLOCK/counter_9__i17/D                   |    1.913 ns 
CLOCK/counter_9__i18/D                   |    1.913 ns 
CLOCK/counter_9__i19/D                   |    1.913 ns 
CLOCK/counter_9__i20/D                   |    1.913 ns 
CLOCK/counter_9__i21/D                   |    1.913 ns 
CLOCK/counter_9__i22/D                   |    1.913 ns 
CLOCK/counter_9__i23/D                   |    1.913 ns 
CLOCK/counter_9__i24/D                   |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : CLOCK/counter_9__i15/Q  (SLICE_R8C15A)
Path End         : CLOCK/counter_9__i15/D  (SLICE_R8C15A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i15/CK   CLOCK/counter_9__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i15/CK->CLOCK/counter_9__i15/Q
                                          SLICE_R8C15A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
CLOCK/counter[15]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_17/C0->CLOCK/counter_9_add_4_17/S0
                                          SLICE_R8C15A       C0_TO_F0_DELAY   0.252                  4.997  1       
CLOCK/n105[15]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i15/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i15/CK   CLOCK/counter_9__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i16/Q  (SLICE_R8C15A)
Path End         : CLOCK/counter_9__i16/D  (SLICE_R8C15A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i15/CK   CLOCK/counter_9__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i16/CK->CLOCK/counter_9__i16/Q
                                          SLICE_R8C15A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
CLOCK/counter[16]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_17/C1->CLOCK/counter_9_add_4_17/S1
                                          SLICE_R8C15A       C1_TO_F1_DELAY   0.252                  4.997  1       
CLOCK/n105[16]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i16/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i15/CK   CLOCK/counter_9__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i17/Q  (SLICE_R8C15B)
Path End         : CLOCK/counter_9__i17/D  (SLICE_R8C15B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i17/CK   CLOCK/counter_9__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i17/CK->CLOCK/counter_9__i17/Q
                                          SLICE_R8C15B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
CLOCK/counter[17]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_19/C0->CLOCK/counter_9_add_4_19/S0
                                          SLICE_R8C15B       C0_TO_F0_DELAY   0.252                  4.997  1       
CLOCK/n105[17]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i17/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i17/CK   CLOCK/counter_9__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i18/Q  (SLICE_R8C15B)
Path End         : CLOCK/counter_9__i18/D  (SLICE_R8C15B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i17/CK   CLOCK/counter_9__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i18/CK->CLOCK/counter_9__i18/Q
                                          SLICE_R8C15B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
CLOCK/counter[18]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_19/C1->CLOCK/counter_9_add_4_19/S1
                                          SLICE_R8C15B       C1_TO_F1_DELAY   0.252                  4.997  1       
CLOCK/n105[18]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i18/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i17/CK   CLOCK/counter_9__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i19/Q  (SLICE_R8C15C)
Path End         : CLOCK/counter_9__i19/D  (SLICE_R8C15C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i19/CK   CLOCK/counter_9__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i19/CK->CLOCK/counter_9__i19/Q
                                          SLICE_R8C15C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
CLOCK/counter[19]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_21/C0->CLOCK/counter_9_add_4_21/S0
                                          SLICE_R8C15C       C0_TO_F0_DELAY   0.252                  4.997  1       
CLOCK/n105[19]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i19/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i19/CK   CLOCK/counter_9__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i20/Q  (SLICE_R8C15C)
Path End         : CLOCK/counter_9__i20/D  (SLICE_R8C15C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i19/CK   CLOCK/counter_9__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i20/CK->CLOCK/counter_9__i20/Q
                                          SLICE_R8C15C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
CLOCK/counter[20]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_21/C1->CLOCK/counter_9_add_4_21/S1
                                          SLICE_R8C15C       C1_TO_F1_DELAY   0.252                  4.997  1       
CLOCK/n105[20]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i20/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i19/CK   CLOCK/counter_9__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i21/Q  (SLICE_R8C15D)
Path End         : CLOCK/counter_9__i21/D  (SLICE_R8C15D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i21/CK   CLOCK/counter_9__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i21/CK->CLOCK/counter_9__i21/Q
                                          SLICE_R8C15D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
CLOCK/counter[21]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_23/C0->CLOCK/counter_9_add_4_23/S0
                                          SLICE_R8C15D       C0_TO_F0_DELAY   0.252                  4.997  1       
CLOCK/n105[21]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i21/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i21/CK   CLOCK/counter_9__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i22/Q  (SLICE_R8C15D)
Path End         : CLOCK/counter_9__i22/D  (SLICE_R8C15D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i21/CK   CLOCK/counter_9__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i22/CK->CLOCK/counter_9__i22/Q
                                          SLICE_R8C15D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
CLOCK/counter[22]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_23/C1->CLOCK/counter_9_add_4_23/S1
                                          SLICE_R8C15D       C1_TO_F1_DELAY   0.252                  4.997  1       
CLOCK/n105[22]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i22/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i21/CK   CLOCK/counter_9__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i23/Q  (SLICE_R8C16A)
Path End         : CLOCK/counter_9__i23/D  (SLICE_R8C16A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i23/CK   CLOCK/counter_9__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i23/CK->CLOCK/counter_9__i23/Q
                                          SLICE_R8C16A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
CLOCK/counter[23]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_25/C0->CLOCK/counter_9_add_4_25/S0
                                          SLICE_R8C16A       C0_TO_F0_DELAY   0.252                  4.997  1       
CLOCK/n105[23]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i23/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i23/CK   CLOCK/counter_9__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CLOCK/counter_9__i24/Q  (SLICE_R8C16A)
Path End         : CLOCK/counter_9__i24/D  (SLICE_R8C16A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i23/CK   CLOCK/counter_9__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
CLOCK/counter_9__i24/CK->CLOCK/counter_9__i24/Q
                                          SLICE_R8C16A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
CLOCK/counter[24]                                            NET DELAY        0.882                  4.745  2       
CLOCK/counter_9_add_4_25/C1->CLOCK/counter_9_add_4_25/S1
                                          SLICE_R8C16A       C1_TO_F1_DELAY   0.252                  4.997  1       
CLOCK/n105[24]                                               NET DELAY        0.000                  4.997  1       
CLOCK/counter_9__i24/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
CLOCK/int_osc                                                NET DELAY        3.084                  3.084  16      
{CLOCK/counter_9__i23/CK   CLOCK/counter_9__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



