============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 21 2019  03:50:30 pm
  Module:                 FME_PIPE_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                       Module                     Cells  Cell Area  Net Area   Total Area 
--------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_2                                                                                    11251      56666     24679        81345 
  U_inter                                       interpolation_bit_width10                      6742      30691     12976        43667 
    PUs[0].U_F2_U_1                             A1_bit_width10                                  244       1109       445         1554 
      addinc_U_S1_add_18_16                     add_signed_carry_2346                            80        371       133          504 
      U_S2_add_18_10                            add_signed_1090                                  75        346       127          474 
      addinc_U_S0_add_18_16                     add_signed_carry_2349                            74        348       122          470 
    PUs[6].U_F2_U_1                             A1_bit_width10_196                              240       1109       440         1548 
      addinc_U_S1_add_18_16                     add_signed_carry_2346_1458                       80        367       133          501 
      addinc_U_S0_add_18_16                     add_signed_carry_2349_1475                       73        366       122          488 
      U_S2_add_18_10                            add_signed_1090_1492                             74        334       125          460 
    PUs[1].U_F2_U_1                             A1_bit_width10_201                              241       1102       440         1542 
      addinc_U_S1_add_18_16                     add_signed_carry_2346_1453                       81        380       135          516 
      addinc_U_S0_add_18_16                     add_signed_carry_2349_1470                       75        348       124          472 
      U_S2_add_18_10                            add_signed_1090_1487                             73        337       124          461 
    PUs[5].U_F2_U_1                             A1_bit_width10_197                              244       1093       446         1539 
      addinc_U_S1_add_18_16                     add_signed_carry_2346_1457                       79        357       131          489 
      addinc_U_S0_add_18_16                     add_signed_carry_2349_1474                       75        353       125          478 
      U_S2_add_18_10                            add_signed_1090_1491                             74        333       125          459 
    PUs[2].U_F2_U_1                             A1_bit_width10_200                              241       1097       440         1537 
      addinc_U_S1_add_18_16                     add_signed_carry_2346_1454                       81        380       135          516 
      addinc_U_S0_add_18_16                     add_signed_carry_2349_1471                       75        344       124          468 
      U_S2_add_18_10                            add_signed_1090_1488                             73        337       124          461 
    PUs[4].U_F2_U_1                             A1_bit_width10_198                              243       1093       442         1535 
      addinc_U_S1_add_18_16                     add_signed_carry_2346_1456                       79        366       131          497 
      addinc_U_S0_add_18_16                     add_signed_carry_2349_1473                       76        350       125          476 
      U_S2_add_18_10                            add_signed_1090_1490                             74        337       126          463 
    PUs[3].U_F2_U_1                             A1_bit_width10_199                              243       1093       442         1535 
      addinc_U_S1_add_18_16                     add_signed_carry_2346_1455                       79        366       131          497 
      addinc_U_S0_add_18_16                     add_signed_carry_2349_1472                       76        350       125          476 
      U_S2_add_18_10                            add_signed_1090_1489                             74        337       126          463 
    PUs[7].U_F2_U_1                             A1_bit_width10_195                              239       1091       438         1529 
      addinc_U_S1_add_18_16                     add_signed_carry_2346_1459                       79        365       131          496 
      addinc_U_S0_add_18_16                     add_signed_carry_2349_1476                       73        352       121          473 
      U_S2_add_18_10                            add_signed_1090_1493                             73        332       123          456 
    csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_2      95        359       177          536 
    csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_2      95        359       177          536 
    csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_2     95        356       177          533 
    csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_2     95        356       177          533 
    csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_2     95        356       177          533 
    csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_2      96        348       177          524 
    csa_tree_PUs_8__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_8__U_F2_U_S21_add_18_10_group_2    100        330       185          515 
    csa_tree_PUs_7__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_7__U_F2_U_S21_add_18_10_group_2    100        330       185          515 
    csa_tree_PUs_6__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_6__U_F2_U_S21_add_18_10_group_2    100        330       185          515 
    csa_tree_PUs_5__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_5__U_F2_U_S21_add_18_10_group_2    100        330       185          515 
    csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_2    100        330       185          515 
    csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_2    100        330       185          515 
    csa_tree_PUs_8__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_8__U_F2_U_S1_add_18_10_group_2      98        319       181          499 
    csa_tree_PUs_7__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_7__U_F2_U_S1_add_18_10_group_2      98        319       181          499 
    csa_tree_PUs_6__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_6__U_F2_U_S1_add_18_10_group_2      98        319       181          499 
    csa_tree_PUs_5__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_5__U_F2_U_S1_add_18_10_group_2      98        319       181          499 
    csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_2      98        319       181          499 
    csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_2      98        319       181          499 
    addinc_PUs[3].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1463                       76        369       125          495 
    addinc_PUs[1].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1444                       78        365       129          494 
    addinc_PUs[2].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1462                       76        368       125          493 
    addinc_PUs[7].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1450                       79        361       131          493 
    addinc_PUs[2].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1445                       79        361       131          493 
    addinc_PUs[3].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1446                       79        360       131          491 
    addinc_PUs[8].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1451                       78        361       129          491 
    addinc_PUs[5].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1448                       77        359       127          487 
    addinc_PUs[4].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1447                       77        359       127          487 
    addinc_PUs[6].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1449                       77        357       127          484 
    addinc_PUs[7].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1467                       73        362       122          484 
    addinc_PUs[8].U_F2_U_1_U_S1_add_18_16       add_signed_carry_2346_1452                       75        359       123          481 
    addinc_PUs[1].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1461                       75        357       123          480 
    addinc_PUs[8].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1468                       73        356       121          477 
    addinc_PUs[6].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1466                       75        350       125          475 
    addinc_PUs[4].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1464                       76        349       125          474 
    addinc_PUs[0].U_F2_U_0_U_S1_add_18_16       add_signed_carry_2346_1443                       74        351       121          472 
    addinc_PUs[5].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1465                       76        347       125          472 
    PUs[5].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1482                             74        339       126          465 
    PUs[4].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1481                             74        339       126          465 
    PUs[1].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1478                             74        339       126          465 
    addinc_PUs[0].U_F2_U_0_U_S0_add_18_16       add_signed_carry_2349_1460                       73        341       121          462 
    PUs[8].U_F2_U_1_U_S2_add_18_10              add_signed_1090_1486                             74        333       126          459 
    PUs[3].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1480                             73        334       124          458 
    PUs[2].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1479                             73        334       124          458 
    addinc_PUs[8].U_F2_U_1_U_S0_add_18_16       add_signed_carry_2349_1469                       72        338       120          458 
    PUs[6].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1483                             73        333       124          457 
    PUs[7].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1484                             73        331       124          455 
    PUs[0].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1477                             73        328       124          452 
    PUs[8].U_F2_U_0_U_S2_add_18_10              add_signed_1090_1485                             72        328       122          450 
    PUs[8].U_F2_U_p4                            register_n_bit_width16_1409                      16        126         0          126 
    PUs[8].U_F2_U_p1                            register_n_bit_width16_1410                      16        126         0          126 
    PUs[7].U_F2_U_p4                            register_n_bit_width16_1411                      16        126         0          126 
    PUs[7].U_F2_U_p1                            register_n_bit_width16_1412                      16        126         0          126 
    PUs[6].U_F2_U_p4                            register_n_bit_width16_1413                      16        126         0          126 
    PUs[6].U_F2_U_p1                            register_n_bit_width16_1414                      16        126         0          126 
    PUs[5].U_F2_U_p4                            register_n_bit_width16_1415                      16        126         0          126 
    PUs[5].U_F2_U_p1                            register_n_bit_width16_1416                      16        126         0          126 
    PUs[4].U_F2_U_p4                            register_n_bit_width16_1417                      16        126         0          126 
    PUs[4].U_F2_U_p1                            register_n_bit_width16_1418                      16        126         0          126 
    PUs[3].U_F2_U_p4                            register_n_bit_width16_1419                      16        126         0          126 
    PUs[3].U_F2_U_p1                            register_n_bit_width16_1420                      16        126         0          126 
    PUs[2].U_F2_U_p4                            register_n_bit_width16_1421                      16        126         0          126 
    PUs[2].U_F2_U_p1                            register_n_bit_width16_1422                      16        126         0          126 
    PUs[1].U_F2_U_p4                            register_n_bit_width16_1423                      16        126         0          126 
    PUs[1].U_F2_U_p1                            register_n_bit_width16_1424                      16        126         0          126 
    PUs[0].U_F2_U_p4                            register_n_bit_width16_1425                      16        126         0          126 
    PUs[0].U_F2_U_p1                            register_n_bit_width16                           16        126         0          126 
    PUs[8].U_F2_U_p3                            register_n_bit_width16_5_1427                    15        112         1          113 
    PUs[8].U_F2_U_p2                            register_n_bit_width16_5_1436                    15        112         1          113 
    PUs[7].U_F2_U_p3                            register_n_bit_width16_5_1428                    15        112         1          113 
    PUs[7].U_F2_U_p2                            register_n_bit_width16_5_1437                    15        112         1          113 
    PUs[6].U_F2_U_p3                            register_n_bit_width16_5_1429                    15        112         1          113 
    PUs[6].U_F2_U_p2                            register_n_bit_width16_5_1438                    15        112         1          113 
    PUs[5].U_F2_U_p3                            register_n_bit_width16_5_1430                    15        112         1          113 
    PUs[5].U_F2_U_p2                            register_n_bit_width16_5_1439                    15        112         1          113 
    PUs[4].U_F2_U_p3                            register_n_bit_width16_5_1431                    15        112         1          113 
    PUs[4].U_F2_U_p2                            register_n_bit_width16_5_1440                    15        112         1          113 
    PUs[3].U_F2_U_p3                            register_n_bit_width16_5_1432                    15        112         1          113 
    PUs[3].U_F2_U_p2                            register_n_bit_width16_5_1441                    15        112         1          113 
    PUs[2].U_F2_U_p3                            register_n_bit_width16_5_1433                    15        112         1          113 
    PUs[2].U_F2_U_p2                            register_n_bit_width16_5_1442                    15        112         1          113 
    PUs[1].U_F2_U_p3                            register_n_bit_width16_5_1434                    15        112         1          113 
    PUs[1].U_F2_U_p2                            register_n_bit_width16_5                         15        112         1          113 
    PUs[0].U_F2_U_p3                            register_n_bit_width16_5_1426                    15        112         1          113 
    PUs[0].U_F2_U_p2                            register_n_bit_width16_5_1435                    15        112         1          113 
    PUs[8].U_F2_U_S10                           somador_n_np1_bit_width8_629                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_3015                           3         24         3           27 
    PUs[7].U_F2_U_S10                           somador_n_np1_bit_width8_630                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_3014                           3         24         3           27 
    PUs[6].U_F2_U_S10                           somador_n_np1_bit_width8_631                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_3013                           3         24         3           27 
    PUs[5].U_F2_U_S10                           somador_n_np1_bit_width8_632                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_3012                           3         24         3           27 
    PUs[4].U_F2_U_S10                           somador_n_np1_bit_width8_633                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_3011                           3         24         3           27 
    PUs[3].U_F2_U_S10                           somador_n_np1_bit_width8_634                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_3010                           3         24         3           27 
    PUs[2].U_F2_U_S10                           somador_n_np1_bit_width8_635                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_3009                           3         24         3           27 
    PUs[1].U_F2_U_S10                           somador_n_np1_bit_width8_636                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_3008                           3         24         3           27 
    PUs[0].U_F2_U_S10                           somador_n_np1_bit_width8                          3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry                                3         24         3           27 
  U_buffer                                      buffer_shift                                   3600      20308      8527        28835 
  U_crtl                                        CRTL_bit_width10                                 94        512       177          689 
    inc_add_722_29                              increment_unsigned_22_23                          9         41         9           50 
    inc_add_707_29                              increment_unsigned_19_3016                        8         34         8           42 
    inc_add_692_29                              increment_unsigned_19                             8         34         8           42 
    lt_634_18                                   lt_signed_1074                                    2          9         1           11 
    lt_627_18                                   lt_signed_1076                                    2          9         1           11 
    lt_620_18                                   lt_signed_1078                                    2          9         1           11 
  clipping[8].U_clip                            clip8_bit_width10_405                            12         38        10           48 
    gte_489_34                                  geq_signed_968_2993                               4         13         4           17 
  clipping[6].U_clip                            clip8_bit_width10_406                            12         38        10           48 
    gte_489_34                                  geq_signed_968_2992                               4         13         4           17 
  clipping[5].U_clip                            clip8_bit_width10_407                            12         38        10           48 
    gte_489_34                                  geq_signed_968_2991                               4         13         4           17 
  clipping[3].U_clip                            clip8_bit_width10_408                            12         38        10           48 
    gte_489_34                                  geq_signed_968_2990                               4         13         4           17 
  clipping[2].U_clip                            clip8_bit_width10_409                            12         38        10           48 
    gte_489_34                                  geq_signed_968_2989                               4         13         4           17 
  clipping[0].U_clip                            clip8_bit_width10                                12         38        10           48 
    gte_489_34                                  geq_signed_968_2994                               4         13         4           17 
  clipping[26].U_clip_gte_489_34                geq_signed_968                                    4         13         4           17 
  clipping[24].U_clip_gte_489_34                geq_signed_968_3005                               4         13         4           17 
  clipping[23].U_clip_gte_489_34                geq_signed_968_3004                               4         13         4           17 
  clipping[21].U_clip_gte_489_34                geq_signed_968_3003                               4         13         4           17 
  clipping[20].U_clip_gte_489_34                geq_signed_968_3002                               4         13         4           17 
  clipping[18].U_clip_gte_489_34                geq_signed_968_3001                               4         13         4           17 
  clipping[17].U_clip_gte_489_34                geq_signed_968_3000                               4         13         4           17 
  clipping[15].U_clip_gte_489_34                geq_signed_968_2999                               4         13         4           17 
  clipping[14].U_clip_gte_489_34                geq_signed_968_2998                               4         13         4           17 
  clipping[12].U_clip_gte_489_34                geq_signed_968_2997                               4         13         4           17 
  clipping[11].U_clip_gte_489_34                geq_signed_968_2996                               4         13         4           17 
  clipping[9].U_clip_gte_489_34                 geq_signed_968_2995                               4         13         4           17 
  clipping[25].U_clip                           clip8_bit_width10_1_410                           3          9         0            9 
  clipping[22].U_clip                           clip8_bit_width10_1_411                           3          9         0            9 
  clipping[19].U_clip                           clip8_bit_width10_1_412                           3          9         0            9 
  clipping[16].U_clip                           clip8_bit_width10_1_413                           3          9         0            9 
  clipping[13].U_clip                           clip8_bit_width10_1_414                           3          9         0            9 
  clipping[10].U_clip                           clip8_bit_width10_1_415                           3          9         0            9 
  clipping[7].U_clip                            clip8_bit_width10_1_416                           3          9         0            9 
  clipping[4].U_clip                            clip8_bit_width10_1_417                           3          9         0            9 
  clipping[1].U_clip                            clip8_bit_width10_1                               3          9         0            9 
