Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 14 19:13:33 2022
| Host         : DESKTOP-557APNO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_tx_top_timing_summary_routed.rpt -pb UART_tx_top_timing_summary_routed.pb -rpx UART_tx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_tx_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.837        0.000                      0                  407        0.102        0.000                      0                  407        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.837        0.000                      0                  407        0.102        0.000                      0                  407        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 3.138ns (50.917%)  route 3.025ns (49.083%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  StrIndex_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    StrIndex_reg[22]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  StrIndex_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    StrIndex_reg[26]_i_1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.308 r  StrIndex_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.308    StrIndex_reg[30]_i_1_n_6
    SLICE_X5Y58          FDRE                                         r  StrIndex_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  StrIndex_reg[31]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.062    15.145    StrIndex_reg[31]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 3.027ns (50.017%)  route 3.025ns (49.983%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  StrIndex_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    StrIndex_reg[22]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  StrIndex_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.974    StrIndex_reg[26]_i_1_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.197 r  StrIndex_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.197    StrIndex_reg[30]_i_1_n_7
    SLICE_X5Y58          FDRE                                         r  StrIndex_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  StrIndex_reg[30]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.062    15.145    StrIndex_reg[30]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 3.024ns (49.992%)  route 3.025ns (50.008%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  StrIndex_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    StrIndex_reg[22]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.194 r  StrIndex_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.194    StrIndex_reg[26]_i_1_n_6
    SLICE_X5Y57          FDRE                                         r  StrIndex_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  StrIndex_reg[27]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.062    15.145    StrIndex_reg[27]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 3.003ns (49.818%)  route 3.025ns (50.182%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  StrIndex_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    StrIndex_reg[22]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.173 r  StrIndex_reg[26]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.173    StrIndex_reg[26]_i_1_n_4
    SLICE_X5Y57          FDRE                                         r  StrIndex_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  StrIndex_reg[29]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.062    15.145    StrIndex_reg[29]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 2.929ns (49.194%)  route 3.025ns (50.806%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  StrIndex_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    StrIndex_reg[22]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.099 r  StrIndex_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.099    StrIndex_reg[26]_i_1_n_5
    SLICE_X5Y57          FDRE                                         r  StrIndex_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  StrIndex_reg[28]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.062    15.145    StrIndex_reg[28]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 2.913ns (49.057%)  route 3.025ns (50.943%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  StrIndex_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.860    StrIndex_reg[22]_i_1_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.083 r  StrIndex_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.083    StrIndex_reg[26]_i_1_n_7
    SLICE_X5Y57          FDRE                                         r  StrIndex_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  StrIndex_reg[26]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.062    15.145    StrIndex_reg[26]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.910ns (49.031%)  route 3.025ns (50.969%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.080 r  StrIndex_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.080    StrIndex_reg[22]_i_1_n_6
    SLICE_X5Y56          FDRE                                         r  StrIndex_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  StrIndex_reg[23]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.062    15.146    StrIndex_reg[23]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 2.889ns (48.850%)  route 3.025ns (51.150%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.059 r  StrIndex_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.059    StrIndex_reg[22]_i_1_n_4
    SLICE_X5Y56          FDRE                                         r  StrIndex_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  StrIndex_reg[25]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.062    15.146    StrIndex_reg[25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.815ns (48.202%)  route 3.025ns (51.798%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.985 r  StrIndex_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.985    StrIndex_reg[22]_i_1_n_5
    SLICE_X5Y56          FDRE                                         r  StrIndex_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  StrIndex_reg[24]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.062    15.146    StrIndex_reg[24]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 StrIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StrIndex_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.799ns (48.060%)  route 3.025ns (51.940%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  StrIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  StrIndex_reg[2]/Q
                         net (fo=9, routed)           0.946     6.547    StrIndex_reg[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  FSM_sequential_state[1]_i_22/O
                         net (fo=1, routed)           0.000     6.671    FSM_sequential_state[1]_i_22_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.204 r  FSM_sequential_state_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.204    FSM_sequential_state_reg[1]_i_14_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  FSM_sequential_state_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.321    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.438    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  FSM_sequential_state_reg[1]_i_2/CO[3]
                         net (fo=33, routed)          2.079     9.634    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y51          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  StrIndex[2]_i_7/O
                         net (fo=1, routed)           0.000     9.758    StrIndex[2]_i_7_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.290 r  StrIndex_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.290    StrIndex_reg[2]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  StrIndex_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.404    StrIndex_reg[6]_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  StrIndex_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.518    StrIndex_reg[10]_i_1_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  StrIndex_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    StrIndex_reg[14]_i_1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  StrIndex_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.746    StrIndex_reg[18]_i_1_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.969 r  StrIndex_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.969    StrIndex_reg[22]_i_1_n_7
    SLICE_X5Y56          FDRE                                         r  StrIndex_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  StrIndex_reg[22]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.062    15.146    StrIndex_reg[22]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  4.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbc/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.479    dbc/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  dbc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dbc/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    dbc/count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  dbc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    dbc/count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  dbc/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    dbc/count_reg[8]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  dbc/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.992    dbc/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  dbc/count_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    dbc/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbc/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.479    dbc/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  dbc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dbc/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    dbc/count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  dbc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    dbc/count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  dbc/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.966    dbc/count_reg[8]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  dbc/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.992    dbc/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  dbc/count_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    dbc/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 wait_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  wait_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  wait_timer_reg[7]/Q
                         net (fo=2, routed)           0.133     1.751    wait_timer_reg_n_0_[7]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.911 r  wait_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.911    wait_timer_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  wait_timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    wait_timer_reg[12]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  wait_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  wait_timer_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    wait_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 wait_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  wait_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  wait_timer_reg[7]/Q
                         net (fo=2, routed)           0.133     1.751    wait_timer_reg_n_0_[7]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.911 r  wait_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.911    wait_timer_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.976 r  wait_timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    wait_timer_reg[12]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  wait_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  wait_timer_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    wait_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbc/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.479    dbc/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  dbc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dbc/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    dbc/count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  dbc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    dbc/count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.991 r  dbc/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.991    dbc/count_reg[8]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  dbc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.992    dbc/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  dbc/count_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    dbc/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbc/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.479    dbc/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  dbc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dbc/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    dbc/count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  dbc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    dbc/count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  dbc/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    dbc/count_reg[8]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  dbc/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.992    dbc/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  dbc/count_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    dbc/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbc/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.479    dbc/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  dbc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dbc/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    dbc/count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  dbc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    dbc/count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  dbc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    dbc/count_reg[8]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.994 r  dbc/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    dbc/count_reg[12]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  dbc/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.992    dbc/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  dbc/count_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    dbc/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 wait_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  wait_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  wait_timer_reg[7]/Q
                         net (fo=2, routed)           0.133     1.751    wait_timer_reg_n_0_[7]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.911 r  wait_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.911    wait_timer_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.001 r  wait_timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.001    wait_timer_reg[12]_i_1_n_6
    SLICE_X4Y50          FDRE                                         r  wait_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  wait_timer_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    wait_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 wait_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wait_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  wait_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  wait_timer_reg[7]/Q
                         net (fo=2, routed)           0.133     1.751    wait_timer_reg_n_0_[7]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.911 r  wait_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.911    wait_timer_reg[8]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.001 r  wait_timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.001    wait_timer_reg[12]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  wait_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  wait_timer_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    wait_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbc/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbc/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.479    dbc/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  dbc/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dbc/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.740    dbc/count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  dbc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.901    dbc/count_reg[4]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.940 r  dbc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.940    dbc/count_reg[8]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.005 r  dbc/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.005    dbc/count_reg[12]_i_1_n_5
    SLICE_X1Y51          FDRE                                         r  dbc/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.864     1.992    dbc/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  dbc/count_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    dbc/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y53    StrIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y54    StrIndex_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55    StrIndex_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55    StrIndex_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55    StrIndex_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55    StrIndex_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y56    StrIndex_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    StrIndex_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    StrIndex_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    StrIndex_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    StrIndex_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    StrIndex_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    StrIndex_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    TX/timer_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    TX/timer_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    TX/timer_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53    StrIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    StrIndex_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    StrIndex_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    StrIndex_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    StrIndex_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52    StrIndex_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52    StrIndex_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52    StrIndex_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52    StrIndex_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y51    TX/FSM_onehot_state_reg[0]/C



