-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax3_64_768_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_16_ce0 : OUT STD_LOGIC;
    x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_17_ce0 : OUT STD_LOGIC;
    x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_18_ce0 : OUT STD_LOGIC;
    x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_19_ce0 : OUT STD_LOGIC;
    x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_20_ce0 : OUT STD_LOGIC;
    x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_21_ce0 : OUT STD_LOGIC;
    x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_22_ce0 : OUT STD_LOGIC;
    x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_23_ce0 : OUT STD_LOGIC;
    x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_24_ce0 : OUT STD_LOGIC;
    x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_25_ce0 : OUT STD_LOGIC;
    x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_26_ce0 : OUT STD_LOGIC;
    x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_27_ce0 : OUT STD_LOGIC;
    x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_28_ce0 : OUT STD_LOGIC;
    x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_29_ce0 : OUT STD_LOGIC;
    x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_30_ce0 : OUT STD_LOGIC;
    x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_31_ce0 : OUT STD_LOGIC;
    x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_32_ce0 : OUT STD_LOGIC;
    x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_33_ce0 : OUT STD_LOGIC;
    x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_34_ce0 : OUT STD_LOGIC;
    x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_35_ce0 : OUT STD_LOGIC;
    x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_36_ce0 : OUT STD_LOGIC;
    x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_37_ce0 : OUT STD_LOGIC;
    x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_38_ce0 : OUT STD_LOGIC;
    x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_39_ce0 : OUT STD_LOGIC;
    x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_40_ce0 : OUT STD_LOGIC;
    x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_41_ce0 : OUT STD_LOGIC;
    x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_42_ce0 : OUT STD_LOGIC;
    x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_43_ce0 : OUT STD_LOGIC;
    x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_44_ce0 : OUT STD_LOGIC;
    x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_45_ce0 : OUT STD_LOGIC;
    x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_46_ce0 : OUT STD_LOGIC;
    x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_47_ce0 : OUT STD_LOGIC;
    x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_48_ce0 : OUT STD_LOGIC;
    x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_49_ce0 : OUT STD_LOGIC;
    x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_50_ce0 : OUT STD_LOGIC;
    x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_51_ce0 : OUT STD_LOGIC;
    x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_52_ce0 : OUT STD_LOGIC;
    x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_53_ce0 : OUT STD_LOGIC;
    x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_54_ce0 : OUT STD_LOGIC;
    x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_55_ce0 : OUT STD_LOGIC;
    x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_56_ce0 : OUT STD_LOGIC;
    x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_57_ce0 : OUT STD_LOGIC;
    x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_58_ce0 : OUT STD_LOGIC;
    x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_59_ce0 : OUT STD_LOGIC;
    x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_60_ce0 : OUT STD_LOGIC;
    x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_61_ce0 : OUT STD_LOGIC;
    x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_62_ce0 : OUT STD_LOGIC;
    x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_63_ce0 : OUT STD_LOGIC;
    x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_float_safe_softmax3_64_768_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_f32_to_bf16_rne_fu_1246_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_7213 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal denom_bf16_to_f32_fu_1577_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal notlhs_fu_3455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_reg_7416 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_fu_3461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_reg_7421 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_1_bf16_to_f32_fu_1582_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs67_fu_3485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs67_reg_7432 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs68_fu_3491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs68_reg_7437 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_2_bf16_to_f32_fu_1587_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs69_fu_3515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs69_reg_7448 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs70_fu_3521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs70_reg_7453 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_3_bf16_to_f32_fu_1592_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs71_fu_3545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs71_reg_7464 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs72_fu_3551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs72_reg_7469 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_4_bf16_to_f32_fu_1597_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs73_fu_3575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs73_reg_7480 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs74_fu_3581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs74_reg_7485 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_5_bf16_to_f32_fu_1602_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs75_fu_3605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs75_reg_7496 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs76_fu_3611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs76_reg_7501 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_6_bf16_to_f32_fu_1607_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs77_fu_3635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs77_reg_7512 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs78_fu_3641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs78_reg_7517 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_7_bf16_to_f32_fu_1612_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs79_fu_3665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs79_reg_7528 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs80_fu_3671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs80_reg_7533 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_8_bf16_to_f32_fu_1617_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs81_fu_3695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs81_reg_7544 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs82_fu_3701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs82_reg_7549 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_9_bf16_to_f32_fu_1622_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs83_fu_3725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs83_reg_7560 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs84_fu_3731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs84_reg_7565 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_s_bf16_to_f32_fu_1627_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs85_fu_3755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs85_reg_7576 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs86_fu_3761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs86_reg_7581 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_10_bf16_to_f32_fu_1632_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs87_fu_3785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs87_reg_7592 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs88_fu_3791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs88_reg_7597 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_11_bf16_to_f32_fu_1637_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs89_fu_3815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs89_reg_7608 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs90_fu_3821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs90_reg_7613 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_12_bf16_to_f32_fu_1642_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs91_fu_3845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs91_reg_7624 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs92_fu_3851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs92_reg_7629 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_13_bf16_to_f32_fu_1647_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs93_fu_3875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs93_reg_7640 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs94_fu_3881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs94_reg_7645 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_14_bf16_to_f32_fu_1652_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs95_fu_3905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs95_reg_7656 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs96_fu_3911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs96_reg_7661 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_15_bf16_to_f32_fu_1657_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs97_fu_3935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs97_reg_7672 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs98_fu_3941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs98_reg_7677 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_16_bf16_to_f32_fu_1662_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs99_fu_3965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs99_reg_7688 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs100_fu_3971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs100_reg_7693 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_17_bf16_to_f32_fu_1667_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs101_fu_3995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs101_reg_7704 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs102_fu_4001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs102_reg_7709 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_18_bf16_to_f32_fu_1672_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs103_fu_4025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs103_reg_7720 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs104_fu_4031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs104_reg_7725 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_19_bf16_to_f32_fu_1677_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs105_fu_4055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs105_reg_7736 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs106_fu_4061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs106_reg_7741 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_20_bf16_to_f32_fu_1682_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs107_fu_4085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs107_reg_7752 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs108_fu_4091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs108_reg_7757 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_21_bf16_to_f32_fu_1687_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs109_fu_4115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs109_reg_7768 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs110_fu_4121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs110_reg_7773 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_22_bf16_to_f32_fu_1692_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs111_fu_4145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs111_reg_7784 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs112_fu_4151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs112_reg_7789 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_23_bf16_to_f32_fu_1697_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs113_fu_4175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs113_reg_7800 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs114_fu_4181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs114_reg_7805 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_24_bf16_to_f32_fu_1702_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs115_fu_4205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs115_reg_7816 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs116_fu_4211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs116_reg_7821 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_25_bf16_to_f32_fu_1707_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs117_fu_4235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs117_reg_7832 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs118_fu_4241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs118_reg_7837 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_26_bf16_to_f32_fu_1712_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs119_fu_4265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs119_reg_7848 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs120_fu_4271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs120_reg_7853 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_27_bf16_to_f32_fu_1717_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs121_fu_4295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs121_reg_7864 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs122_fu_4301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs122_reg_7869 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_28_bf16_to_f32_fu_1722_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs123_fu_4325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs123_reg_7880 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs124_fu_4331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs124_reg_7885 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_29_bf16_to_f32_fu_1727_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs125_fu_4355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs125_reg_7896 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs126_fu_4361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs126_reg_7901 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_30_bf16_to_f32_fu_1732_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs127_fu_4385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs127_reg_7912 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs128_fu_4391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs128_reg_7917 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_31_bf16_to_f32_fu_1737_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs129_fu_4415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs129_reg_7928 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs130_fu_4421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs130_reg_7933 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_32_bf16_to_f32_fu_1742_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs131_fu_4445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs131_reg_7944 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs132_fu_4451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs132_reg_7949 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_33_bf16_to_f32_fu_1747_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs133_fu_4475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs133_reg_7960 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs134_fu_4481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs134_reg_7965 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_34_bf16_to_f32_fu_1752_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs135_fu_4505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs135_reg_7976 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs136_fu_4511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs136_reg_7981 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_35_bf16_to_f32_fu_1757_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs137_fu_4535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs137_reg_7992 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs138_fu_4541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs138_reg_7997 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_36_bf16_to_f32_fu_1762_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs139_fu_4565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs139_reg_8008 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs140_fu_4571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs140_reg_8013 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_37_bf16_to_f32_fu_1767_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs141_fu_4595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs141_reg_8024 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs142_fu_4601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs142_reg_8029 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_38_bf16_to_f32_fu_1772_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs143_fu_4625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs143_reg_8040 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs144_fu_4631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs144_reg_8045 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_39_bf16_to_f32_fu_1777_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs145_fu_4655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs145_reg_8056 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs146_fu_4661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs146_reg_8061 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_40_bf16_to_f32_fu_1782_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs147_fu_4685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs147_reg_8072 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs148_fu_4691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs148_reg_8077 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_41_bf16_to_f32_fu_1787_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs149_fu_4715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs149_reg_8088 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs150_fu_4721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs150_reg_8093 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_42_bf16_to_f32_fu_1792_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs151_fu_4745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs151_reg_8104 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs152_fu_4751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs152_reg_8109 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_43_bf16_to_f32_fu_1797_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs153_fu_4775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs153_reg_8120 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs154_fu_4781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs154_reg_8125 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_44_bf16_to_f32_fu_1802_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs155_fu_4805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs155_reg_8136 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs156_fu_4811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs156_reg_8141 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_45_bf16_to_f32_fu_1807_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs157_fu_4835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs157_reg_8152 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs158_fu_4841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs158_reg_8157 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_46_bf16_to_f32_fu_1812_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs159_fu_4865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs159_reg_8168 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs160_fu_4871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs160_reg_8173 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_47_bf16_to_f32_fu_1817_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs161_fu_4895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs161_reg_8184 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs162_fu_4901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs162_reg_8189 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_48_bf16_to_f32_fu_1822_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs163_fu_4925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs163_reg_8200 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs164_fu_4931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs164_reg_8205 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_49_bf16_to_f32_fu_1827_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs165_fu_4955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs165_reg_8216 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs166_fu_4961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs166_reg_8221 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_50_bf16_to_f32_fu_1832_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs167_fu_4985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs167_reg_8232 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs168_fu_4991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs168_reg_8237 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_51_bf16_to_f32_fu_1837_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs169_fu_5015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs169_reg_8248 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs170_fu_5021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs170_reg_8253 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_52_bf16_to_f32_fu_1842_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs171_fu_5045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs171_reg_8264 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs172_fu_5051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs172_reg_8269 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_53_bf16_to_f32_fu_1847_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs173_fu_5075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs173_reg_8280 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs174_fu_5081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs174_reg_8285 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_54_bf16_to_f32_fu_1852_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs175_fu_5105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs175_reg_8296 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs176_fu_5111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs176_reg_8301 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_55_bf16_to_f32_fu_1857_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs177_fu_5135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs177_reg_8312 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs178_fu_5141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs178_reg_8317 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_56_bf16_to_f32_fu_1862_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs179_fu_5165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs179_reg_8328 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs180_fu_5171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs180_reg_8333 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_57_bf16_to_f32_fu_1867_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs181_fu_5195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs181_reg_8344 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs182_fu_5201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs182_reg_8349 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_58_bf16_to_f32_fu_1872_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs183_fu_5225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs183_reg_8360 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs184_fu_5231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs184_reg_8365 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_59_bf16_to_f32_fu_1877_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs185_fu_5255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs185_reg_8376 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs186_fu_5261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs186_reg_8381 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_60_bf16_to_f32_fu_1882_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs187_fu_5285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs187_reg_8392 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs188_fu_5291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs188_reg_8397 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_61_bf16_to_f32_fu_1887_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs189_fu_5315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs189_reg_8408 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs190_fu_5321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs190_reg_8413 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_62_bf16_to_f32_fu_1892_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs191_fu_5345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs191_reg_8424 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs192_fu_5351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs192_reg_8429 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_reg_8434 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_reg_8439 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_reg_8444 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_reg_8449 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_reg_8454 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_reg_8459 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_reg_8464 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_reg_8469 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_reg_8474 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_reg_8479 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_reg_8484 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_reg_8489 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_reg_8494 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_reg_8499 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_reg_8504 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_reg_8509 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_159_reg_8514 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_161_reg_8519 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_163_reg_8524 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_reg_8529 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_reg_8534 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_reg_8539 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_reg_8544 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_reg_8549 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_reg_8554 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_177_reg_8559 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_reg_8564 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_181_reg_8569 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_183_reg_8574 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_185_reg_8579 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_187_reg_8584 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_189_reg_8589 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_191_reg_8594 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_193_reg_8599 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_reg_8604 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_reg_8609 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_199_reg_8614 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_201_reg_8619 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_203_reg_8624 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_reg_8629 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_reg_8634 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_209_reg_8639 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_211_reg_8644 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_213_reg_8649 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_215_reg_8654 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_reg_8659 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_reg_8664 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_reg_8669 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_reg_8674 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_225_reg_8679 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_227_reg_8684 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_229_reg_8689 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_231_reg_8694 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_reg_8699 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_235_reg_8704 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_237_reg_8709 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_239_reg_8714 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_241_reg_8719 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_243_reg_8724 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_reg_8729 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_reg_8734 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_8739 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_251_reg_8744 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_reg_8749 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2157_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_reg_8754 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fu_2163_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_1_reg_8759 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2169_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_2_reg_8764 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_3_reg_8769 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2181_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_4_reg_8774 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2187_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_5_reg_8779 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2193_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_6_reg_8784 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2199_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_7_reg_8789 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_8_reg_8794 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_9_reg_8799 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_s_reg_8804 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2223_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_10_reg_8809 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_11_reg_8814 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2235_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_12_reg_8819 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_13_reg_8824 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2247_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_14_reg_8829 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2253_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_15_reg_8834 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2259_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_16_reg_8839 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_17_reg_8844 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2271_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_18_reg_8849 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2277_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_19_reg_8854 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2283_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_20_reg_8859 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2289_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_21_reg_8864 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_22_reg_8869 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_23_reg_8874 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2307_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_24_reg_8879 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2313_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_25_reg_8884 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_26_reg_8889 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2325_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_27_reg_8894 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_28_reg_8899 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_29_reg_8904 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2343_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_30_reg_8909 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_31_reg_8914 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2355_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_32_reg_8919 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2361_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_33_reg_8924 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2367_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_34_reg_8929 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2373_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_35_reg_8934 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_36_reg_8939 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2385_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_37_reg_8944 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2391_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_38_reg_8949 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2397_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_39_reg_8954 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2403_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_40_reg_8959 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2409_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_41_reg_8964 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2415_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_42_reg_8969 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_43_reg_8974 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_44_reg_8979 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_45_reg_8984 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2439_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_46_reg_8989 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2445_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_47_reg_8994 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2451_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_48_reg_8999 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_49_reg_9004 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2463_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_50_reg_9009 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2469_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_51_reg_9014 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2475_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_52_reg_9019 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2481_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_53_reg_9024 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2487_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_54_reg_9029 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2493_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_55_reg_9034 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2499_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_56_reg_9039 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_57_reg_9044 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_58_reg_9049 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_59_reg_9054 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2523_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_60_reg_9059 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_61_reg_9064 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2535_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_62_reg_9069 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_fu_5366_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_reg_9074 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal inv_sum_1_fu_5383_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_1_reg_9079 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_2_fu_5400_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_2_reg_9084 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_3_fu_5417_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_3_reg_9089 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_4_fu_5434_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_4_reg_9094 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_5_fu_5451_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_5_reg_9099 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_6_fu_5468_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_6_reg_9104 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_7_fu_5485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_7_reg_9109 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_8_fu_5502_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_8_reg_9114 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_9_fu_5519_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_9_reg_9119 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_10_fu_5536_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_10_reg_9124 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_11_fu_5553_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_11_reg_9129 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_12_fu_5570_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_12_reg_9134 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_13_fu_5587_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_13_reg_9139 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_14_fu_5604_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_14_reg_9144 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_15_fu_5621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_15_reg_9149 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_16_fu_5638_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_16_reg_9154 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_17_fu_5655_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_17_reg_9159 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_18_fu_5672_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_18_reg_9164 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_19_fu_5689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_19_reg_9169 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_20_fu_5706_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_20_reg_9174 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_21_fu_5723_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_21_reg_9179 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_22_fu_5740_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_22_reg_9184 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_23_fu_5757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_23_reg_9189 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_24_fu_5774_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_24_reg_9194 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_25_fu_5791_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_25_reg_9199 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_26_fu_5808_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_26_reg_9204 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_27_fu_5825_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_27_reg_9209 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_28_fu_5842_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_28_reg_9214 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_29_fu_5859_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_29_reg_9219 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_30_fu_5876_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_30_reg_9224 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_31_fu_5893_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_31_reg_9229 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_32_fu_5910_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_32_reg_9234 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_33_fu_5927_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_33_reg_9239 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_34_fu_5944_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_34_reg_9244 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_35_fu_5961_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_35_reg_9249 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_36_fu_5978_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_36_reg_9254 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_37_fu_5995_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_37_reg_9259 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_38_fu_6012_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_38_reg_9264 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_39_fu_6029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_39_reg_9269 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_40_fu_6046_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_40_reg_9274 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_41_fu_6063_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_41_reg_9279 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_42_fu_6080_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_42_reg_9284 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_43_fu_6097_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_43_reg_9289 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_44_fu_6114_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_44_reg_9294 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_45_fu_6131_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_45_reg_9299 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_46_fu_6148_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_46_reg_9304 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_47_fu_6165_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_47_reg_9309 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_48_fu_6182_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_48_reg_9314 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_49_fu_6199_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_49_reg_9319 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_50_fu_6216_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_50_reg_9324 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_51_fu_6233_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_51_reg_9329 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_52_fu_6250_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_52_reg_9334 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_53_fu_6267_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_53_reg_9339 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_54_fu_6284_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_54_reg_9344 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_55_fu_6301_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_55_reg_9349 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_56_fu_6318_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_56_reg_9354 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_57_fu_6335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_57_reg_9359 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_58_fu_6352_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_58_reg_9364 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_59_fu_6369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_59_reg_9369 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_60_fu_6386_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_60_reg_9374 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_61_fu_6403_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_61_reg_9379 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_62_fu_6420_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_62_reg_9384 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_63_fu_6437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_63_reg_9389 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_ce0 : STD_LOGIC;
    signal exp_buf_we0 : STD_LOGIC;
    signal exp_buf_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_1_ce0 : STD_LOGIC;
    signal exp_buf_1_we0 : STD_LOGIC;
    signal exp_buf_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_2_ce0 : STD_LOGIC;
    signal exp_buf_2_we0 : STD_LOGIC;
    signal exp_buf_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_3_ce0 : STD_LOGIC;
    signal exp_buf_3_we0 : STD_LOGIC;
    signal exp_buf_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_4_ce0 : STD_LOGIC;
    signal exp_buf_4_we0 : STD_LOGIC;
    signal exp_buf_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_5_ce0 : STD_LOGIC;
    signal exp_buf_5_we0 : STD_LOGIC;
    signal exp_buf_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_6_ce0 : STD_LOGIC;
    signal exp_buf_6_we0 : STD_LOGIC;
    signal exp_buf_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_7_ce0 : STD_LOGIC;
    signal exp_buf_7_we0 : STD_LOGIC;
    signal exp_buf_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_8_ce0 : STD_LOGIC;
    signal exp_buf_8_we0 : STD_LOGIC;
    signal exp_buf_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_9_ce0 : STD_LOGIC;
    signal exp_buf_9_we0 : STD_LOGIC;
    signal exp_buf_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_10_ce0 : STD_LOGIC;
    signal exp_buf_10_we0 : STD_LOGIC;
    signal exp_buf_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_11_ce0 : STD_LOGIC;
    signal exp_buf_11_we0 : STD_LOGIC;
    signal exp_buf_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_12_ce0 : STD_LOGIC;
    signal exp_buf_12_we0 : STD_LOGIC;
    signal exp_buf_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_13_ce0 : STD_LOGIC;
    signal exp_buf_13_we0 : STD_LOGIC;
    signal exp_buf_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_14_ce0 : STD_LOGIC;
    signal exp_buf_14_we0 : STD_LOGIC;
    signal exp_buf_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_15_ce0 : STD_LOGIC;
    signal exp_buf_15_we0 : STD_LOGIC;
    signal exp_buf_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_16_ce0 : STD_LOGIC;
    signal exp_buf_16_we0 : STD_LOGIC;
    signal exp_buf_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_17_ce0 : STD_LOGIC;
    signal exp_buf_17_we0 : STD_LOGIC;
    signal exp_buf_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_18_ce0 : STD_LOGIC;
    signal exp_buf_18_we0 : STD_LOGIC;
    signal exp_buf_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_19_ce0 : STD_LOGIC;
    signal exp_buf_19_we0 : STD_LOGIC;
    signal exp_buf_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_20_ce0 : STD_LOGIC;
    signal exp_buf_20_we0 : STD_LOGIC;
    signal exp_buf_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_21_ce0 : STD_LOGIC;
    signal exp_buf_21_we0 : STD_LOGIC;
    signal exp_buf_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_22_ce0 : STD_LOGIC;
    signal exp_buf_22_we0 : STD_LOGIC;
    signal exp_buf_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_23_ce0 : STD_LOGIC;
    signal exp_buf_23_we0 : STD_LOGIC;
    signal exp_buf_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_24_ce0 : STD_LOGIC;
    signal exp_buf_24_we0 : STD_LOGIC;
    signal exp_buf_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_25_ce0 : STD_LOGIC;
    signal exp_buf_25_we0 : STD_LOGIC;
    signal exp_buf_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_26_ce0 : STD_LOGIC;
    signal exp_buf_26_we0 : STD_LOGIC;
    signal exp_buf_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_27_ce0 : STD_LOGIC;
    signal exp_buf_27_we0 : STD_LOGIC;
    signal exp_buf_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_28_ce0 : STD_LOGIC;
    signal exp_buf_28_we0 : STD_LOGIC;
    signal exp_buf_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_29_ce0 : STD_LOGIC;
    signal exp_buf_29_we0 : STD_LOGIC;
    signal exp_buf_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_30_ce0 : STD_LOGIC;
    signal exp_buf_30_we0 : STD_LOGIC;
    signal exp_buf_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_31_ce0 : STD_LOGIC;
    signal exp_buf_31_we0 : STD_LOGIC;
    signal exp_buf_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_32_ce0 : STD_LOGIC;
    signal exp_buf_32_we0 : STD_LOGIC;
    signal exp_buf_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_33_ce0 : STD_LOGIC;
    signal exp_buf_33_we0 : STD_LOGIC;
    signal exp_buf_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_34_ce0 : STD_LOGIC;
    signal exp_buf_34_we0 : STD_LOGIC;
    signal exp_buf_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_35_ce0 : STD_LOGIC;
    signal exp_buf_35_we0 : STD_LOGIC;
    signal exp_buf_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_36_ce0 : STD_LOGIC;
    signal exp_buf_36_we0 : STD_LOGIC;
    signal exp_buf_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_37_ce0 : STD_LOGIC;
    signal exp_buf_37_we0 : STD_LOGIC;
    signal exp_buf_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_38_ce0 : STD_LOGIC;
    signal exp_buf_38_we0 : STD_LOGIC;
    signal exp_buf_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_39_ce0 : STD_LOGIC;
    signal exp_buf_39_we0 : STD_LOGIC;
    signal exp_buf_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_40_ce0 : STD_LOGIC;
    signal exp_buf_40_we0 : STD_LOGIC;
    signal exp_buf_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_41_ce0 : STD_LOGIC;
    signal exp_buf_41_we0 : STD_LOGIC;
    signal exp_buf_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_42_ce0 : STD_LOGIC;
    signal exp_buf_42_we0 : STD_LOGIC;
    signal exp_buf_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_43_ce0 : STD_LOGIC;
    signal exp_buf_43_we0 : STD_LOGIC;
    signal exp_buf_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_44_ce0 : STD_LOGIC;
    signal exp_buf_44_we0 : STD_LOGIC;
    signal exp_buf_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_45_ce0 : STD_LOGIC;
    signal exp_buf_45_we0 : STD_LOGIC;
    signal exp_buf_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_46_ce0 : STD_LOGIC;
    signal exp_buf_46_we0 : STD_LOGIC;
    signal exp_buf_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_47_ce0 : STD_LOGIC;
    signal exp_buf_47_we0 : STD_LOGIC;
    signal exp_buf_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_48_ce0 : STD_LOGIC;
    signal exp_buf_48_we0 : STD_LOGIC;
    signal exp_buf_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_49_ce0 : STD_LOGIC;
    signal exp_buf_49_we0 : STD_LOGIC;
    signal exp_buf_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_50_ce0 : STD_LOGIC;
    signal exp_buf_50_we0 : STD_LOGIC;
    signal exp_buf_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_51_ce0 : STD_LOGIC;
    signal exp_buf_51_we0 : STD_LOGIC;
    signal exp_buf_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_52_ce0 : STD_LOGIC;
    signal exp_buf_52_we0 : STD_LOGIC;
    signal exp_buf_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_53_ce0 : STD_LOGIC;
    signal exp_buf_53_we0 : STD_LOGIC;
    signal exp_buf_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_54_ce0 : STD_LOGIC;
    signal exp_buf_54_we0 : STD_LOGIC;
    signal exp_buf_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_55_ce0 : STD_LOGIC;
    signal exp_buf_55_we0 : STD_LOGIC;
    signal exp_buf_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_56_ce0 : STD_LOGIC;
    signal exp_buf_56_we0 : STD_LOGIC;
    signal exp_buf_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_57_ce0 : STD_LOGIC;
    signal exp_buf_57_we0 : STD_LOGIC;
    signal exp_buf_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_58_ce0 : STD_LOGIC;
    signal exp_buf_58_we0 : STD_LOGIC;
    signal exp_buf_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_59_ce0 : STD_LOGIC;
    signal exp_buf_59_we0 : STD_LOGIC;
    signal exp_buf_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_60_ce0 : STD_LOGIC;
    signal exp_buf_60_we0 : STD_LOGIC;
    signal exp_buf_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_61_ce0 : STD_LOGIC;
    signal exp_buf_61_we0 : STD_LOGIC;
    signal exp_buf_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_62_ce0 : STD_LOGIC;
    signal exp_buf_62_we0 : STD_LOGIC;
    signal exp_buf_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_63_ce0 : STD_LOGIC;
    signal exp_buf_63_we0 : STD_LOGIC;
    signal exp_buf_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_0_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out1_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out2_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out3_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out4_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out5_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out6_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out7_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out8_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out9_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out10_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out11_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out12_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out13_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out14_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out15_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out16_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out17_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out18_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out19_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out20_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out21_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out22_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out23_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out24_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out25_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out26_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out27_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out28_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out29_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out30_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out31_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out32 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out32_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out33 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out33_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out34 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out34_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out35 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out35_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out36 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out36_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out37 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out37_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out38 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out38_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out39 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out39_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out40 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out40_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out41 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out41_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out42_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out43 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out43_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out44 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out44_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out45 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out45_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out46 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out46_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out47_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out48_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out49 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out49_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out50 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out50_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out51 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out51_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out52 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out52_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out53 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out53_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out54 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out54_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out55 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out55_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out56 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out56_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out57 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out57_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out58_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out59 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out59_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out60 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out60_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out61 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out61_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out62_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out63 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out63_ap_vld : STD_LOGIC;
    signal tmp_f32_to_bf16_rne_fu_1246_ap_ready : STD_LOGIC;
    signal tmp_f32_to_bf16_rne_fu_1246_f : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_0_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out1_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out2_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out3_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out4_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out5_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out6_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out7_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out8_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out9_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out10_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out11_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out12_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out13_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out14_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out15_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out16_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out17_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out18_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out19_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out20_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out21_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out22_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out23_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out24_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out25_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out26_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out27_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out28_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out29_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out30_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out31_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out32 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out32_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out33 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out33_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out34 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out34_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out35 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out35_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out36 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out36_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out37 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out37_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out38 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out38_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out39 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out39_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out40 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out40_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out41 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out41_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out42 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out42_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out43 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out43_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out44 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out44_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out45 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out45_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out46 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out46_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out47 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out47_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out48 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out48_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out49 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out49_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out50 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out50_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out51 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out51_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out52 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out52_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out53 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out53_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out54 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out54_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out55 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out55_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out56 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out56_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out57 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out57_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out58 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out58_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out59 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out59_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out60 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out60_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out61 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out61_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out62 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out62_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out63 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out63_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_tmp_f32_to_bf16_rne_fu_1246_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal denom_bf16_to_f32_fu_1577_ap_ready : STD_LOGIC;
    signal denom_1_bf16_to_f32_fu_1582_ap_ready : STD_LOGIC;
    signal denom_2_bf16_to_f32_fu_1587_ap_ready : STD_LOGIC;
    signal denom_3_bf16_to_f32_fu_1592_ap_ready : STD_LOGIC;
    signal denom_4_bf16_to_f32_fu_1597_ap_ready : STD_LOGIC;
    signal denom_5_bf16_to_f32_fu_1602_ap_ready : STD_LOGIC;
    signal denom_6_bf16_to_f32_fu_1607_ap_ready : STD_LOGIC;
    signal denom_7_bf16_to_f32_fu_1612_ap_ready : STD_LOGIC;
    signal denom_8_bf16_to_f32_fu_1617_ap_ready : STD_LOGIC;
    signal denom_9_bf16_to_f32_fu_1622_ap_ready : STD_LOGIC;
    signal denom_s_bf16_to_f32_fu_1627_ap_ready : STD_LOGIC;
    signal denom_10_bf16_to_f32_fu_1632_ap_ready : STD_LOGIC;
    signal denom_11_bf16_to_f32_fu_1637_ap_ready : STD_LOGIC;
    signal denom_12_bf16_to_f32_fu_1642_ap_ready : STD_LOGIC;
    signal denom_13_bf16_to_f32_fu_1647_ap_ready : STD_LOGIC;
    signal denom_14_bf16_to_f32_fu_1652_ap_ready : STD_LOGIC;
    signal denom_15_bf16_to_f32_fu_1657_ap_ready : STD_LOGIC;
    signal denom_16_bf16_to_f32_fu_1662_ap_ready : STD_LOGIC;
    signal denom_17_bf16_to_f32_fu_1667_ap_ready : STD_LOGIC;
    signal denom_18_bf16_to_f32_fu_1672_ap_ready : STD_LOGIC;
    signal denom_19_bf16_to_f32_fu_1677_ap_ready : STD_LOGIC;
    signal denom_20_bf16_to_f32_fu_1682_ap_ready : STD_LOGIC;
    signal denom_21_bf16_to_f32_fu_1687_ap_ready : STD_LOGIC;
    signal denom_22_bf16_to_f32_fu_1692_ap_ready : STD_LOGIC;
    signal denom_23_bf16_to_f32_fu_1697_ap_ready : STD_LOGIC;
    signal denom_24_bf16_to_f32_fu_1702_ap_ready : STD_LOGIC;
    signal denom_25_bf16_to_f32_fu_1707_ap_ready : STD_LOGIC;
    signal denom_26_bf16_to_f32_fu_1712_ap_ready : STD_LOGIC;
    signal denom_27_bf16_to_f32_fu_1717_ap_ready : STD_LOGIC;
    signal denom_28_bf16_to_f32_fu_1722_ap_ready : STD_LOGIC;
    signal denom_29_bf16_to_f32_fu_1727_ap_ready : STD_LOGIC;
    signal denom_30_bf16_to_f32_fu_1732_ap_ready : STD_LOGIC;
    signal denom_31_bf16_to_f32_fu_1737_ap_ready : STD_LOGIC;
    signal denom_32_bf16_to_f32_fu_1742_ap_ready : STD_LOGIC;
    signal denom_33_bf16_to_f32_fu_1747_ap_ready : STD_LOGIC;
    signal denom_34_bf16_to_f32_fu_1752_ap_ready : STD_LOGIC;
    signal denom_35_bf16_to_f32_fu_1757_ap_ready : STD_LOGIC;
    signal denom_36_bf16_to_f32_fu_1762_ap_ready : STD_LOGIC;
    signal denom_37_bf16_to_f32_fu_1767_ap_ready : STD_LOGIC;
    signal denom_38_bf16_to_f32_fu_1772_ap_ready : STD_LOGIC;
    signal denom_39_bf16_to_f32_fu_1777_ap_ready : STD_LOGIC;
    signal denom_40_bf16_to_f32_fu_1782_ap_ready : STD_LOGIC;
    signal denom_41_bf16_to_f32_fu_1787_ap_ready : STD_LOGIC;
    signal denom_42_bf16_to_f32_fu_1792_ap_ready : STD_LOGIC;
    signal denom_43_bf16_to_f32_fu_1797_ap_ready : STD_LOGIC;
    signal denom_44_bf16_to_f32_fu_1802_ap_ready : STD_LOGIC;
    signal denom_45_bf16_to_f32_fu_1807_ap_ready : STD_LOGIC;
    signal denom_46_bf16_to_f32_fu_1812_ap_ready : STD_LOGIC;
    signal denom_47_bf16_to_f32_fu_1817_ap_ready : STD_LOGIC;
    signal denom_48_bf16_to_f32_fu_1822_ap_ready : STD_LOGIC;
    signal denom_49_bf16_to_f32_fu_1827_ap_ready : STD_LOGIC;
    signal denom_50_bf16_to_f32_fu_1832_ap_ready : STD_LOGIC;
    signal denom_51_bf16_to_f32_fu_1837_ap_ready : STD_LOGIC;
    signal denom_52_bf16_to_f32_fu_1842_ap_ready : STD_LOGIC;
    signal denom_53_bf16_to_f32_fu_1847_ap_ready : STD_LOGIC;
    signal denom_54_bf16_to_f32_fu_1852_ap_ready : STD_LOGIC;
    signal denom_55_bf16_to_f32_fu_1857_ap_ready : STD_LOGIC;
    signal denom_56_bf16_to_f32_fu_1862_ap_ready : STD_LOGIC;
    signal denom_57_bf16_to_f32_fu_1867_ap_ready : STD_LOGIC;
    signal denom_58_bf16_to_f32_fu_1872_ap_ready : STD_LOGIC;
    signal denom_59_bf16_to_f32_fu_1877_ap_ready : STD_LOGIC;
    signal denom_60_bf16_to_f32_fu_1882_ap_ready : STD_LOGIC;
    signal denom_61_bf16_to_f32_fu_1887_ap_ready : STD_LOGIC;
    signal denom_62_bf16_to_f32_fu_1892_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start_reg : STD_LOGIC := '0';
    signal grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal denom_to_int_fu_3437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_3441_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_3451_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_1_to_int_fu_3467_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_128_fu_3471_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_174_fu_3481_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_2_to_int_fu_3497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_130_fu_3501_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_177_fu_3511_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_3_to_int_fu_3527_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_fu_3531_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_180_fu_3541_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_4_to_int_fu_3557_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_134_fu_3561_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_183_fu_3571_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_5_to_int_fu_3587_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_fu_3591_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_186_fu_3601_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_6_to_int_fu_3617_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_138_fu_3621_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_189_fu_3631_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_7_to_int_fu_3647_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_140_fu_3651_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_192_fu_3661_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_8_to_int_fu_3677_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_fu_3681_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_195_fu_3691_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_9_to_int_fu_3707_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_fu_3711_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_198_fu_3721_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_63_to_int_fu_3737_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_146_fu_3741_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_201_fu_3751_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_10_to_int_fu_3767_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_148_fu_3771_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_204_fu_3781_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_11_to_int_fu_3797_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_fu_3801_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_207_fu_3811_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_12_to_int_fu_3827_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_152_fu_3831_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_210_fu_3841_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_13_to_int_fu_3857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_154_fu_3861_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_213_fu_3871_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_14_to_int_fu_3887_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_156_fu_3891_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_216_fu_3901_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_15_to_int_fu_3917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_fu_3921_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_219_fu_3931_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_16_to_int_fu_3947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_160_fu_3951_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_222_fu_3961_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_17_to_int_fu_3977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_162_fu_3981_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_225_fu_3991_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_18_to_int_fu_4007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_fu_4011_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_228_fu_4021_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_19_to_int_fu_4037_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_166_fu_4041_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_231_fu_4051_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_20_to_int_fu_4067_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_fu_4071_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_234_fu_4081_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_21_to_int_fu_4097_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_170_fu_4101_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_237_fu_4111_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_22_to_int_fu_4127_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_172_fu_4131_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_240_fu_4141_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_23_to_int_fu_4157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_174_fu_4161_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_243_fu_4171_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_24_to_int_fu_4187_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_176_fu_4191_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_246_fu_4201_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_25_to_int_fu_4217_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_178_fu_4221_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_249_fu_4231_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_26_to_int_fu_4247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_180_fu_4251_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_252_fu_4261_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_27_to_int_fu_4277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_fu_4281_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_255_fu_4291_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_28_to_int_fu_4307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_184_fu_4311_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_258_fu_4321_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_29_to_int_fu_4337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_186_fu_4341_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_261_fu_4351_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_30_to_int_fu_4367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_188_fu_4371_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_264_fu_4381_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_31_to_int_fu_4397_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_190_fu_4401_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_267_fu_4411_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_32_to_int_fu_4427_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_192_fu_4431_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_270_fu_4441_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_33_to_int_fu_4457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_194_fu_4461_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_273_fu_4471_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_34_to_int_fu_4487_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_fu_4491_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_276_fu_4501_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_35_to_int_fu_4517_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_198_fu_4521_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_279_fu_4531_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_36_to_int_fu_4547_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_200_fu_4551_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_282_fu_4561_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_37_to_int_fu_4577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_202_fu_4581_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_285_fu_4591_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_38_to_int_fu_4607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_204_fu_4611_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_288_fu_4621_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_39_to_int_fu_4637_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_206_fu_4641_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_291_fu_4651_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_40_to_int_fu_4667_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_208_fu_4671_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_294_fu_4681_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_41_to_int_fu_4697_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_fu_4701_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_297_fu_4711_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_42_to_int_fu_4727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_fu_4731_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_300_fu_4741_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_43_to_int_fu_4757_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_fu_4761_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_303_fu_4771_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_44_to_int_fu_4787_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_216_fu_4791_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_306_fu_4801_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_45_to_int_fu_4817_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_218_fu_4821_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_309_fu_4831_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_46_to_int_fu_4847_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_220_fu_4851_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_312_fu_4861_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_47_to_int_fu_4877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_222_fu_4881_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_315_fu_4891_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_48_to_int_fu_4907_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_224_fu_4911_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_318_fu_4921_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_49_to_int_fu_4937_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_226_fu_4941_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_321_fu_4951_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_50_to_int_fu_4967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_228_fu_4971_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_324_fu_4981_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_51_to_int_fu_4997_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_230_fu_5001_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_327_fu_5011_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_52_to_int_fu_5027_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_232_fu_5031_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_330_fu_5041_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_53_to_int_fu_5057_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_234_fu_5061_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_333_fu_5071_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_54_to_int_fu_5087_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_236_fu_5091_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_336_fu_5101_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_55_to_int_fu_5117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_238_fu_5121_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_339_fu_5131_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_56_to_int_fu_5147_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_240_fu_5151_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_342_fu_5161_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_57_to_int_fu_5177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_242_fu_5181_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_345_fu_5191_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_58_to_int_fu_5207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_fu_5211_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_348_fu_5221_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_59_to_int_fu_5237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_246_fu_5241_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_351_fu_5251_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_60_to_int_fu_5267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_248_fu_5271_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_354_fu_5281_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_61_to_int_fu_5297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_250_fu_5301_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_357_fu_5311_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal denom_62_to_int_fu_5327_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_252_fu_5331_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_360_fu_5341_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_172_fu_5357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_173_fu_5361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_175_fu_5374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_176_fu_5378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_178_fu_5391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_179_fu_5395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_181_fu_5408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_182_fu_5412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_184_fu_5425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_185_fu_5429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_187_fu_5442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_188_fu_5446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_190_fu_5459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_191_fu_5463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_193_fu_5476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_194_fu_5480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_196_fu_5493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_197_fu_5497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_199_fu_5510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_200_fu_5514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_202_fu_5527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_203_fu_5531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_205_fu_5544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_206_fu_5548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_208_fu_5561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_209_fu_5565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_211_fu_5578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_212_fu_5582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_214_fu_5595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_215_fu_5599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_217_fu_5612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_218_fu_5616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_220_fu_5629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_221_fu_5633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_223_fu_5646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_224_fu_5650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_226_fu_5663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_227_fu_5667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_229_fu_5680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_230_fu_5684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_232_fu_5697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_233_fu_5701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_235_fu_5714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_236_fu_5718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_238_fu_5731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_239_fu_5735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_241_fu_5748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_242_fu_5752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_244_fu_5765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_245_fu_5769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_247_fu_5782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_248_fu_5786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_250_fu_5799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_251_fu_5803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_253_fu_5816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_254_fu_5820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_256_fu_5833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_257_fu_5837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_259_fu_5850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_260_fu_5854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_262_fu_5867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_263_fu_5871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_265_fu_5884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_266_fu_5888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_268_fu_5901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_269_fu_5905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_271_fu_5918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_272_fu_5922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_274_fu_5935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_275_fu_5939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_277_fu_5952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_278_fu_5956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_280_fu_5969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_281_fu_5973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_283_fu_5986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_284_fu_5990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_286_fu_6003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_287_fu_6007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_289_fu_6020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_290_fu_6024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_292_fu_6037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_293_fu_6041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_295_fu_6054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_296_fu_6058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_298_fu_6071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_299_fu_6075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_301_fu_6088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_302_fu_6092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_304_fu_6105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_305_fu_6109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_307_fu_6122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_308_fu_6126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_310_fu_6139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_311_fu_6143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_313_fu_6156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_314_fu_6160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_316_fu_6173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_317_fu_6177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_319_fu_6190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_320_fu_6194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_322_fu_6207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_323_fu_6211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_325_fu_6224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_326_fu_6228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_328_fu_6241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_329_fu_6245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_331_fu_6258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_332_fu_6262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_334_fu_6275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_335_fu_6279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_337_fu_6292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_338_fu_6296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_340_fu_6309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_341_fu_6313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_343_fu_6326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_344_fu_6330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_346_fu_6343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_347_fu_6347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_349_fu_6360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_350_fu_6364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_352_fu_6377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_353_fu_6381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_355_fu_6394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_356_fu_6398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_358_fu_6411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_359_fu_6415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_361_fu_6428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_362_fu_6432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_safe_softmax3_64_768_Pipeline_step_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_32_ce0 : OUT STD_LOGIC;
        x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_33_ce0 : OUT STD_LOGIC;
        x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_34_ce0 : OUT STD_LOGIC;
        x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_35_ce0 : OUT STD_LOGIC;
        x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_36_ce0 : OUT STD_LOGIC;
        x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_37_ce0 : OUT STD_LOGIC;
        x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_38_ce0 : OUT STD_LOGIC;
        x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_39_ce0 : OUT STD_LOGIC;
        x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_40_ce0 : OUT STD_LOGIC;
        x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_41_ce0 : OUT STD_LOGIC;
        x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_42_ce0 : OUT STD_LOGIC;
        x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_43_ce0 : OUT STD_LOGIC;
        x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_44_ce0 : OUT STD_LOGIC;
        x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_45_ce0 : OUT STD_LOGIC;
        x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_46_ce0 : OUT STD_LOGIC;
        x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_47_ce0 : OUT STD_LOGIC;
        x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_48_ce0 : OUT STD_LOGIC;
        x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_49_ce0 : OUT STD_LOGIC;
        x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_50_ce0 : OUT STD_LOGIC;
        x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_51_ce0 : OUT STD_LOGIC;
        x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_52_ce0 : OUT STD_LOGIC;
        x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_53_ce0 : OUT STD_LOGIC;
        x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_54_ce0 : OUT STD_LOGIC;
        x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_55_ce0 : OUT STD_LOGIC;
        x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_56_ce0 : OUT STD_LOGIC;
        x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_57_ce0 : OUT STD_LOGIC;
        x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_58_ce0 : OUT STD_LOGIC;
        x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_59_ce0 : OUT STD_LOGIC;
        x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_60_ce0 : OUT STD_LOGIC;
        x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_61_ce0 : OUT STD_LOGIC;
        x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_62_ce0 : OUT STD_LOGIC;
        x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_63_ce0 : OUT STD_LOGIC;
        x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC;
        p_out63 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out63_ap_vld : OUT STD_LOGIC );
    end component;


    component activation_accelerator_f32_to_bf16_rne IS
    port (
        ap_ready : OUT STD_LOGIC;
        f : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3_64_768_Pipeline_exp_and_bucket IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp : IN STD_LOGIC_VECTOR (15 downto 0);
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload253 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_ce0 : OUT STD_LOGIC;
        exp_buf_we0 : OUT STD_LOGIC;
        exp_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload252 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_1_ce0 : OUT STD_LOGIC;
        exp_buf_1_we0 : OUT STD_LOGIC;
        exp_buf_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload251 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_2_ce0 : OUT STD_LOGIC;
        exp_buf_2_we0 : OUT STD_LOGIC;
        exp_buf_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload250 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_3_ce0 : OUT STD_LOGIC;
        exp_buf_3_we0 : OUT STD_LOGIC;
        exp_buf_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload249 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_4_ce0 : OUT STD_LOGIC;
        exp_buf_4_we0 : OUT STD_LOGIC;
        exp_buf_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload248 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_5_ce0 : OUT STD_LOGIC;
        exp_buf_5_we0 : OUT STD_LOGIC;
        exp_buf_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload247 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_6_ce0 : OUT STD_LOGIC;
        exp_buf_6_we0 : OUT STD_LOGIC;
        exp_buf_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload246 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_7_ce0 : OUT STD_LOGIC;
        exp_buf_7_we0 : OUT STD_LOGIC;
        exp_buf_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload245 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_8_ce0 : OUT STD_LOGIC;
        exp_buf_8_we0 : OUT STD_LOGIC;
        exp_buf_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload244 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_9_ce0 : OUT STD_LOGIC;
        exp_buf_9_we0 : OUT STD_LOGIC;
        exp_buf_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload243 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_10_ce0 : OUT STD_LOGIC;
        exp_buf_10_we0 : OUT STD_LOGIC;
        exp_buf_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload242 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_11_ce0 : OUT STD_LOGIC;
        exp_buf_11_we0 : OUT STD_LOGIC;
        exp_buf_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload241 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_12_ce0 : OUT STD_LOGIC;
        exp_buf_12_we0 : OUT STD_LOGIC;
        exp_buf_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload240 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_13_ce0 : OUT STD_LOGIC;
        exp_buf_13_we0 : OUT STD_LOGIC;
        exp_buf_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload239 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_14_ce0 : OUT STD_LOGIC;
        exp_buf_14_we0 : OUT STD_LOGIC;
        exp_buf_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload238 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_15_ce0 : OUT STD_LOGIC;
        exp_buf_15_we0 : OUT STD_LOGIC;
        exp_buf_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload237 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_16_ce0 : OUT STD_LOGIC;
        exp_buf_16_we0 : OUT STD_LOGIC;
        exp_buf_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload236 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_17_ce0 : OUT STD_LOGIC;
        exp_buf_17_we0 : OUT STD_LOGIC;
        exp_buf_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload235 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_18_ce0 : OUT STD_LOGIC;
        exp_buf_18_we0 : OUT STD_LOGIC;
        exp_buf_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload234 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_19_ce0 : OUT STD_LOGIC;
        exp_buf_19_we0 : OUT STD_LOGIC;
        exp_buf_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload233 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_20_ce0 : OUT STD_LOGIC;
        exp_buf_20_we0 : OUT STD_LOGIC;
        exp_buf_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload232 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_21_ce0 : OUT STD_LOGIC;
        exp_buf_21_we0 : OUT STD_LOGIC;
        exp_buf_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload231 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_22_ce0 : OUT STD_LOGIC;
        exp_buf_22_we0 : OUT STD_LOGIC;
        exp_buf_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload230 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_23_ce0 : OUT STD_LOGIC;
        exp_buf_23_we0 : OUT STD_LOGIC;
        exp_buf_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload229 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_24_ce0 : OUT STD_LOGIC;
        exp_buf_24_we0 : OUT STD_LOGIC;
        exp_buf_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload228 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_25_ce0 : OUT STD_LOGIC;
        exp_buf_25_we0 : OUT STD_LOGIC;
        exp_buf_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload227 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_26_ce0 : OUT STD_LOGIC;
        exp_buf_26_we0 : OUT STD_LOGIC;
        exp_buf_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload226 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_27_ce0 : OUT STD_LOGIC;
        exp_buf_27_we0 : OUT STD_LOGIC;
        exp_buf_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload225 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_28_ce0 : OUT STD_LOGIC;
        exp_buf_28_we0 : OUT STD_LOGIC;
        exp_buf_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload224 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_29_ce0 : OUT STD_LOGIC;
        exp_buf_29_we0 : OUT STD_LOGIC;
        exp_buf_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload223 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_30_ce0 : OUT STD_LOGIC;
        exp_buf_30_we0 : OUT STD_LOGIC;
        exp_buf_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload222 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_31_ce0 : OUT STD_LOGIC;
        exp_buf_31_we0 : OUT STD_LOGIC;
        exp_buf_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_32_ce0 : OUT STD_LOGIC;
        x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload221 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_32_ce0 : OUT STD_LOGIC;
        exp_buf_32_we0 : OUT STD_LOGIC;
        exp_buf_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_33_ce0 : OUT STD_LOGIC;
        x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload220 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_33_ce0 : OUT STD_LOGIC;
        exp_buf_33_we0 : OUT STD_LOGIC;
        exp_buf_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_34_ce0 : OUT STD_LOGIC;
        x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload219 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_34_ce0 : OUT STD_LOGIC;
        exp_buf_34_we0 : OUT STD_LOGIC;
        exp_buf_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_35_ce0 : OUT STD_LOGIC;
        x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload218 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_35_ce0 : OUT STD_LOGIC;
        exp_buf_35_we0 : OUT STD_LOGIC;
        exp_buf_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_36_ce0 : OUT STD_LOGIC;
        x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload217 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_36_ce0 : OUT STD_LOGIC;
        exp_buf_36_we0 : OUT STD_LOGIC;
        exp_buf_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_37_ce0 : OUT STD_LOGIC;
        x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload216 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_37_ce0 : OUT STD_LOGIC;
        exp_buf_37_we0 : OUT STD_LOGIC;
        exp_buf_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_38_ce0 : OUT STD_LOGIC;
        x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload215 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_38_ce0 : OUT STD_LOGIC;
        exp_buf_38_we0 : OUT STD_LOGIC;
        exp_buf_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_39_ce0 : OUT STD_LOGIC;
        x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload214 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_39_ce0 : OUT STD_LOGIC;
        exp_buf_39_we0 : OUT STD_LOGIC;
        exp_buf_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_40_ce0 : OUT STD_LOGIC;
        x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload213 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_40_ce0 : OUT STD_LOGIC;
        exp_buf_40_we0 : OUT STD_LOGIC;
        exp_buf_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_41_ce0 : OUT STD_LOGIC;
        x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload212 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_41_ce0 : OUT STD_LOGIC;
        exp_buf_41_we0 : OUT STD_LOGIC;
        exp_buf_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_42_ce0 : OUT STD_LOGIC;
        x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload211 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_42_ce0 : OUT STD_LOGIC;
        exp_buf_42_we0 : OUT STD_LOGIC;
        exp_buf_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_43_ce0 : OUT STD_LOGIC;
        x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload210 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_43_ce0 : OUT STD_LOGIC;
        exp_buf_43_we0 : OUT STD_LOGIC;
        exp_buf_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_44_ce0 : OUT STD_LOGIC;
        x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload209 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_44_ce0 : OUT STD_LOGIC;
        exp_buf_44_we0 : OUT STD_LOGIC;
        exp_buf_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_45_ce0 : OUT STD_LOGIC;
        x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload208 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_45_ce0 : OUT STD_LOGIC;
        exp_buf_45_we0 : OUT STD_LOGIC;
        exp_buf_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_46_ce0 : OUT STD_LOGIC;
        x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload207 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_46_ce0 : OUT STD_LOGIC;
        exp_buf_46_we0 : OUT STD_LOGIC;
        exp_buf_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_47_ce0 : OUT STD_LOGIC;
        x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload206 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_47_ce0 : OUT STD_LOGIC;
        exp_buf_47_we0 : OUT STD_LOGIC;
        exp_buf_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_48_ce0 : OUT STD_LOGIC;
        x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload205 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_48_ce0 : OUT STD_LOGIC;
        exp_buf_48_we0 : OUT STD_LOGIC;
        exp_buf_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_49_ce0 : OUT STD_LOGIC;
        x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload204 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_49_ce0 : OUT STD_LOGIC;
        exp_buf_49_we0 : OUT STD_LOGIC;
        exp_buf_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_50_ce0 : OUT STD_LOGIC;
        x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload203 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_50_ce0 : OUT STD_LOGIC;
        exp_buf_50_we0 : OUT STD_LOGIC;
        exp_buf_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_51_ce0 : OUT STD_LOGIC;
        x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload202 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_51_ce0 : OUT STD_LOGIC;
        exp_buf_51_we0 : OUT STD_LOGIC;
        exp_buf_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_52_ce0 : OUT STD_LOGIC;
        x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload201 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_52_ce0 : OUT STD_LOGIC;
        exp_buf_52_we0 : OUT STD_LOGIC;
        exp_buf_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_53_ce0 : OUT STD_LOGIC;
        x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload200 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_53_ce0 : OUT STD_LOGIC;
        exp_buf_53_we0 : OUT STD_LOGIC;
        exp_buf_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_54_ce0 : OUT STD_LOGIC;
        x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload199 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_54_ce0 : OUT STD_LOGIC;
        exp_buf_54_we0 : OUT STD_LOGIC;
        exp_buf_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_55_ce0 : OUT STD_LOGIC;
        x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload198 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_55_ce0 : OUT STD_LOGIC;
        exp_buf_55_we0 : OUT STD_LOGIC;
        exp_buf_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_56_ce0 : OUT STD_LOGIC;
        x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload197 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_56_ce0 : OUT STD_LOGIC;
        exp_buf_56_we0 : OUT STD_LOGIC;
        exp_buf_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_57_ce0 : OUT STD_LOGIC;
        x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload196 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_57_ce0 : OUT STD_LOGIC;
        exp_buf_57_we0 : OUT STD_LOGIC;
        exp_buf_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_58_ce0 : OUT STD_LOGIC;
        x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload195 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_58_ce0 : OUT STD_LOGIC;
        exp_buf_58_we0 : OUT STD_LOGIC;
        exp_buf_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_59_ce0 : OUT STD_LOGIC;
        x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload194 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_59_ce0 : OUT STD_LOGIC;
        exp_buf_59_we0 : OUT STD_LOGIC;
        exp_buf_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_60_ce0 : OUT STD_LOGIC;
        x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload193 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_60_ce0 : OUT STD_LOGIC;
        exp_buf_60_we0 : OUT STD_LOGIC;
        exp_buf_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_61_ce0 : OUT STD_LOGIC;
        x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload192 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_61_ce0 : OUT STD_LOGIC;
        exp_buf_61_we0 : OUT STD_LOGIC;
        exp_buf_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_62_ce0 : OUT STD_LOGIC;
        x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload191 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_62_ce0 : OUT STD_LOGIC;
        exp_buf_62_we0 : OUT STD_LOGIC;
        exp_buf_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_63_ce0 : OUT STD_LOGIC;
        x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_63_ce0 : OUT STD_LOGIC;
        exp_buf_63_we0 : OUT STD_LOGIC;
        exp_buf_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC;
        p_out63 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_out63_ap_vld : OUT STD_LOGIC;
        tmp_f32_to_bf16_rne_fu_1246_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_f32_to_bf16_rne_fu_1246_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
        tmp_f32_to_bf16_rne_fu_1246_p_ready : IN STD_LOGIC );
    end component;


    component activation_accelerator_bf16_to_f32 IS
    port (
        ap_ready : OUT STD_LOGIC;
        b : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3_64_768_Pipeline_step_loop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_ce0 : OUT STD_LOGIC;
        exp_buf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_1_ce0 : OUT STD_LOGIC;
        exp_buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_2_ce0 : OUT STD_LOGIC;
        exp_buf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_3_ce0 : OUT STD_LOGIC;
        exp_buf_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_4_ce0 : OUT STD_LOGIC;
        exp_buf_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_5_ce0 : OUT STD_LOGIC;
        exp_buf_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_6_ce0 : OUT STD_LOGIC;
        exp_buf_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_7_ce0 : OUT STD_LOGIC;
        exp_buf_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_8_ce0 : OUT STD_LOGIC;
        exp_buf_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_9_ce0 : OUT STD_LOGIC;
        exp_buf_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_10_ce0 : OUT STD_LOGIC;
        exp_buf_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_11_ce0 : OUT STD_LOGIC;
        exp_buf_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_12_ce0 : OUT STD_LOGIC;
        exp_buf_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_13_ce0 : OUT STD_LOGIC;
        exp_buf_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_14_ce0 : OUT STD_LOGIC;
        exp_buf_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_15_ce0 : OUT STD_LOGIC;
        exp_buf_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_16_ce0 : OUT STD_LOGIC;
        exp_buf_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_17_ce0 : OUT STD_LOGIC;
        exp_buf_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_18_ce0 : OUT STD_LOGIC;
        exp_buf_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_19_ce0 : OUT STD_LOGIC;
        exp_buf_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_20_ce0 : OUT STD_LOGIC;
        exp_buf_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_21_ce0 : OUT STD_LOGIC;
        exp_buf_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_22_ce0 : OUT STD_LOGIC;
        exp_buf_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_23_ce0 : OUT STD_LOGIC;
        exp_buf_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_24_ce0 : OUT STD_LOGIC;
        exp_buf_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_25_ce0 : OUT STD_LOGIC;
        exp_buf_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_26_ce0 : OUT STD_LOGIC;
        exp_buf_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_27_ce0 : OUT STD_LOGIC;
        exp_buf_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_28_ce0 : OUT STD_LOGIC;
        exp_buf_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_29_ce0 : OUT STD_LOGIC;
        exp_buf_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_30_ce0 : OUT STD_LOGIC;
        exp_buf_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_31_ce0 : OUT STD_LOGIC;
        exp_buf_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_32_ce0 : OUT STD_LOGIC;
        exp_buf_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_32 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_33_ce0 : OUT STD_LOGIC;
        exp_buf_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_33 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_34_ce0 : OUT STD_LOGIC;
        exp_buf_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_34 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_35_ce0 : OUT STD_LOGIC;
        exp_buf_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_35 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_36_ce0 : OUT STD_LOGIC;
        exp_buf_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_36 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_37_ce0 : OUT STD_LOGIC;
        exp_buf_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_37 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_38_ce0 : OUT STD_LOGIC;
        exp_buf_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_38 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_39_ce0 : OUT STD_LOGIC;
        exp_buf_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_39 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_40_ce0 : OUT STD_LOGIC;
        exp_buf_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_40 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_41_ce0 : OUT STD_LOGIC;
        exp_buf_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_41 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_42_ce0 : OUT STD_LOGIC;
        exp_buf_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_42 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_43_ce0 : OUT STD_LOGIC;
        exp_buf_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_43 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_44_ce0 : OUT STD_LOGIC;
        exp_buf_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_44 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_45_ce0 : OUT STD_LOGIC;
        exp_buf_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_45 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_46_ce0 : OUT STD_LOGIC;
        exp_buf_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_46 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_47_ce0 : OUT STD_LOGIC;
        exp_buf_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_47 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_48_ce0 : OUT STD_LOGIC;
        exp_buf_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_48 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_49_ce0 : OUT STD_LOGIC;
        exp_buf_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_49 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_50_ce0 : OUT STD_LOGIC;
        exp_buf_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_50 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_51_ce0 : OUT STD_LOGIC;
        exp_buf_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_51 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_52_ce0 : OUT STD_LOGIC;
        exp_buf_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_52 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_53_ce0 : OUT STD_LOGIC;
        exp_buf_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_53 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_54_ce0 : OUT STD_LOGIC;
        exp_buf_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_54 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_55_ce0 : OUT STD_LOGIC;
        exp_buf_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_55 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_56_ce0 : OUT STD_LOGIC;
        exp_buf_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_56 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_57_ce0 : OUT STD_LOGIC;
        exp_buf_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_57 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_58_ce0 : OUT STD_LOGIC;
        exp_buf_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_58 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_59_ce0 : OUT STD_LOGIC;
        exp_buf_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_59 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_60_ce0 : OUT STD_LOGIC;
        exp_buf_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_60 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_61_ce0 : OUT STD_LOGIC;
        exp_buf_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_61 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_62_ce0 : OUT STD_LOGIC;
        exp_buf_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_62 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_63_ce0 : OUT STD_LOGIC;
        exp_buf_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    exp_buf_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_address0,
        ce0 => exp_buf_ce0,
        we0 => exp_buf_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_d0,
        q0 => exp_buf_q0);

    exp_buf_1_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_1_address0,
        ce0 => exp_buf_1_ce0,
        we0 => exp_buf_1_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_d0,
        q0 => exp_buf_1_q0);

    exp_buf_2_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_2_address0,
        ce0 => exp_buf_2_ce0,
        we0 => exp_buf_2_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_d0,
        q0 => exp_buf_2_q0);

    exp_buf_3_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_3_address0,
        ce0 => exp_buf_3_ce0,
        we0 => exp_buf_3_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_d0,
        q0 => exp_buf_3_q0);

    exp_buf_4_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_4_address0,
        ce0 => exp_buf_4_ce0,
        we0 => exp_buf_4_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_d0,
        q0 => exp_buf_4_q0);

    exp_buf_5_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_5_address0,
        ce0 => exp_buf_5_ce0,
        we0 => exp_buf_5_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_d0,
        q0 => exp_buf_5_q0);

    exp_buf_6_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_6_address0,
        ce0 => exp_buf_6_ce0,
        we0 => exp_buf_6_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_d0,
        q0 => exp_buf_6_q0);

    exp_buf_7_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_7_address0,
        ce0 => exp_buf_7_ce0,
        we0 => exp_buf_7_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_d0,
        q0 => exp_buf_7_q0);

    exp_buf_8_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_8_address0,
        ce0 => exp_buf_8_ce0,
        we0 => exp_buf_8_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_d0,
        q0 => exp_buf_8_q0);

    exp_buf_9_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_9_address0,
        ce0 => exp_buf_9_ce0,
        we0 => exp_buf_9_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_d0,
        q0 => exp_buf_9_q0);

    exp_buf_10_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_10_address0,
        ce0 => exp_buf_10_ce0,
        we0 => exp_buf_10_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_d0,
        q0 => exp_buf_10_q0);

    exp_buf_11_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_11_address0,
        ce0 => exp_buf_11_ce0,
        we0 => exp_buf_11_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_d0,
        q0 => exp_buf_11_q0);

    exp_buf_12_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_12_address0,
        ce0 => exp_buf_12_ce0,
        we0 => exp_buf_12_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_d0,
        q0 => exp_buf_12_q0);

    exp_buf_13_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_13_address0,
        ce0 => exp_buf_13_ce0,
        we0 => exp_buf_13_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_d0,
        q0 => exp_buf_13_q0);

    exp_buf_14_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_14_address0,
        ce0 => exp_buf_14_ce0,
        we0 => exp_buf_14_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_d0,
        q0 => exp_buf_14_q0);

    exp_buf_15_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_15_address0,
        ce0 => exp_buf_15_ce0,
        we0 => exp_buf_15_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_d0,
        q0 => exp_buf_15_q0);

    exp_buf_16_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_16_address0,
        ce0 => exp_buf_16_ce0,
        we0 => exp_buf_16_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_d0,
        q0 => exp_buf_16_q0);

    exp_buf_17_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_17_address0,
        ce0 => exp_buf_17_ce0,
        we0 => exp_buf_17_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_d0,
        q0 => exp_buf_17_q0);

    exp_buf_18_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_18_address0,
        ce0 => exp_buf_18_ce0,
        we0 => exp_buf_18_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_d0,
        q0 => exp_buf_18_q0);

    exp_buf_19_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_19_address0,
        ce0 => exp_buf_19_ce0,
        we0 => exp_buf_19_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_d0,
        q0 => exp_buf_19_q0);

    exp_buf_20_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_20_address0,
        ce0 => exp_buf_20_ce0,
        we0 => exp_buf_20_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_d0,
        q0 => exp_buf_20_q0);

    exp_buf_21_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_21_address0,
        ce0 => exp_buf_21_ce0,
        we0 => exp_buf_21_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_d0,
        q0 => exp_buf_21_q0);

    exp_buf_22_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_22_address0,
        ce0 => exp_buf_22_ce0,
        we0 => exp_buf_22_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_d0,
        q0 => exp_buf_22_q0);

    exp_buf_23_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_23_address0,
        ce0 => exp_buf_23_ce0,
        we0 => exp_buf_23_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_d0,
        q0 => exp_buf_23_q0);

    exp_buf_24_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_24_address0,
        ce0 => exp_buf_24_ce0,
        we0 => exp_buf_24_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_d0,
        q0 => exp_buf_24_q0);

    exp_buf_25_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_25_address0,
        ce0 => exp_buf_25_ce0,
        we0 => exp_buf_25_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_d0,
        q0 => exp_buf_25_q0);

    exp_buf_26_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_26_address0,
        ce0 => exp_buf_26_ce0,
        we0 => exp_buf_26_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_d0,
        q0 => exp_buf_26_q0);

    exp_buf_27_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_27_address0,
        ce0 => exp_buf_27_ce0,
        we0 => exp_buf_27_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_d0,
        q0 => exp_buf_27_q0);

    exp_buf_28_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_28_address0,
        ce0 => exp_buf_28_ce0,
        we0 => exp_buf_28_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_d0,
        q0 => exp_buf_28_q0);

    exp_buf_29_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_29_address0,
        ce0 => exp_buf_29_ce0,
        we0 => exp_buf_29_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_d0,
        q0 => exp_buf_29_q0);

    exp_buf_30_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_30_address0,
        ce0 => exp_buf_30_ce0,
        we0 => exp_buf_30_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_d0,
        q0 => exp_buf_30_q0);

    exp_buf_31_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_31_address0,
        ce0 => exp_buf_31_ce0,
        we0 => exp_buf_31_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_d0,
        q0 => exp_buf_31_q0);

    exp_buf_32_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_32_address0,
        ce0 => exp_buf_32_ce0,
        we0 => exp_buf_32_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_d0,
        q0 => exp_buf_32_q0);

    exp_buf_33_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_33_address0,
        ce0 => exp_buf_33_ce0,
        we0 => exp_buf_33_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_d0,
        q0 => exp_buf_33_q0);

    exp_buf_34_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_34_address0,
        ce0 => exp_buf_34_ce0,
        we0 => exp_buf_34_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_d0,
        q0 => exp_buf_34_q0);

    exp_buf_35_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_35_address0,
        ce0 => exp_buf_35_ce0,
        we0 => exp_buf_35_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_d0,
        q0 => exp_buf_35_q0);

    exp_buf_36_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_36_address0,
        ce0 => exp_buf_36_ce0,
        we0 => exp_buf_36_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_d0,
        q0 => exp_buf_36_q0);

    exp_buf_37_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_37_address0,
        ce0 => exp_buf_37_ce0,
        we0 => exp_buf_37_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_d0,
        q0 => exp_buf_37_q0);

    exp_buf_38_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_38_address0,
        ce0 => exp_buf_38_ce0,
        we0 => exp_buf_38_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_d0,
        q0 => exp_buf_38_q0);

    exp_buf_39_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_39_address0,
        ce0 => exp_buf_39_ce0,
        we0 => exp_buf_39_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_d0,
        q0 => exp_buf_39_q0);

    exp_buf_40_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_40_address0,
        ce0 => exp_buf_40_ce0,
        we0 => exp_buf_40_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_d0,
        q0 => exp_buf_40_q0);

    exp_buf_41_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_41_address0,
        ce0 => exp_buf_41_ce0,
        we0 => exp_buf_41_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_d0,
        q0 => exp_buf_41_q0);

    exp_buf_42_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_42_address0,
        ce0 => exp_buf_42_ce0,
        we0 => exp_buf_42_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_d0,
        q0 => exp_buf_42_q0);

    exp_buf_43_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_43_address0,
        ce0 => exp_buf_43_ce0,
        we0 => exp_buf_43_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_d0,
        q0 => exp_buf_43_q0);

    exp_buf_44_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_44_address0,
        ce0 => exp_buf_44_ce0,
        we0 => exp_buf_44_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_d0,
        q0 => exp_buf_44_q0);

    exp_buf_45_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_45_address0,
        ce0 => exp_buf_45_ce0,
        we0 => exp_buf_45_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_d0,
        q0 => exp_buf_45_q0);

    exp_buf_46_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_46_address0,
        ce0 => exp_buf_46_ce0,
        we0 => exp_buf_46_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_d0,
        q0 => exp_buf_46_q0);

    exp_buf_47_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_47_address0,
        ce0 => exp_buf_47_ce0,
        we0 => exp_buf_47_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_d0,
        q0 => exp_buf_47_q0);

    exp_buf_48_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_48_address0,
        ce0 => exp_buf_48_ce0,
        we0 => exp_buf_48_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_d0,
        q0 => exp_buf_48_q0);

    exp_buf_49_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_49_address0,
        ce0 => exp_buf_49_ce0,
        we0 => exp_buf_49_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_d0,
        q0 => exp_buf_49_q0);

    exp_buf_50_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_50_address0,
        ce0 => exp_buf_50_ce0,
        we0 => exp_buf_50_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_d0,
        q0 => exp_buf_50_q0);

    exp_buf_51_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_51_address0,
        ce0 => exp_buf_51_ce0,
        we0 => exp_buf_51_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_d0,
        q0 => exp_buf_51_q0);

    exp_buf_52_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_52_address0,
        ce0 => exp_buf_52_ce0,
        we0 => exp_buf_52_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_d0,
        q0 => exp_buf_52_q0);

    exp_buf_53_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_53_address0,
        ce0 => exp_buf_53_ce0,
        we0 => exp_buf_53_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_d0,
        q0 => exp_buf_53_q0);

    exp_buf_54_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_54_address0,
        ce0 => exp_buf_54_ce0,
        we0 => exp_buf_54_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_d0,
        q0 => exp_buf_54_q0);

    exp_buf_55_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_55_address0,
        ce0 => exp_buf_55_ce0,
        we0 => exp_buf_55_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_d0,
        q0 => exp_buf_55_q0);

    exp_buf_56_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_56_address0,
        ce0 => exp_buf_56_ce0,
        we0 => exp_buf_56_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_d0,
        q0 => exp_buf_56_q0);

    exp_buf_57_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_57_address0,
        ce0 => exp_buf_57_ce0,
        we0 => exp_buf_57_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_d0,
        q0 => exp_buf_57_q0);

    exp_buf_58_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_58_address0,
        ce0 => exp_buf_58_ce0,
        we0 => exp_buf_58_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_d0,
        q0 => exp_buf_58_q0);

    exp_buf_59_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_59_address0,
        ce0 => exp_buf_59_ce0,
        we0 => exp_buf_59_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_d0,
        q0 => exp_buf_59_q0);

    exp_buf_60_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_60_address0,
        ce0 => exp_buf_60_ce0,
        we0 => exp_buf_60_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_d0,
        q0 => exp_buf_60_q0);

    exp_buf_61_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_61_address0,
        ce0 => exp_buf_61_ce0,
        we0 => exp_buf_61_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_d0,
        q0 => exp_buf_61_q0);

    exp_buf_62_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_62_address0,
        ce0 => exp_buf_62_ce0,
        we0 => exp_buf_62_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_d0,
        q0 => exp_buf_62_q0);

    exp_buf_63_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_63_address0,
        ce0 => exp_buf_63_ce0,
        we0 => exp_buf_63_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_d0,
        q0 => exp_buf_63_q0);

    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050 : component activation_accelerator_float_safe_softmax3_64_768_Pipeline_step_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start,
        ap_done => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_done,
        ap_idle => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_ready,
        x_0_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_0_address0,
        x_0_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_1_address0,
        x_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_1_ce0,
        x_1_q0 => x_1_q0,
        x_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_2_address0,
        x_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_2_ce0,
        x_2_q0 => x_2_q0,
        x_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_3_address0,
        x_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_3_ce0,
        x_3_q0 => x_3_q0,
        x_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_4_address0,
        x_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_4_ce0,
        x_4_q0 => x_4_q0,
        x_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_5_address0,
        x_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_5_ce0,
        x_5_q0 => x_5_q0,
        x_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_6_address0,
        x_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_6_ce0,
        x_6_q0 => x_6_q0,
        x_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_7_address0,
        x_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_7_ce0,
        x_7_q0 => x_7_q0,
        x_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_8_address0,
        x_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_8_ce0,
        x_8_q0 => x_8_q0,
        x_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_9_address0,
        x_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_9_ce0,
        x_9_q0 => x_9_q0,
        x_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_10_address0,
        x_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_10_ce0,
        x_10_q0 => x_10_q0,
        x_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_11_address0,
        x_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_11_ce0,
        x_11_q0 => x_11_q0,
        x_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_12_address0,
        x_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_12_ce0,
        x_12_q0 => x_12_q0,
        x_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_13_address0,
        x_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_13_ce0,
        x_13_q0 => x_13_q0,
        x_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_14_address0,
        x_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_14_ce0,
        x_14_q0 => x_14_q0,
        x_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_15_address0,
        x_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_15_ce0,
        x_15_q0 => x_15_q0,
        x_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_16_address0,
        x_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_16_ce0,
        x_16_q0 => x_16_q0,
        x_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_17_address0,
        x_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_17_ce0,
        x_17_q0 => x_17_q0,
        x_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_18_address0,
        x_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_18_ce0,
        x_18_q0 => x_18_q0,
        x_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_19_address0,
        x_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_19_ce0,
        x_19_q0 => x_19_q0,
        x_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_20_address0,
        x_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_20_ce0,
        x_20_q0 => x_20_q0,
        x_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_21_address0,
        x_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_21_ce0,
        x_21_q0 => x_21_q0,
        x_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_22_address0,
        x_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_22_ce0,
        x_22_q0 => x_22_q0,
        x_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_23_address0,
        x_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_23_ce0,
        x_23_q0 => x_23_q0,
        x_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_24_address0,
        x_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_24_ce0,
        x_24_q0 => x_24_q0,
        x_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_25_address0,
        x_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_25_ce0,
        x_25_q0 => x_25_q0,
        x_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_26_address0,
        x_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_26_ce0,
        x_26_q0 => x_26_q0,
        x_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_27_address0,
        x_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_27_ce0,
        x_27_q0 => x_27_q0,
        x_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_28_address0,
        x_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_28_ce0,
        x_28_q0 => x_28_q0,
        x_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_29_address0,
        x_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_29_ce0,
        x_29_q0 => x_29_q0,
        x_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_30_address0,
        x_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_30_ce0,
        x_30_q0 => x_30_q0,
        x_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_31_address0,
        x_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_31_ce0,
        x_31_q0 => x_31_q0,
        x_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_32_address0,
        x_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_32_ce0,
        x_32_q0 => x_32_q0,
        x_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_33_address0,
        x_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_33_ce0,
        x_33_q0 => x_33_q0,
        x_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_34_address0,
        x_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_34_ce0,
        x_34_q0 => x_34_q0,
        x_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_35_address0,
        x_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_35_ce0,
        x_35_q0 => x_35_q0,
        x_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_36_address0,
        x_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_36_ce0,
        x_36_q0 => x_36_q0,
        x_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_37_address0,
        x_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_37_ce0,
        x_37_q0 => x_37_q0,
        x_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_38_address0,
        x_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_38_ce0,
        x_38_q0 => x_38_q0,
        x_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_39_address0,
        x_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_39_ce0,
        x_39_q0 => x_39_q0,
        x_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_40_address0,
        x_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_40_ce0,
        x_40_q0 => x_40_q0,
        x_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_41_address0,
        x_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_41_ce0,
        x_41_q0 => x_41_q0,
        x_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_42_address0,
        x_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_42_ce0,
        x_42_q0 => x_42_q0,
        x_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_43_address0,
        x_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_43_ce0,
        x_43_q0 => x_43_q0,
        x_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_44_address0,
        x_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_44_ce0,
        x_44_q0 => x_44_q0,
        x_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_45_address0,
        x_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_45_ce0,
        x_45_q0 => x_45_q0,
        x_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_46_address0,
        x_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_46_ce0,
        x_46_q0 => x_46_q0,
        x_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_47_address0,
        x_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_47_ce0,
        x_47_q0 => x_47_q0,
        x_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_48_address0,
        x_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_48_ce0,
        x_48_q0 => x_48_q0,
        x_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_49_address0,
        x_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_49_ce0,
        x_49_q0 => x_49_q0,
        x_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_50_address0,
        x_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_50_ce0,
        x_50_q0 => x_50_q0,
        x_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_51_address0,
        x_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_51_ce0,
        x_51_q0 => x_51_q0,
        x_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_52_address0,
        x_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_52_ce0,
        x_52_q0 => x_52_q0,
        x_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_53_address0,
        x_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_53_ce0,
        x_53_q0 => x_53_q0,
        x_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_54_address0,
        x_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_54_ce0,
        x_54_q0 => x_54_q0,
        x_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_55_address0,
        x_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_55_ce0,
        x_55_q0 => x_55_q0,
        x_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_56_address0,
        x_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_56_ce0,
        x_56_q0 => x_56_q0,
        x_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_57_address0,
        x_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_57_ce0,
        x_57_q0 => x_57_q0,
        x_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_58_address0,
        x_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_58_ce0,
        x_58_q0 => x_58_q0,
        x_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_59_address0,
        x_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_59_ce0,
        x_59_q0 => x_59_q0,
        x_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_60_address0,
        x_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_60_ce0,
        x_60_q0 => x_60_q0,
        x_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_61_address0,
        x_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_61_ce0,
        x_61_q0 => x_61_q0,
        x_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_62_address0,
        x_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_62_ce0,
        x_62_q0 => x_62_q0,
        x_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_63_address0,
        x_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_63_ce0,
        x_63_q0 => x_63_q0,
        p_out => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out,
        p_out_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out_ap_vld,
        p_out1 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out1,
        p_out1_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out1_ap_vld,
        p_out2 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out2,
        p_out2_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out2_ap_vld,
        p_out3 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out3,
        p_out3_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out3_ap_vld,
        p_out4 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out4,
        p_out4_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out4_ap_vld,
        p_out5 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out5,
        p_out5_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out5_ap_vld,
        p_out6 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out6,
        p_out6_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out6_ap_vld,
        p_out7 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out7,
        p_out7_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out7_ap_vld,
        p_out8 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out8,
        p_out8_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out8_ap_vld,
        p_out9 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out9,
        p_out9_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out9_ap_vld,
        p_out10 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out10,
        p_out10_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out10_ap_vld,
        p_out11 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out11,
        p_out11_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out11_ap_vld,
        p_out12 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out12,
        p_out12_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out12_ap_vld,
        p_out13 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out13,
        p_out13_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out13_ap_vld,
        p_out14 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out14,
        p_out14_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out14_ap_vld,
        p_out15 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out15,
        p_out15_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out15_ap_vld,
        p_out16 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out16,
        p_out16_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out16_ap_vld,
        p_out17 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out17,
        p_out17_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out17_ap_vld,
        p_out18 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out18,
        p_out18_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out18_ap_vld,
        p_out19 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out19,
        p_out19_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out19_ap_vld,
        p_out20 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out20,
        p_out20_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out20_ap_vld,
        p_out21 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out21,
        p_out21_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out21_ap_vld,
        p_out22 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out22,
        p_out22_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out22_ap_vld,
        p_out23 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out23,
        p_out23_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out23_ap_vld,
        p_out24 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out24,
        p_out24_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out24_ap_vld,
        p_out25 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out25,
        p_out25_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out25_ap_vld,
        p_out26 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out26,
        p_out26_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out26_ap_vld,
        p_out27 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out27,
        p_out27_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out27_ap_vld,
        p_out28 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out28,
        p_out28_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out28_ap_vld,
        p_out29 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out29,
        p_out29_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out29_ap_vld,
        p_out30 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out30,
        p_out30_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out30_ap_vld,
        p_out31 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out31,
        p_out31_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out31_ap_vld,
        p_out32 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out32,
        p_out32_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out32_ap_vld,
        p_out33 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out33,
        p_out33_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out33_ap_vld,
        p_out34 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out34,
        p_out34_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out34_ap_vld,
        p_out35 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out35,
        p_out35_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out35_ap_vld,
        p_out36 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out36,
        p_out36_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out36_ap_vld,
        p_out37 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out37,
        p_out37_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out37_ap_vld,
        p_out38 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out38,
        p_out38_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out38_ap_vld,
        p_out39 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out39,
        p_out39_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out39_ap_vld,
        p_out40 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out40,
        p_out40_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out40_ap_vld,
        p_out41 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out41,
        p_out41_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out41_ap_vld,
        p_out42 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out42,
        p_out42_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out42_ap_vld,
        p_out43 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out43,
        p_out43_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out43_ap_vld,
        p_out44 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out44,
        p_out44_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out44_ap_vld,
        p_out45 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out45,
        p_out45_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out45_ap_vld,
        p_out46 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out46,
        p_out46_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out46_ap_vld,
        p_out47 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out47,
        p_out47_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out47_ap_vld,
        p_out48 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out48,
        p_out48_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out48_ap_vld,
        p_out49 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out49,
        p_out49_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out49_ap_vld,
        p_out50 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out50,
        p_out50_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out50_ap_vld,
        p_out51 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out51,
        p_out51_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out51_ap_vld,
        p_out52 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out52,
        p_out52_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out52_ap_vld,
        p_out53 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out53,
        p_out53_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out53_ap_vld,
        p_out54 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out54,
        p_out54_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out54_ap_vld,
        p_out55 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out55,
        p_out55_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out55_ap_vld,
        p_out56 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out56,
        p_out56_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out56_ap_vld,
        p_out57 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out57,
        p_out57_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out57_ap_vld,
        p_out58 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out58,
        p_out58_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out58_ap_vld,
        p_out59 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out59,
        p_out59_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out59_ap_vld,
        p_out60 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out60,
        p_out60_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out60_ap_vld,
        p_out61 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out61,
        p_out61_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out61_ap_vld,
        p_out62 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out62,
        p_out62_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out62_ap_vld,
        p_out63 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out63,
        p_out63_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out63_ap_vld);

    tmp_f32_to_bf16_rne_fu_1246 : component activation_accelerator_f32_to_bf16_rne
    port map (
        ap_ready => tmp_f32_to_bf16_rne_fu_1246_ap_ready,
        f => tmp_f32_to_bf16_rne_fu_1246_f,
        ap_return => tmp_f32_to_bf16_rne_fu_1246_ap_return);

    grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252 : component activation_accelerator_float_safe_softmax3_64_768_Pipeline_exp_and_bucket
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start,
        ap_done => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_done,
        ap_idle => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_ready,
        tmp => tmp_reg_7213,
        x_0_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_0_address0,
        x_0_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_0_ce0,
        x_0_q0 => x_0_q0,
        p_reload253 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out63,
        exp_buf_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_address0,
        exp_buf_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_ce0,
        exp_buf_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_we0,
        exp_buf_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_d0,
        x_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_1_address0,
        x_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_1_ce0,
        x_1_q0 => x_1_q0,
        p_reload252 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out62,
        exp_buf_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_address0,
        exp_buf_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_ce0,
        exp_buf_1_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_we0,
        exp_buf_1_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_d0,
        x_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_2_address0,
        x_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_2_ce0,
        x_2_q0 => x_2_q0,
        p_reload251 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out61,
        exp_buf_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_address0,
        exp_buf_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_ce0,
        exp_buf_2_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_we0,
        exp_buf_2_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_d0,
        x_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_3_address0,
        x_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_3_ce0,
        x_3_q0 => x_3_q0,
        p_reload250 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out60,
        exp_buf_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_address0,
        exp_buf_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_ce0,
        exp_buf_3_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_we0,
        exp_buf_3_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_d0,
        x_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_4_address0,
        x_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_4_ce0,
        x_4_q0 => x_4_q0,
        p_reload249 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out59,
        exp_buf_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_address0,
        exp_buf_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_ce0,
        exp_buf_4_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_we0,
        exp_buf_4_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_d0,
        x_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_5_address0,
        x_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_5_ce0,
        x_5_q0 => x_5_q0,
        p_reload248 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out58,
        exp_buf_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_address0,
        exp_buf_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_ce0,
        exp_buf_5_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_we0,
        exp_buf_5_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_d0,
        x_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_6_address0,
        x_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_6_ce0,
        x_6_q0 => x_6_q0,
        p_reload247 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out57,
        exp_buf_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_address0,
        exp_buf_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_ce0,
        exp_buf_6_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_we0,
        exp_buf_6_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_d0,
        x_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_7_address0,
        x_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_7_ce0,
        x_7_q0 => x_7_q0,
        p_reload246 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out56,
        exp_buf_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_address0,
        exp_buf_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_ce0,
        exp_buf_7_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_we0,
        exp_buf_7_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_d0,
        x_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_8_address0,
        x_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_8_ce0,
        x_8_q0 => x_8_q0,
        p_reload245 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out55,
        exp_buf_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_address0,
        exp_buf_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_ce0,
        exp_buf_8_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_we0,
        exp_buf_8_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_d0,
        x_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_9_address0,
        x_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_9_ce0,
        x_9_q0 => x_9_q0,
        p_reload244 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out54,
        exp_buf_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_address0,
        exp_buf_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_ce0,
        exp_buf_9_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_we0,
        exp_buf_9_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_d0,
        x_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_10_address0,
        x_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_10_ce0,
        x_10_q0 => x_10_q0,
        p_reload243 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out53,
        exp_buf_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_address0,
        exp_buf_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_ce0,
        exp_buf_10_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_we0,
        exp_buf_10_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_d0,
        x_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_11_address0,
        x_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_11_ce0,
        x_11_q0 => x_11_q0,
        p_reload242 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out52,
        exp_buf_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_address0,
        exp_buf_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_ce0,
        exp_buf_11_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_we0,
        exp_buf_11_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_d0,
        x_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_12_address0,
        x_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_12_ce0,
        x_12_q0 => x_12_q0,
        p_reload241 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out51,
        exp_buf_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_address0,
        exp_buf_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_ce0,
        exp_buf_12_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_we0,
        exp_buf_12_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_d0,
        x_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_13_address0,
        x_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_13_ce0,
        x_13_q0 => x_13_q0,
        p_reload240 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out50,
        exp_buf_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_address0,
        exp_buf_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_ce0,
        exp_buf_13_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_we0,
        exp_buf_13_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_d0,
        x_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_14_address0,
        x_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_14_ce0,
        x_14_q0 => x_14_q0,
        p_reload239 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out49,
        exp_buf_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_address0,
        exp_buf_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_ce0,
        exp_buf_14_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_we0,
        exp_buf_14_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_d0,
        x_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_15_address0,
        x_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_15_ce0,
        x_15_q0 => x_15_q0,
        p_reload238 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out48,
        exp_buf_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_address0,
        exp_buf_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_ce0,
        exp_buf_15_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_we0,
        exp_buf_15_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_d0,
        x_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_16_address0,
        x_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_16_ce0,
        x_16_q0 => x_16_q0,
        p_reload237 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out47,
        exp_buf_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_address0,
        exp_buf_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_ce0,
        exp_buf_16_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_we0,
        exp_buf_16_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_d0,
        x_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_17_address0,
        x_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_17_ce0,
        x_17_q0 => x_17_q0,
        p_reload236 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out46,
        exp_buf_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_address0,
        exp_buf_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_ce0,
        exp_buf_17_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_we0,
        exp_buf_17_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_d0,
        x_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_18_address0,
        x_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_18_ce0,
        x_18_q0 => x_18_q0,
        p_reload235 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out45,
        exp_buf_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_address0,
        exp_buf_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_ce0,
        exp_buf_18_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_we0,
        exp_buf_18_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_d0,
        x_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_19_address0,
        x_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_19_ce0,
        x_19_q0 => x_19_q0,
        p_reload234 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out44,
        exp_buf_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_address0,
        exp_buf_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_ce0,
        exp_buf_19_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_we0,
        exp_buf_19_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_d0,
        x_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_20_address0,
        x_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_20_ce0,
        x_20_q0 => x_20_q0,
        p_reload233 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out43,
        exp_buf_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_address0,
        exp_buf_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_ce0,
        exp_buf_20_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_we0,
        exp_buf_20_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_d0,
        x_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_21_address0,
        x_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_21_ce0,
        x_21_q0 => x_21_q0,
        p_reload232 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out42,
        exp_buf_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_address0,
        exp_buf_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_ce0,
        exp_buf_21_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_we0,
        exp_buf_21_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_d0,
        x_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_22_address0,
        x_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_22_ce0,
        x_22_q0 => x_22_q0,
        p_reload231 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out41,
        exp_buf_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_address0,
        exp_buf_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_ce0,
        exp_buf_22_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_we0,
        exp_buf_22_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_d0,
        x_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_23_address0,
        x_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_23_ce0,
        x_23_q0 => x_23_q0,
        p_reload230 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out40,
        exp_buf_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_address0,
        exp_buf_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_ce0,
        exp_buf_23_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_we0,
        exp_buf_23_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_d0,
        x_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_24_address0,
        x_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_24_ce0,
        x_24_q0 => x_24_q0,
        p_reload229 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out39,
        exp_buf_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_address0,
        exp_buf_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_ce0,
        exp_buf_24_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_we0,
        exp_buf_24_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_d0,
        x_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_25_address0,
        x_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_25_ce0,
        x_25_q0 => x_25_q0,
        p_reload228 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out38,
        exp_buf_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_address0,
        exp_buf_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_ce0,
        exp_buf_25_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_we0,
        exp_buf_25_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_d0,
        x_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_26_address0,
        x_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_26_ce0,
        x_26_q0 => x_26_q0,
        p_reload227 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out37,
        exp_buf_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_address0,
        exp_buf_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_ce0,
        exp_buf_26_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_we0,
        exp_buf_26_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_d0,
        x_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_27_address0,
        x_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_27_ce0,
        x_27_q0 => x_27_q0,
        p_reload226 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out36,
        exp_buf_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_address0,
        exp_buf_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_ce0,
        exp_buf_27_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_we0,
        exp_buf_27_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_d0,
        x_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_28_address0,
        x_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_28_ce0,
        x_28_q0 => x_28_q0,
        p_reload225 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out35,
        exp_buf_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_address0,
        exp_buf_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_ce0,
        exp_buf_28_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_we0,
        exp_buf_28_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_d0,
        x_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_29_address0,
        x_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_29_ce0,
        x_29_q0 => x_29_q0,
        p_reload224 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out34,
        exp_buf_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_address0,
        exp_buf_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_ce0,
        exp_buf_29_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_we0,
        exp_buf_29_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_d0,
        x_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_30_address0,
        x_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_30_ce0,
        x_30_q0 => x_30_q0,
        p_reload223 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out33,
        exp_buf_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_address0,
        exp_buf_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_ce0,
        exp_buf_30_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_we0,
        exp_buf_30_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_d0,
        x_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_31_address0,
        x_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_31_ce0,
        x_31_q0 => x_31_q0,
        p_reload222 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out32,
        exp_buf_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_address0,
        exp_buf_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_ce0,
        exp_buf_31_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_we0,
        exp_buf_31_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_d0,
        x_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_32_address0,
        x_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_32_ce0,
        x_32_q0 => x_32_q0,
        p_reload221 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out31,
        exp_buf_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_address0,
        exp_buf_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_ce0,
        exp_buf_32_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_we0,
        exp_buf_32_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_d0,
        x_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_33_address0,
        x_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_33_ce0,
        x_33_q0 => x_33_q0,
        p_reload220 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out30,
        exp_buf_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_address0,
        exp_buf_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_ce0,
        exp_buf_33_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_we0,
        exp_buf_33_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_d0,
        x_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_34_address0,
        x_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_34_ce0,
        x_34_q0 => x_34_q0,
        p_reload219 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out29,
        exp_buf_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_address0,
        exp_buf_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_ce0,
        exp_buf_34_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_we0,
        exp_buf_34_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_d0,
        x_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_35_address0,
        x_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_35_ce0,
        x_35_q0 => x_35_q0,
        p_reload218 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out28,
        exp_buf_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_address0,
        exp_buf_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_ce0,
        exp_buf_35_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_we0,
        exp_buf_35_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_d0,
        x_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_36_address0,
        x_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_36_ce0,
        x_36_q0 => x_36_q0,
        p_reload217 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out27,
        exp_buf_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_address0,
        exp_buf_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_ce0,
        exp_buf_36_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_we0,
        exp_buf_36_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_d0,
        x_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_37_address0,
        x_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_37_ce0,
        x_37_q0 => x_37_q0,
        p_reload216 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out26,
        exp_buf_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_address0,
        exp_buf_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_ce0,
        exp_buf_37_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_we0,
        exp_buf_37_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_d0,
        x_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_38_address0,
        x_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_38_ce0,
        x_38_q0 => x_38_q0,
        p_reload215 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out25,
        exp_buf_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_address0,
        exp_buf_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_ce0,
        exp_buf_38_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_we0,
        exp_buf_38_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_d0,
        x_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_39_address0,
        x_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_39_ce0,
        x_39_q0 => x_39_q0,
        p_reload214 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out24,
        exp_buf_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_address0,
        exp_buf_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_ce0,
        exp_buf_39_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_we0,
        exp_buf_39_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_d0,
        x_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_40_address0,
        x_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_40_ce0,
        x_40_q0 => x_40_q0,
        p_reload213 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out23,
        exp_buf_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_address0,
        exp_buf_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_ce0,
        exp_buf_40_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_we0,
        exp_buf_40_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_d0,
        x_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_41_address0,
        x_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_41_ce0,
        x_41_q0 => x_41_q0,
        p_reload212 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out22,
        exp_buf_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_address0,
        exp_buf_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_ce0,
        exp_buf_41_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_we0,
        exp_buf_41_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_d0,
        x_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_42_address0,
        x_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_42_ce0,
        x_42_q0 => x_42_q0,
        p_reload211 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out21,
        exp_buf_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_address0,
        exp_buf_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_ce0,
        exp_buf_42_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_we0,
        exp_buf_42_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_d0,
        x_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_43_address0,
        x_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_43_ce0,
        x_43_q0 => x_43_q0,
        p_reload210 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out20,
        exp_buf_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_address0,
        exp_buf_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_ce0,
        exp_buf_43_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_we0,
        exp_buf_43_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_d0,
        x_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_44_address0,
        x_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_44_ce0,
        x_44_q0 => x_44_q0,
        p_reload209 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out19,
        exp_buf_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_address0,
        exp_buf_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_ce0,
        exp_buf_44_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_we0,
        exp_buf_44_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_d0,
        x_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_45_address0,
        x_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_45_ce0,
        x_45_q0 => x_45_q0,
        p_reload208 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out18,
        exp_buf_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_address0,
        exp_buf_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_ce0,
        exp_buf_45_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_we0,
        exp_buf_45_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_d0,
        x_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_46_address0,
        x_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_46_ce0,
        x_46_q0 => x_46_q0,
        p_reload207 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out17,
        exp_buf_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_address0,
        exp_buf_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_ce0,
        exp_buf_46_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_we0,
        exp_buf_46_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_d0,
        x_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_47_address0,
        x_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_47_ce0,
        x_47_q0 => x_47_q0,
        p_reload206 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out16,
        exp_buf_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_address0,
        exp_buf_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_ce0,
        exp_buf_47_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_we0,
        exp_buf_47_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_d0,
        x_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_48_address0,
        x_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_48_ce0,
        x_48_q0 => x_48_q0,
        p_reload205 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out15,
        exp_buf_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_address0,
        exp_buf_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_ce0,
        exp_buf_48_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_we0,
        exp_buf_48_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_d0,
        x_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_49_address0,
        x_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_49_ce0,
        x_49_q0 => x_49_q0,
        p_reload204 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out14,
        exp_buf_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_address0,
        exp_buf_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_ce0,
        exp_buf_49_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_we0,
        exp_buf_49_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_d0,
        x_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_50_address0,
        x_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_50_ce0,
        x_50_q0 => x_50_q0,
        p_reload203 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out13,
        exp_buf_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_address0,
        exp_buf_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_ce0,
        exp_buf_50_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_we0,
        exp_buf_50_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_d0,
        x_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_51_address0,
        x_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_51_ce0,
        x_51_q0 => x_51_q0,
        p_reload202 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out12,
        exp_buf_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_address0,
        exp_buf_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_ce0,
        exp_buf_51_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_we0,
        exp_buf_51_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_d0,
        x_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_52_address0,
        x_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_52_ce0,
        x_52_q0 => x_52_q0,
        p_reload201 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out11,
        exp_buf_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_address0,
        exp_buf_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_ce0,
        exp_buf_52_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_we0,
        exp_buf_52_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_d0,
        x_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_53_address0,
        x_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_53_ce0,
        x_53_q0 => x_53_q0,
        p_reload200 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out10,
        exp_buf_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_address0,
        exp_buf_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_ce0,
        exp_buf_53_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_we0,
        exp_buf_53_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_d0,
        x_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_54_address0,
        x_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_54_ce0,
        x_54_q0 => x_54_q0,
        p_reload199 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out9,
        exp_buf_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_address0,
        exp_buf_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_ce0,
        exp_buf_54_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_we0,
        exp_buf_54_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_d0,
        x_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_55_address0,
        x_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_55_ce0,
        x_55_q0 => x_55_q0,
        p_reload198 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out8,
        exp_buf_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_address0,
        exp_buf_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_ce0,
        exp_buf_55_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_we0,
        exp_buf_55_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_d0,
        x_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_56_address0,
        x_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_56_ce0,
        x_56_q0 => x_56_q0,
        p_reload197 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out7,
        exp_buf_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_address0,
        exp_buf_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_ce0,
        exp_buf_56_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_we0,
        exp_buf_56_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_d0,
        x_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_57_address0,
        x_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_57_ce0,
        x_57_q0 => x_57_q0,
        p_reload196 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out6,
        exp_buf_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_address0,
        exp_buf_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_ce0,
        exp_buf_57_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_we0,
        exp_buf_57_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_d0,
        x_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_58_address0,
        x_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_58_ce0,
        x_58_q0 => x_58_q0,
        p_reload195 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out5,
        exp_buf_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_address0,
        exp_buf_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_ce0,
        exp_buf_58_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_we0,
        exp_buf_58_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_d0,
        x_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_59_address0,
        x_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_59_ce0,
        x_59_q0 => x_59_q0,
        p_reload194 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out4,
        exp_buf_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_address0,
        exp_buf_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_ce0,
        exp_buf_59_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_we0,
        exp_buf_59_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_d0,
        x_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_60_address0,
        x_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_60_ce0,
        x_60_q0 => x_60_q0,
        p_reload193 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out3,
        exp_buf_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_address0,
        exp_buf_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_ce0,
        exp_buf_60_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_we0,
        exp_buf_60_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_d0,
        x_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_61_address0,
        x_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_61_ce0,
        x_61_q0 => x_61_q0,
        p_reload192 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out2,
        exp_buf_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_address0,
        exp_buf_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_ce0,
        exp_buf_61_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_we0,
        exp_buf_61_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_d0,
        x_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_62_address0,
        x_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_62_ce0,
        x_62_q0 => x_62_q0,
        p_reload191 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out1,
        exp_buf_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_address0,
        exp_buf_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_ce0,
        exp_buf_62_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_we0,
        exp_buf_62_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_d0,
        x_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_63_address0,
        x_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_63_ce0,
        x_63_q0 => x_63_q0,
        p_reload => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_p_out,
        exp_buf_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_address0,
        exp_buf_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_ce0,
        exp_buf_63_we0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_we0,
        exp_buf_63_d0 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_d0,
        p_out => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out,
        p_out_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out_ap_vld,
        p_out1 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out1,
        p_out1_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out1_ap_vld,
        p_out2 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out2,
        p_out2_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out2_ap_vld,
        p_out3 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out3,
        p_out3_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out3_ap_vld,
        p_out4 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out4,
        p_out4_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out4_ap_vld,
        p_out5 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out5,
        p_out5_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out5_ap_vld,
        p_out6 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out6,
        p_out6_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out6_ap_vld,
        p_out7 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out7,
        p_out7_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out7_ap_vld,
        p_out8 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out8,
        p_out8_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out8_ap_vld,
        p_out9 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out9,
        p_out9_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out9_ap_vld,
        p_out10 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out10,
        p_out10_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out10_ap_vld,
        p_out11 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out11,
        p_out11_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out11_ap_vld,
        p_out12 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out12,
        p_out12_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out12_ap_vld,
        p_out13 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out13,
        p_out13_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out13_ap_vld,
        p_out14 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out14,
        p_out14_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out14_ap_vld,
        p_out15 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out15,
        p_out15_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out15_ap_vld,
        p_out16 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out16,
        p_out16_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out16_ap_vld,
        p_out17 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out17,
        p_out17_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out17_ap_vld,
        p_out18 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out18,
        p_out18_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out18_ap_vld,
        p_out19 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out19,
        p_out19_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out19_ap_vld,
        p_out20 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out20,
        p_out20_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out20_ap_vld,
        p_out21 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out21,
        p_out21_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out21_ap_vld,
        p_out22 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out22,
        p_out22_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out22_ap_vld,
        p_out23 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out23,
        p_out23_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out23_ap_vld,
        p_out24 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out24,
        p_out24_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out24_ap_vld,
        p_out25 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out25,
        p_out25_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out25_ap_vld,
        p_out26 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out26,
        p_out26_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out26_ap_vld,
        p_out27 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out27,
        p_out27_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out27_ap_vld,
        p_out28 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out28,
        p_out28_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out28_ap_vld,
        p_out29 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out29,
        p_out29_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out29_ap_vld,
        p_out30 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out30,
        p_out30_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out30_ap_vld,
        p_out31 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out31,
        p_out31_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out31_ap_vld,
        p_out32 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out32,
        p_out32_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out32_ap_vld,
        p_out33 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out33,
        p_out33_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out33_ap_vld,
        p_out34 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out34,
        p_out34_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out34_ap_vld,
        p_out35 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out35,
        p_out35_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out35_ap_vld,
        p_out36 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out36,
        p_out36_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out36_ap_vld,
        p_out37 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out37,
        p_out37_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out37_ap_vld,
        p_out38 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out38,
        p_out38_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out38_ap_vld,
        p_out39 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out39,
        p_out39_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out39_ap_vld,
        p_out40 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out40,
        p_out40_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out40_ap_vld,
        p_out41 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out41,
        p_out41_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out41_ap_vld,
        p_out42 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out42,
        p_out42_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out42_ap_vld,
        p_out43 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out43,
        p_out43_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out43_ap_vld,
        p_out44 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out44,
        p_out44_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out44_ap_vld,
        p_out45 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out45,
        p_out45_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out45_ap_vld,
        p_out46 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out46,
        p_out46_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out46_ap_vld,
        p_out47 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out47,
        p_out47_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out47_ap_vld,
        p_out48 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out48,
        p_out48_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out48_ap_vld,
        p_out49 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out49,
        p_out49_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out49_ap_vld,
        p_out50 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out50,
        p_out50_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out50_ap_vld,
        p_out51 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out51,
        p_out51_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out51_ap_vld,
        p_out52 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out52,
        p_out52_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out52_ap_vld,
        p_out53 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out53,
        p_out53_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out53_ap_vld,
        p_out54 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out54,
        p_out54_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out54_ap_vld,
        p_out55 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out55,
        p_out55_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out55_ap_vld,
        p_out56 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out56,
        p_out56_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out56_ap_vld,
        p_out57 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out57,
        p_out57_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out57_ap_vld,
        p_out58 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out58,
        p_out58_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out58_ap_vld,
        p_out59 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out59,
        p_out59_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out59_ap_vld,
        p_out60 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out60,
        p_out60_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out60_ap_vld,
        p_out61 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out61,
        p_out61_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out61_ap_vld,
        p_out62 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out62,
        p_out62_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out62_ap_vld,
        p_out63 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out63,
        p_out63_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out63_ap_vld,
        tmp_f32_to_bf16_rne_fu_1246_p_din1 => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_tmp_f32_to_bf16_rne_fu_1246_p_din1,
        tmp_f32_to_bf16_rne_fu_1246_p_dout0 => tmp_f32_to_bf16_rne_fu_1246_ap_return,
        tmp_f32_to_bf16_rne_fu_1246_p_ready => tmp_f32_to_bf16_rne_fu_1246_ap_ready);

    denom_bf16_to_f32_fu_1577 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_bf16_to_f32_fu_1577_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out63,
        ap_return => denom_bf16_to_f32_fu_1577_ap_return);

    denom_1_bf16_to_f32_fu_1582 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_1_bf16_to_f32_fu_1582_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out62,
        ap_return => denom_1_bf16_to_f32_fu_1582_ap_return);

    denom_2_bf16_to_f32_fu_1587 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_2_bf16_to_f32_fu_1587_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out61,
        ap_return => denom_2_bf16_to_f32_fu_1587_ap_return);

    denom_3_bf16_to_f32_fu_1592 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_3_bf16_to_f32_fu_1592_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out60,
        ap_return => denom_3_bf16_to_f32_fu_1592_ap_return);

    denom_4_bf16_to_f32_fu_1597 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_4_bf16_to_f32_fu_1597_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out59,
        ap_return => denom_4_bf16_to_f32_fu_1597_ap_return);

    denom_5_bf16_to_f32_fu_1602 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_5_bf16_to_f32_fu_1602_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out58,
        ap_return => denom_5_bf16_to_f32_fu_1602_ap_return);

    denom_6_bf16_to_f32_fu_1607 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_6_bf16_to_f32_fu_1607_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out57,
        ap_return => denom_6_bf16_to_f32_fu_1607_ap_return);

    denom_7_bf16_to_f32_fu_1612 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_7_bf16_to_f32_fu_1612_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out56,
        ap_return => denom_7_bf16_to_f32_fu_1612_ap_return);

    denom_8_bf16_to_f32_fu_1617 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_8_bf16_to_f32_fu_1617_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out55,
        ap_return => denom_8_bf16_to_f32_fu_1617_ap_return);

    denom_9_bf16_to_f32_fu_1622 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_9_bf16_to_f32_fu_1622_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out54,
        ap_return => denom_9_bf16_to_f32_fu_1622_ap_return);

    denom_s_bf16_to_f32_fu_1627 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_s_bf16_to_f32_fu_1627_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out53,
        ap_return => denom_s_bf16_to_f32_fu_1627_ap_return);

    denom_10_bf16_to_f32_fu_1632 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_10_bf16_to_f32_fu_1632_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out52,
        ap_return => denom_10_bf16_to_f32_fu_1632_ap_return);

    denom_11_bf16_to_f32_fu_1637 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_11_bf16_to_f32_fu_1637_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out51,
        ap_return => denom_11_bf16_to_f32_fu_1637_ap_return);

    denom_12_bf16_to_f32_fu_1642 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_12_bf16_to_f32_fu_1642_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out50,
        ap_return => denom_12_bf16_to_f32_fu_1642_ap_return);

    denom_13_bf16_to_f32_fu_1647 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_13_bf16_to_f32_fu_1647_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out49,
        ap_return => denom_13_bf16_to_f32_fu_1647_ap_return);

    denom_14_bf16_to_f32_fu_1652 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_14_bf16_to_f32_fu_1652_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out48,
        ap_return => denom_14_bf16_to_f32_fu_1652_ap_return);

    denom_15_bf16_to_f32_fu_1657 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_15_bf16_to_f32_fu_1657_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out47,
        ap_return => denom_15_bf16_to_f32_fu_1657_ap_return);

    denom_16_bf16_to_f32_fu_1662 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_16_bf16_to_f32_fu_1662_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out46,
        ap_return => denom_16_bf16_to_f32_fu_1662_ap_return);

    denom_17_bf16_to_f32_fu_1667 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_17_bf16_to_f32_fu_1667_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out45,
        ap_return => denom_17_bf16_to_f32_fu_1667_ap_return);

    denom_18_bf16_to_f32_fu_1672 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_18_bf16_to_f32_fu_1672_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out44,
        ap_return => denom_18_bf16_to_f32_fu_1672_ap_return);

    denom_19_bf16_to_f32_fu_1677 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_19_bf16_to_f32_fu_1677_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out43,
        ap_return => denom_19_bf16_to_f32_fu_1677_ap_return);

    denom_20_bf16_to_f32_fu_1682 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_20_bf16_to_f32_fu_1682_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out42,
        ap_return => denom_20_bf16_to_f32_fu_1682_ap_return);

    denom_21_bf16_to_f32_fu_1687 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_21_bf16_to_f32_fu_1687_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out41,
        ap_return => denom_21_bf16_to_f32_fu_1687_ap_return);

    denom_22_bf16_to_f32_fu_1692 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_22_bf16_to_f32_fu_1692_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out40,
        ap_return => denom_22_bf16_to_f32_fu_1692_ap_return);

    denom_23_bf16_to_f32_fu_1697 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_23_bf16_to_f32_fu_1697_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out39,
        ap_return => denom_23_bf16_to_f32_fu_1697_ap_return);

    denom_24_bf16_to_f32_fu_1702 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_24_bf16_to_f32_fu_1702_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out38,
        ap_return => denom_24_bf16_to_f32_fu_1702_ap_return);

    denom_25_bf16_to_f32_fu_1707 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_25_bf16_to_f32_fu_1707_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out37,
        ap_return => denom_25_bf16_to_f32_fu_1707_ap_return);

    denom_26_bf16_to_f32_fu_1712 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_26_bf16_to_f32_fu_1712_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out36,
        ap_return => denom_26_bf16_to_f32_fu_1712_ap_return);

    denom_27_bf16_to_f32_fu_1717 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_27_bf16_to_f32_fu_1717_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out35,
        ap_return => denom_27_bf16_to_f32_fu_1717_ap_return);

    denom_28_bf16_to_f32_fu_1722 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_28_bf16_to_f32_fu_1722_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out34,
        ap_return => denom_28_bf16_to_f32_fu_1722_ap_return);

    denom_29_bf16_to_f32_fu_1727 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_29_bf16_to_f32_fu_1727_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out33,
        ap_return => denom_29_bf16_to_f32_fu_1727_ap_return);

    denom_30_bf16_to_f32_fu_1732 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_30_bf16_to_f32_fu_1732_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out32,
        ap_return => denom_30_bf16_to_f32_fu_1732_ap_return);

    denom_31_bf16_to_f32_fu_1737 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_31_bf16_to_f32_fu_1737_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out31,
        ap_return => denom_31_bf16_to_f32_fu_1737_ap_return);

    denom_32_bf16_to_f32_fu_1742 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_32_bf16_to_f32_fu_1742_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out30,
        ap_return => denom_32_bf16_to_f32_fu_1742_ap_return);

    denom_33_bf16_to_f32_fu_1747 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_33_bf16_to_f32_fu_1747_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out29,
        ap_return => denom_33_bf16_to_f32_fu_1747_ap_return);

    denom_34_bf16_to_f32_fu_1752 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_34_bf16_to_f32_fu_1752_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out28,
        ap_return => denom_34_bf16_to_f32_fu_1752_ap_return);

    denom_35_bf16_to_f32_fu_1757 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_35_bf16_to_f32_fu_1757_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out27,
        ap_return => denom_35_bf16_to_f32_fu_1757_ap_return);

    denom_36_bf16_to_f32_fu_1762 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_36_bf16_to_f32_fu_1762_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out26,
        ap_return => denom_36_bf16_to_f32_fu_1762_ap_return);

    denom_37_bf16_to_f32_fu_1767 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_37_bf16_to_f32_fu_1767_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out25,
        ap_return => denom_37_bf16_to_f32_fu_1767_ap_return);

    denom_38_bf16_to_f32_fu_1772 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_38_bf16_to_f32_fu_1772_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out24,
        ap_return => denom_38_bf16_to_f32_fu_1772_ap_return);

    denom_39_bf16_to_f32_fu_1777 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_39_bf16_to_f32_fu_1777_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out23,
        ap_return => denom_39_bf16_to_f32_fu_1777_ap_return);

    denom_40_bf16_to_f32_fu_1782 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_40_bf16_to_f32_fu_1782_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out22,
        ap_return => denom_40_bf16_to_f32_fu_1782_ap_return);

    denom_41_bf16_to_f32_fu_1787 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_41_bf16_to_f32_fu_1787_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out21,
        ap_return => denom_41_bf16_to_f32_fu_1787_ap_return);

    denom_42_bf16_to_f32_fu_1792 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_42_bf16_to_f32_fu_1792_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out20,
        ap_return => denom_42_bf16_to_f32_fu_1792_ap_return);

    denom_43_bf16_to_f32_fu_1797 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_43_bf16_to_f32_fu_1797_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out19,
        ap_return => denom_43_bf16_to_f32_fu_1797_ap_return);

    denom_44_bf16_to_f32_fu_1802 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_44_bf16_to_f32_fu_1802_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out18,
        ap_return => denom_44_bf16_to_f32_fu_1802_ap_return);

    denom_45_bf16_to_f32_fu_1807 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_45_bf16_to_f32_fu_1807_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out17,
        ap_return => denom_45_bf16_to_f32_fu_1807_ap_return);

    denom_46_bf16_to_f32_fu_1812 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_46_bf16_to_f32_fu_1812_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out16,
        ap_return => denom_46_bf16_to_f32_fu_1812_ap_return);

    denom_47_bf16_to_f32_fu_1817 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_47_bf16_to_f32_fu_1817_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out15,
        ap_return => denom_47_bf16_to_f32_fu_1817_ap_return);

    denom_48_bf16_to_f32_fu_1822 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_48_bf16_to_f32_fu_1822_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out14,
        ap_return => denom_48_bf16_to_f32_fu_1822_ap_return);

    denom_49_bf16_to_f32_fu_1827 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_49_bf16_to_f32_fu_1827_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out13,
        ap_return => denom_49_bf16_to_f32_fu_1827_ap_return);

    denom_50_bf16_to_f32_fu_1832 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_50_bf16_to_f32_fu_1832_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out12,
        ap_return => denom_50_bf16_to_f32_fu_1832_ap_return);

    denom_51_bf16_to_f32_fu_1837 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_51_bf16_to_f32_fu_1837_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out11,
        ap_return => denom_51_bf16_to_f32_fu_1837_ap_return);

    denom_52_bf16_to_f32_fu_1842 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_52_bf16_to_f32_fu_1842_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out10,
        ap_return => denom_52_bf16_to_f32_fu_1842_ap_return);

    denom_53_bf16_to_f32_fu_1847 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_53_bf16_to_f32_fu_1847_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out9,
        ap_return => denom_53_bf16_to_f32_fu_1847_ap_return);

    denom_54_bf16_to_f32_fu_1852 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_54_bf16_to_f32_fu_1852_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out8,
        ap_return => denom_54_bf16_to_f32_fu_1852_ap_return);

    denom_55_bf16_to_f32_fu_1857 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_55_bf16_to_f32_fu_1857_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out7,
        ap_return => denom_55_bf16_to_f32_fu_1857_ap_return);

    denom_56_bf16_to_f32_fu_1862 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_56_bf16_to_f32_fu_1862_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out6,
        ap_return => denom_56_bf16_to_f32_fu_1862_ap_return);

    denom_57_bf16_to_f32_fu_1867 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_57_bf16_to_f32_fu_1867_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out5,
        ap_return => denom_57_bf16_to_f32_fu_1867_ap_return);

    denom_58_bf16_to_f32_fu_1872 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_58_bf16_to_f32_fu_1872_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out4,
        ap_return => denom_58_bf16_to_f32_fu_1872_ap_return);

    denom_59_bf16_to_f32_fu_1877 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_59_bf16_to_f32_fu_1877_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out3,
        ap_return => denom_59_bf16_to_f32_fu_1877_ap_return);

    denom_60_bf16_to_f32_fu_1882 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_60_bf16_to_f32_fu_1882_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out2,
        ap_return => denom_60_bf16_to_f32_fu_1882_ap_return);

    denom_61_bf16_to_f32_fu_1887 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_61_bf16_to_f32_fu_1887_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out1,
        ap_return => denom_61_bf16_to_f32_fu_1887_ap_return);

    denom_62_bf16_to_f32_fu_1892 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => denom_62_bf16_to_f32_fu_1892_ap_ready,
        b => grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_p_out,
        ap_return => denom_62_bf16_to_f32_fu_1892_ap_return);

    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897 : component activation_accelerator_float_safe_softmax3_64_768_Pipeline_step_loop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start,
        ap_done => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done,
        ap_idle => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_ready,
        exp_buf_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_address0,
        exp_buf_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_ce0,
        exp_buf_q0 => exp_buf_q0,
        inv_sum => inv_sum_reg_9074,
        exp_buf_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_1_address0,
        exp_buf_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_1_ce0,
        exp_buf_1_q0 => exp_buf_1_q0,
        inv_sum_1 => inv_sum_1_reg_9079,
        exp_buf_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_2_address0,
        exp_buf_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_2_ce0,
        exp_buf_2_q0 => exp_buf_2_q0,
        inv_sum_2 => inv_sum_2_reg_9084,
        exp_buf_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_3_address0,
        exp_buf_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_3_ce0,
        exp_buf_3_q0 => exp_buf_3_q0,
        inv_sum_3 => inv_sum_3_reg_9089,
        exp_buf_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_4_address0,
        exp_buf_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_4_ce0,
        exp_buf_4_q0 => exp_buf_4_q0,
        inv_sum_4 => inv_sum_4_reg_9094,
        exp_buf_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_5_address0,
        exp_buf_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_5_ce0,
        exp_buf_5_q0 => exp_buf_5_q0,
        inv_sum_5 => inv_sum_5_reg_9099,
        exp_buf_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_6_address0,
        exp_buf_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_6_ce0,
        exp_buf_6_q0 => exp_buf_6_q0,
        inv_sum_6 => inv_sum_6_reg_9104,
        exp_buf_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_7_address0,
        exp_buf_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_7_ce0,
        exp_buf_7_q0 => exp_buf_7_q0,
        inv_sum_7 => inv_sum_7_reg_9109,
        exp_buf_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_8_address0,
        exp_buf_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_8_ce0,
        exp_buf_8_q0 => exp_buf_8_q0,
        inv_sum_8 => inv_sum_8_reg_9114,
        exp_buf_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_9_address0,
        exp_buf_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_9_ce0,
        exp_buf_9_q0 => exp_buf_9_q0,
        inv_sum_9 => inv_sum_9_reg_9119,
        exp_buf_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_10_address0,
        exp_buf_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_10_ce0,
        exp_buf_10_q0 => exp_buf_10_q0,
        inv_sum_10 => inv_sum_10_reg_9124,
        exp_buf_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_11_address0,
        exp_buf_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_11_ce0,
        exp_buf_11_q0 => exp_buf_11_q0,
        inv_sum_11 => inv_sum_11_reg_9129,
        exp_buf_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_12_address0,
        exp_buf_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_12_ce0,
        exp_buf_12_q0 => exp_buf_12_q0,
        inv_sum_12 => inv_sum_12_reg_9134,
        exp_buf_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_13_address0,
        exp_buf_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_13_ce0,
        exp_buf_13_q0 => exp_buf_13_q0,
        inv_sum_13 => inv_sum_13_reg_9139,
        exp_buf_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_14_address0,
        exp_buf_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_14_ce0,
        exp_buf_14_q0 => exp_buf_14_q0,
        inv_sum_14 => inv_sum_14_reg_9144,
        exp_buf_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_15_address0,
        exp_buf_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_15_ce0,
        exp_buf_15_q0 => exp_buf_15_q0,
        inv_sum_15 => inv_sum_15_reg_9149,
        exp_buf_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_16_address0,
        exp_buf_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_16_ce0,
        exp_buf_16_q0 => exp_buf_16_q0,
        inv_sum_16 => inv_sum_16_reg_9154,
        exp_buf_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_17_address0,
        exp_buf_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_17_ce0,
        exp_buf_17_q0 => exp_buf_17_q0,
        inv_sum_17 => inv_sum_17_reg_9159,
        exp_buf_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_18_address0,
        exp_buf_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_18_ce0,
        exp_buf_18_q0 => exp_buf_18_q0,
        inv_sum_18 => inv_sum_18_reg_9164,
        exp_buf_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_19_address0,
        exp_buf_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_19_ce0,
        exp_buf_19_q0 => exp_buf_19_q0,
        inv_sum_19 => inv_sum_19_reg_9169,
        exp_buf_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_20_address0,
        exp_buf_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_20_ce0,
        exp_buf_20_q0 => exp_buf_20_q0,
        inv_sum_20 => inv_sum_20_reg_9174,
        exp_buf_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_21_address0,
        exp_buf_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_21_ce0,
        exp_buf_21_q0 => exp_buf_21_q0,
        inv_sum_21 => inv_sum_21_reg_9179,
        exp_buf_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_22_address0,
        exp_buf_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_22_ce0,
        exp_buf_22_q0 => exp_buf_22_q0,
        inv_sum_22 => inv_sum_22_reg_9184,
        exp_buf_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_23_address0,
        exp_buf_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_23_ce0,
        exp_buf_23_q0 => exp_buf_23_q0,
        inv_sum_23 => inv_sum_23_reg_9189,
        exp_buf_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_24_address0,
        exp_buf_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_24_ce0,
        exp_buf_24_q0 => exp_buf_24_q0,
        inv_sum_24 => inv_sum_24_reg_9194,
        exp_buf_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_25_address0,
        exp_buf_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_25_ce0,
        exp_buf_25_q0 => exp_buf_25_q0,
        inv_sum_25 => inv_sum_25_reg_9199,
        exp_buf_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_26_address0,
        exp_buf_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_26_ce0,
        exp_buf_26_q0 => exp_buf_26_q0,
        inv_sum_26 => inv_sum_26_reg_9204,
        exp_buf_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_27_address0,
        exp_buf_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_27_ce0,
        exp_buf_27_q0 => exp_buf_27_q0,
        inv_sum_27 => inv_sum_27_reg_9209,
        exp_buf_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_28_address0,
        exp_buf_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_28_ce0,
        exp_buf_28_q0 => exp_buf_28_q0,
        inv_sum_28 => inv_sum_28_reg_9214,
        exp_buf_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_29_address0,
        exp_buf_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_29_ce0,
        exp_buf_29_q0 => exp_buf_29_q0,
        inv_sum_29 => inv_sum_29_reg_9219,
        exp_buf_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_30_address0,
        exp_buf_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_30_ce0,
        exp_buf_30_q0 => exp_buf_30_q0,
        inv_sum_30 => inv_sum_30_reg_9224,
        exp_buf_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_31_address0,
        exp_buf_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_31_ce0,
        exp_buf_31_q0 => exp_buf_31_q0,
        inv_sum_31 => inv_sum_31_reg_9229,
        exp_buf_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_32_address0,
        exp_buf_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_32_ce0,
        exp_buf_32_q0 => exp_buf_32_q0,
        inv_sum_32 => inv_sum_32_reg_9234,
        exp_buf_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_33_address0,
        exp_buf_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_33_ce0,
        exp_buf_33_q0 => exp_buf_33_q0,
        inv_sum_33 => inv_sum_33_reg_9239,
        exp_buf_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_34_address0,
        exp_buf_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_34_ce0,
        exp_buf_34_q0 => exp_buf_34_q0,
        inv_sum_34 => inv_sum_34_reg_9244,
        exp_buf_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_35_address0,
        exp_buf_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_35_ce0,
        exp_buf_35_q0 => exp_buf_35_q0,
        inv_sum_35 => inv_sum_35_reg_9249,
        exp_buf_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_36_address0,
        exp_buf_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_36_ce0,
        exp_buf_36_q0 => exp_buf_36_q0,
        inv_sum_36 => inv_sum_36_reg_9254,
        exp_buf_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_37_address0,
        exp_buf_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_37_ce0,
        exp_buf_37_q0 => exp_buf_37_q0,
        inv_sum_37 => inv_sum_37_reg_9259,
        exp_buf_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_38_address0,
        exp_buf_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_38_ce0,
        exp_buf_38_q0 => exp_buf_38_q0,
        inv_sum_38 => inv_sum_38_reg_9264,
        exp_buf_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_39_address0,
        exp_buf_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_39_ce0,
        exp_buf_39_q0 => exp_buf_39_q0,
        inv_sum_39 => inv_sum_39_reg_9269,
        exp_buf_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_40_address0,
        exp_buf_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_40_ce0,
        exp_buf_40_q0 => exp_buf_40_q0,
        inv_sum_40 => inv_sum_40_reg_9274,
        exp_buf_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_41_address0,
        exp_buf_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_41_ce0,
        exp_buf_41_q0 => exp_buf_41_q0,
        inv_sum_41 => inv_sum_41_reg_9279,
        exp_buf_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_42_address0,
        exp_buf_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_42_ce0,
        exp_buf_42_q0 => exp_buf_42_q0,
        inv_sum_42 => inv_sum_42_reg_9284,
        exp_buf_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_43_address0,
        exp_buf_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_43_ce0,
        exp_buf_43_q0 => exp_buf_43_q0,
        inv_sum_43 => inv_sum_43_reg_9289,
        exp_buf_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_44_address0,
        exp_buf_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_44_ce0,
        exp_buf_44_q0 => exp_buf_44_q0,
        inv_sum_44 => inv_sum_44_reg_9294,
        exp_buf_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_45_address0,
        exp_buf_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_45_ce0,
        exp_buf_45_q0 => exp_buf_45_q0,
        inv_sum_45 => inv_sum_45_reg_9299,
        exp_buf_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_46_address0,
        exp_buf_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_46_ce0,
        exp_buf_46_q0 => exp_buf_46_q0,
        inv_sum_46 => inv_sum_46_reg_9304,
        exp_buf_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_47_address0,
        exp_buf_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_47_ce0,
        exp_buf_47_q0 => exp_buf_47_q0,
        inv_sum_47 => inv_sum_47_reg_9309,
        exp_buf_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_48_address0,
        exp_buf_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_48_ce0,
        exp_buf_48_q0 => exp_buf_48_q0,
        inv_sum_48 => inv_sum_48_reg_9314,
        exp_buf_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_49_address0,
        exp_buf_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_49_ce0,
        exp_buf_49_q0 => exp_buf_49_q0,
        inv_sum_49 => inv_sum_49_reg_9319,
        exp_buf_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_50_address0,
        exp_buf_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_50_ce0,
        exp_buf_50_q0 => exp_buf_50_q0,
        inv_sum_50 => inv_sum_50_reg_9324,
        exp_buf_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_51_address0,
        exp_buf_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_51_ce0,
        exp_buf_51_q0 => exp_buf_51_q0,
        inv_sum_51 => inv_sum_51_reg_9329,
        exp_buf_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_52_address0,
        exp_buf_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_52_ce0,
        exp_buf_52_q0 => exp_buf_52_q0,
        inv_sum_52 => inv_sum_52_reg_9334,
        exp_buf_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_53_address0,
        exp_buf_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_53_ce0,
        exp_buf_53_q0 => exp_buf_53_q0,
        inv_sum_53 => inv_sum_53_reg_9339,
        exp_buf_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_54_address0,
        exp_buf_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_54_ce0,
        exp_buf_54_q0 => exp_buf_54_q0,
        inv_sum_54 => inv_sum_54_reg_9344,
        exp_buf_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_55_address0,
        exp_buf_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_55_ce0,
        exp_buf_55_q0 => exp_buf_55_q0,
        inv_sum_55 => inv_sum_55_reg_9349,
        exp_buf_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_56_address0,
        exp_buf_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_56_ce0,
        exp_buf_56_q0 => exp_buf_56_q0,
        inv_sum_56 => inv_sum_56_reg_9354,
        exp_buf_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_57_address0,
        exp_buf_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_57_ce0,
        exp_buf_57_q0 => exp_buf_57_q0,
        inv_sum_57 => inv_sum_57_reg_9359,
        exp_buf_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_58_address0,
        exp_buf_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_58_ce0,
        exp_buf_58_q0 => exp_buf_58_q0,
        inv_sum_58 => inv_sum_58_reg_9364,
        exp_buf_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_59_address0,
        exp_buf_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_59_ce0,
        exp_buf_59_q0 => exp_buf_59_q0,
        inv_sum_59 => inv_sum_59_reg_9369,
        exp_buf_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_60_address0,
        exp_buf_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_60_ce0,
        exp_buf_60_q0 => exp_buf_60_q0,
        inv_sum_60 => inv_sum_60_reg_9374,
        exp_buf_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_61_address0,
        exp_buf_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_61_ce0,
        exp_buf_61_q0 => exp_buf_61_q0,
        inv_sum_61 => inv_sum_61_reg_9379,
        exp_buf_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_62_address0,
        exp_buf_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_62_ce0,
        exp_buf_62_q0 => exp_buf_62_q0,
        inv_sum_62 => inv_sum_62_reg_9384,
        exp_buf_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_63_address0,
        exp_buf_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_63_ce0,
        exp_buf_63_q0 => exp_buf_63_q0,
        inv_sum_63 => inv_sum_63_reg_9389,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0);

    fdiv_32ns_32ns_32_9_no_dsp_1_U851 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_bf16_to_f32_fu_1577_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2157_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U852 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_1_bf16_to_f32_fu_1582_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2163_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U853 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_2_bf16_to_f32_fu_1587_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2169_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U854 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_3_bf16_to_f32_fu_1592_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2175_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U855 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_4_bf16_to_f32_fu_1597_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2181_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U856 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_5_bf16_to_f32_fu_1602_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2187_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U857 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_6_bf16_to_f32_fu_1607_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2193_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U858 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_7_bf16_to_f32_fu_1612_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2199_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U859 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_8_bf16_to_f32_fu_1617_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2205_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U860 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_9_bf16_to_f32_fu_1622_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2211_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U861 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_s_bf16_to_f32_fu_1627_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2217_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U862 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_10_bf16_to_f32_fu_1632_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2223_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U863 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_11_bf16_to_f32_fu_1637_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2229_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U864 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_12_bf16_to_f32_fu_1642_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2235_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U865 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_13_bf16_to_f32_fu_1647_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2241_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U866 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_14_bf16_to_f32_fu_1652_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2247_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U867 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_15_bf16_to_f32_fu_1657_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2253_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U868 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_16_bf16_to_f32_fu_1662_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2259_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U869 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_17_bf16_to_f32_fu_1667_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2265_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U870 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_18_bf16_to_f32_fu_1672_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2271_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U871 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_19_bf16_to_f32_fu_1677_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2277_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U872 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_20_bf16_to_f32_fu_1682_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2283_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U873 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_21_bf16_to_f32_fu_1687_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2289_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U874 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_22_bf16_to_f32_fu_1692_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2295_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U875 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_23_bf16_to_f32_fu_1697_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2301_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U876 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_24_bf16_to_f32_fu_1702_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2307_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U877 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_25_bf16_to_f32_fu_1707_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2313_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U878 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_26_bf16_to_f32_fu_1712_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2319_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U879 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_27_bf16_to_f32_fu_1717_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2325_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U880 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_28_bf16_to_f32_fu_1722_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2331_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U881 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_29_bf16_to_f32_fu_1727_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2337_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U882 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_30_bf16_to_f32_fu_1732_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2343_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U883 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_31_bf16_to_f32_fu_1737_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2349_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U884 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_32_bf16_to_f32_fu_1742_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2355_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U885 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_33_bf16_to_f32_fu_1747_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2361_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U886 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_34_bf16_to_f32_fu_1752_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2367_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U887 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_35_bf16_to_f32_fu_1757_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2373_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U888 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_36_bf16_to_f32_fu_1762_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2379_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U889 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_37_bf16_to_f32_fu_1767_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2385_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U890 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_38_bf16_to_f32_fu_1772_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2391_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U891 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_39_bf16_to_f32_fu_1777_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2397_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U892 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_40_bf16_to_f32_fu_1782_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2403_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U893 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_41_bf16_to_f32_fu_1787_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2409_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U894 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_42_bf16_to_f32_fu_1792_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2415_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U895 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_43_bf16_to_f32_fu_1797_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2421_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U896 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_44_bf16_to_f32_fu_1802_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2427_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U897 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_45_bf16_to_f32_fu_1807_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2433_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U898 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_46_bf16_to_f32_fu_1812_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2439_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U899 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_47_bf16_to_f32_fu_1817_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2445_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U900 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_48_bf16_to_f32_fu_1822_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2451_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U901 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_49_bf16_to_f32_fu_1827_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2457_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U902 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_50_bf16_to_f32_fu_1832_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2463_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U903 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_51_bf16_to_f32_fu_1837_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2469_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U904 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_52_bf16_to_f32_fu_1842_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2475_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U905 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_53_bf16_to_f32_fu_1847_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2481_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U906 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_54_bf16_to_f32_fu_1852_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2487_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U907 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_55_bf16_to_f32_fu_1857_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2493_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U908 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_56_bf16_to_f32_fu_1862_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2499_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U909 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_57_bf16_to_f32_fu_1867_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2505_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U910 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_58_bf16_to_f32_fu_1872_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2511_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U911 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_59_bf16_to_f32_fu_1877_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2517_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U912 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_60_bf16_to_f32_fu_1882_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2523_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U913 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_61_bf16_to_f32_fu_1887_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2529_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U914 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => denom_62_bf16_to_f32_fu_1892_ap_return,
        ce => ap_const_logic_1,
        dout => grp_fu_2535_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U915 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_bf16_to_f32_fu_1577_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2541_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U916 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_1_bf16_to_f32_fu_1582_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2547_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U917 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_2_bf16_to_f32_fu_1587_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2553_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U918 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_3_bf16_to_f32_fu_1592_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2559_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U919 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_4_bf16_to_f32_fu_1597_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2565_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U920 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_5_bf16_to_f32_fu_1602_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2571_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U921 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_6_bf16_to_f32_fu_1607_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2577_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U922 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_7_bf16_to_f32_fu_1612_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2583_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U923 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_8_bf16_to_f32_fu_1617_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2589_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U924 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_9_bf16_to_f32_fu_1622_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2595_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U925 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_s_bf16_to_f32_fu_1627_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2601_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U926 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_10_bf16_to_f32_fu_1632_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2607_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U927 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_11_bf16_to_f32_fu_1637_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2613_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U928 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_12_bf16_to_f32_fu_1642_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2619_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U929 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_13_bf16_to_f32_fu_1647_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2625_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U930 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_14_bf16_to_f32_fu_1652_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2631_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U931 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_15_bf16_to_f32_fu_1657_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2637_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U932 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_16_bf16_to_f32_fu_1662_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2643_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U933 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_17_bf16_to_f32_fu_1667_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2649_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U934 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_18_bf16_to_f32_fu_1672_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2655_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U935 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_19_bf16_to_f32_fu_1677_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2661_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U936 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_20_bf16_to_f32_fu_1682_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2667_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U937 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_21_bf16_to_f32_fu_1687_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2673_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U938 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_22_bf16_to_f32_fu_1692_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2679_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U939 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_23_bf16_to_f32_fu_1697_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2685_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U940 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_24_bf16_to_f32_fu_1702_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2691_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U941 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_25_bf16_to_f32_fu_1707_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2697_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U942 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_26_bf16_to_f32_fu_1712_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2703_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U943 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_27_bf16_to_f32_fu_1717_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2709_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U944 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_28_bf16_to_f32_fu_1722_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2715_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U945 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_29_bf16_to_f32_fu_1727_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2721_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U946 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_30_bf16_to_f32_fu_1732_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2727_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U947 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_31_bf16_to_f32_fu_1737_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2733_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U948 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_32_bf16_to_f32_fu_1742_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2739_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U949 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_33_bf16_to_f32_fu_1747_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2745_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U950 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_34_bf16_to_f32_fu_1752_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2751_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U951 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_35_bf16_to_f32_fu_1757_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2757_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U952 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_36_bf16_to_f32_fu_1762_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2763_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U953 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_37_bf16_to_f32_fu_1767_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2769_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U954 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_38_bf16_to_f32_fu_1772_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2775_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U955 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_39_bf16_to_f32_fu_1777_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2781_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U956 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_40_bf16_to_f32_fu_1782_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2787_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U957 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_41_bf16_to_f32_fu_1787_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2793_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U958 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_42_bf16_to_f32_fu_1792_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2799_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U959 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_43_bf16_to_f32_fu_1797_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2805_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U960 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_44_bf16_to_f32_fu_1802_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2811_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U961 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_45_bf16_to_f32_fu_1807_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2817_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U962 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_46_bf16_to_f32_fu_1812_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2823_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U963 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_47_bf16_to_f32_fu_1817_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2829_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U964 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_48_bf16_to_f32_fu_1822_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2835_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U965 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_49_bf16_to_f32_fu_1827_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2841_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U966 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_50_bf16_to_f32_fu_1832_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2847_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U967 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_51_bf16_to_f32_fu_1837_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2853_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U968 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_52_bf16_to_f32_fu_1842_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2859_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U969 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_53_bf16_to_f32_fu_1847_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2865_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U970 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_54_bf16_to_f32_fu_1852_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2871_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U971 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_55_bf16_to_f32_fu_1857_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2877_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U972 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_56_bf16_to_f32_fu_1862_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2883_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U973 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_57_bf16_to_f32_fu_1867_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2889_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U974 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_58_bf16_to_f32_fu_1872_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2895_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U975 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_59_bf16_to_f32_fu_1877_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2901_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U976 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_60_bf16_to_f32_fu_1882_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2907_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U977 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_61_bf16_to_f32_fu_1887_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2913_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U978 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => denom_62_bf16_to_f32_fu_1892_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2919_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                div_i_10_reg_8809 <= grp_fu_2223_p2;
                div_i_11_reg_8814 <= grp_fu_2229_p2;
                div_i_12_reg_8819 <= grp_fu_2235_p2;
                div_i_13_reg_8824 <= grp_fu_2241_p2;
                div_i_14_reg_8829 <= grp_fu_2247_p2;
                div_i_15_reg_8834 <= grp_fu_2253_p2;
                div_i_16_reg_8839 <= grp_fu_2259_p2;
                div_i_17_reg_8844 <= grp_fu_2265_p2;
                div_i_18_reg_8849 <= grp_fu_2271_p2;
                div_i_19_reg_8854 <= grp_fu_2277_p2;
                div_i_1_reg_8759 <= grp_fu_2163_p2;
                div_i_20_reg_8859 <= grp_fu_2283_p2;
                div_i_21_reg_8864 <= grp_fu_2289_p2;
                div_i_22_reg_8869 <= grp_fu_2295_p2;
                div_i_23_reg_8874 <= grp_fu_2301_p2;
                div_i_24_reg_8879 <= grp_fu_2307_p2;
                div_i_25_reg_8884 <= grp_fu_2313_p2;
                div_i_26_reg_8889 <= grp_fu_2319_p2;
                div_i_27_reg_8894 <= grp_fu_2325_p2;
                div_i_28_reg_8899 <= grp_fu_2331_p2;
                div_i_29_reg_8904 <= grp_fu_2337_p2;
                div_i_2_reg_8764 <= grp_fu_2169_p2;
                div_i_30_reg_8909 <= grp_fu_2343_p2;
                div_i_31_reg_8914 <= grp_fu_2349_p2;
                div_i_32_reg_8919 <= grp_fu_2355_p2;
                div_i_33_reg_8924 <= grp_fu_2361_p2;
                div_i_34_reg_8929 <= grp_fu_2367_p2;
                div_i_35_reg_8934 <= grp_fu_2373_p2;
                div_i_36_reg_8939 <= grp_fu_2379_p2;
                div_i_37_reg_8944 <= grp_fu_2385_p2;
                div_i_38_reg_8949 <= grp_fu_2391_p2;
                div_i_39_reg_8954 <= grp_fu_2397_p2;
                div_i_3_reg_8769 <= grp_fu_2175_p2;
                div_i_40_reg_8959 <= grp_fu_2403_p2;
                div_i_41_reg_8964 <= grp_fu_2409_p2;
                div_i_42_reg_8969 <= grp_fu_2415_p2;
                div_i_43_reg_8974 <= grp_fu_2421_p2;
                div_i_44_reg_8979 <= grp_fu_2427_p2;
                div_i_45_reg_8984 <= grp_fu_2433_p2;
                div_i_46_reg_8989 <= grp_fu_2439_p2;
                div_i_47_reg_8994 <= grp_fu_2445_p2;
                div_i_48_reg_8999 <= grp_fu_2451_p2;
                div_i_49_reg_9004 <= grp_fu_2457_p2;
                div_i_4_reg_8774 <= grp_fu_2181_p2;
                div_i_50_reg_9009 <= grp_fu_2463_p2;
                div_i_51_reg_9014 <= grp_fu_2469_p2;
                div_i_52_reg_9019 <= grp_fu_2475_p2;
                div_i_53_reg_9024 <= grp_fu_2481_p2;
                div_i_54_reg_9029 <= grp_fu_2487_p2;
                div_i_55_reg_9034 <= grp_fu_2493_p2;
                div_i_56_reg_9039 <= grp_fu_2499_p2;
                div_i_57_reg_9044 <= grp_fu_2505_p2;
                div_i_58_reg_9049 <= grp_fu_2511_p2;
                div_i_59_reg_9054 <= grp_fu_2517_p2;
                div_i_5_reg_8779 <= grp_fu_2187_p2;
                div_i_60_reg_9059 <= grp_fu_2523_p2;
                div_i_61_reg_9064 <= grp_fu_2529_p2;
                div_i_62_reg_9069 <= grp_fu_2535_p2;
                div_i_6_reg_8784 <= grp_fu_2193_p2;
                div_i_7_reg_8789 <= grp_fu_2199_p2;
                div_i_8_reg_8794 <= grp_fu_2205_p2;
                div_i_9_reg_8799 <= grp_fu_2211_p2;
                div_i_reg_8754 <= grp_fu_2157_p2;
                div_i_s_reg_8804 <= grp_fu_2217_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                inv_sum_10_reg_9124 <= inv_sum_10_fu_5536_p3;
                inv_sum_11_reg_9129 <= inv_sum_11_fu_5553_p3;
                inv_sum_12_reg_9134 <= inv_sum_12_fu_5570_p3;
                inv_sum_13_reg_9139 <= inv_sum_13_fu_5587_p3;
                inv_sum_14_reg_9144 <= inv_sum_14_fu_5604_p3;
                inv_sum_15_reg_9149 <= inv_sum_15_fu_5621_p3;
                inv_sum_16_reg_9154 <= inv_sum_16_fu_5638_p3;
                inv_sum_17_reg_9159 <= inv_sum_17_fu_5655_p3;
                inv_sum_18_reg_9164 <= inv_sum_18_fu_5672_p3;
                inv_sum_19_reg_9169 <= inv_sum_19_fu_5689_p3;
                inv_sum_1_reg_9079 <= inv_sum_1_fu_5383_p3;
                inv_sum_20_reg_9174 <= inv_sum_20_fu_5706_p3;
                inv_sum_21_reg_9179 <= inv_sum_21_fu_5723_p3;
                inv_sum_22_reg_9184 <= inv_sum_22_fu_5740_p3;
                inv_sum_23_reg_9189 <= inv_sum_23_fu_5757_p3;
                inv_sum_24_reg_9194 <= inv_sum_24_fu_5774_p3;
                inv_sum_25_reg_9199 <= inv_sum_25_fu_5791_p3;
                inv_sum_26_reg_9204 <= inv_sum_26_fu_5808_p3;
                inv_sum_27_reg_9209 <= inv_sum_27_fu_5825_p3;
                inv_sum_28_reg_9214 <= inv_sum_28_fu_5842_p3;
                inv_sum_29_reg_9219 <= inv_sum_29_fu_5859_p3;
                inv_sum_2_reg_9084 <= inv_sum_2_fu_5400_p3;
                inv_sum_30_reg_9224 <= inv_sum_30_fu_5876_p3;
                inv_sum_31_reg_9229 <= inv_sum_31_fu_5893_p3;
                inv_sum_32_reg_9234 <= inv_sum_32_fu_5910_p3;
                inv_sum_33_reg_9239 <= inv_sum_33_fu_5927_p3;
                inv_sum_34_reg_9244 <= inv_sum_34_fu_5944_p3;
                inv_sum_35_reg_9249 <= inv_sum_35_fu_5961_p3;
                inv_sum_36_reg_9254 <= inv_sum_36_fu_5978_p3;
                inv_sum_37_reg_9259 <= inv_sum_37_fu_5995_p3;
                inv_sum_38_reg_9264 <= inv_sum_38_fu_6012_p3;
                inv_sum_39_reg_9269 <= inv_sum_39_fu_6029_p3;
                inv_sum_3_reg_9089 <= inv_sum_3_fu_5417_p3;
                inv_sum_40_reg_9274 <= inv_sum_40_fu_6046_p3;
                inv_sum_41_reg_9279 <= inv_sum_41_fu_6063_p3;
                inv_sum_42_reg_9284 <= inv_sum_42_fu_6080_p3;
                inv_sum_43_reg_9289 <= inv_sum_43_fu_6097_p3;
                inv_sum_44_reg_9294 <= inv_sum_44_fu_6114_p3;
                inv_sum_45_reg_9299 <= inv_sum_45_fu_6131_p3;
                inv_sum_46_reg_9304 <= inv_sum_46_fu_6148_p3;
                inv_sum_47_reg_9309 <= inv_sum_47_fu_6165_p3;
                inv_sum_48_reg_9314 <= inv_sum_48_fu_6182_p3;
                inv_sum_49_reg_9319 <= inv_sum_49_fu_6199_p3;
                inv_sum_4_reg_9094 <= inv_sum_4_fu_5434_p3;
                inv_sum_50_reg_9324 <= inv_sum_50_fu_6216_p3;
                inv_sum_51_reg_9329 <= inv_sum_51_fu_6233_p3;
                inv_sum_52_reg_9334 <= inv_sum_52_fu_6250_p3;
                inv_sum_53_reg_9339 <= inv_sum_53_fu_6267_p3;
                inv_sum_54_reg_9344 <= inv_sum_54_fu_6284_p3;
                inv_sum_55_reg_9349 <= inv_sum_55_fu_6301_p3;
                inv_sum_56_reg_9354 <= inv_sum_56_fu_6318_p3;
                inv_sum_57_reg_9359 <= inv_sum_57_fu_6335_p3;
                inv_sum_58_reg_9364 <= inv_sum_58_fu_6352_p3;
                inv_sum_59_reg_9369 <= inv_sum_59_fu_6369_p3;
                inv_sum_5_reg_9099 <= inv_sum_5_fu_5451_p3;
                inv_sum_60_reg_9374 <= inv_sum_60_fu_6386_p3;
                inv_sum_61_reg_9379 <= inv_sum_61_fu_6403_p3;
                inv_sum_62_reg_9384 <= inv_sum_62_fu_6420_p3;
                inv_sum_63_reg_9389 <= inv_sum_63_fu_6437_p3;
                inv_sum_6_reg_9104 <= inv_sum_6_fu_5468_p3;
                inv_sum_7_reg_9109 <= inv_sum_7_fu_5485_p3;
                inv_sum_8_reg_9114 <= inv_sum_8_fu_5502_p3;
                inv_sum_9_reg_9119 <= inv_sum_9_fu_5519_p3;
                inv_sum_reg_9074 <= inv_sum_fu_5366_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                notlhs101_reg_7704 <= notlhs101_fu_3995_p2;
                notlhs103_reg_7720 <= notlhs103_fu_4025_p2;
                notlhs105_reg_7736 <= notlhs105_fu_4055_p2;
                notlhs107_reg_7752 <= notlhs107_fu_4085_p2;
                notlhs109_reg_7768 <= notlhs109_fu_4115_p2;
                notlhs111_reg_7784 <= notlhs111_fu_4145_p2;
                notlhs113_reg_7800 <= notlhs113_fu_4175_p2;
                notlhs115_reg_7816 <= notlhs115_fu_4205_p2;
                notlhs117_reg_7832 <= notlhs117_fu_4235_p2;
                notlhs119_reg_7848 <= notlhs119_fu_4265_p2;
                notlhs121_reg_7864 <= notlhs121_fu_4295_p2;
                notlhs123_reg_7880 <= notlhs123_fu_4325_p2;
                notlhs125_reg_7896 <= notlhs125_fu_4355_p2;
                notlhs127_reg_7912 <= notlhs127_fu_4385_p2;
                notlhs129_reg_7928 <= notlhs129_fu_4415_p2;
                notlhs131_reg_7944 <= notlhs131_fu_4445_p2;
                notlhs133_reg_7960 <= notlhs133_fu_4475_p2;
                notlhs135_reg_7976 <= notlhs135_fu_4505_p2;
                notlhs137_reg_7992 <= notlhs137_fu_4535_p2;
                notlhs139_reg_8008 <= notlhs139_fu_4565_p2;
                notlhs141_reg_8024 <= notlhs141_fu_4595_p2;
                notlhs143_reg_8040 <= notlhs143_fu_4625_p2;
                notlhs145_reg_8056 <= notlhs145_fu_4655_p2;
                notlhs147_reg_8072 <= notlhs147_fu_4685_p2;
                notlhs149_reg_8088 <= notlhs149_fu_4715_p2;
                notlhs151_reg_8104 <= notlhs151_fu_4745_p2;
                notlhs153_reg_8120 <= notlhs153_fu_4775_p2;
                notlhs155_reg_8136 <= notlhs155_fu_4805_p2;
                notlhs157_reg_8152 <= notlhs157_fu_4835_p2;
                notlhs159_reg_8168 <= notlhs159_fu_4865_p2;
                notlhs161_reg_8184 <= notlhs161_fu_4895_p2;
                notlhs163_reg_8200 <= notlhs163_fu_4925_p2;
                notlhs165_reg_8216 <= notlhs165_fu_4955_p2;
                notlhs167_reg_8232 <= notlhs167_fu_4985_p2;
                notlhs169_reg_8248 <= notlhs169_fu_5015_p2;
                notlhs171_reg_8264 <= notlhs171_fu_5045_p2;
                notlhs173_reg_8280 <= notlhs173_fu_5075_p2;
                notlhs175_reg_8296 <= notlhs175_fu_5105_p2;
                notlhs177_reg_8312 <= notlhs177_fu_5135_p2;
                notlhs179_reg_8328 <= notlhs179_fu_5165_p2;
                notlhs181_reg_8344 <= notlhs181_fu_5195_p2;
                notlhs183_reg_8360 <= notlhs183_fu_5225_p2;
                notlhs185_reg_8376 <= notlhs185_fu_5255_p2;
                notlhs187_reg_8392 <= notlhs187_fu_5285_p2;
                notlhs189_reg_8408 <= notlhs189_fu_5315_p2;
                notlhs191_reg_8424 <= notlhs191_fu_5345_p2;
                notlhs67_reg_7432 <= notlhs67_fu_3485_p2;
                notlhs69_reg_7448 <= notlhs69_fu_3515_p2;
                notlhs71_reg_7464 <= notlhs71_fu_3545_p2;
                notlhs73_reg_7480 <= notlhs73_fu_3575_p2;
                notlhs75_reg_7496 <= notlhs75_fu_3605_p2;
                notlhs77_reg_7512 <= notlhs77_fu_3635_p2;
                notlhs79_reg_7528 <= notlhs79_fu_3665_p2;
                notlhs81_reg_7544 <= notlhs81_fu_3695_p2;
                notlhs83_reg_7560 <= notlhs83_fu_3725_p2;
                notlhs85_reg_7576 <= notlhs85_fu_3755_p2;
                notlhs87_reg_7592 <= notlhs87_fu_3785_p2;
                notlhs89_reg_7608 <= notlhs89_fu_3815_p2;
                notlhs91_reg_7624 <= notlhs91_fu_3845_p2;
                notlhs93_reg_7640 <= notlhs93_fu_3875_p2;
                notlhs95_reg_7656 <= notlhs95_fu_3905_p2;
                notlhs97_reg_7672 <= notlhs97_fu_3935_p2;
                notlhs99_reg_7688 <= notlhs99_fu_3965_p2;
                notlhs_reg_7416 <= notlhs_fu_3455_p2;
                notrhs100_reg_7693 <= notrhs100_fu_3971_p2;
                notrhs102_reg_7709 <= notrhs102_fu_4001_p2;
                notrhs104_reg_7725 <= notrhs104_fu_4031_p2;
                notrhs106_reg_7741 <= notrhs106_fu_4061_p2;
                notrhs108_reg_7757 <= notrhs108_fu_4091_p2;
                notrhs110_reg_7773 <= notrhs110_fu_4121_p2;
                notrhs112_reg_7789 <= notrhs112_fu_4151_p2;
                notrhs114_reg_7805 <= notrhs114_fu_4181_p2;
                notrhs116_reg_7821 <= notrhs116_fu_4211_p2;
                notrhs118_reg_7837 <= notrhs118_fu_4241_p2;
                notrhs120_reg_7853 <= notrhs120_fu_4271_p2;
                notrhs122_reg_7869 <= notrhs122_fu_4301_p2;
                notrhs124_reg_7885 <= notrhs124_fu_4331_p2;
                notrhs126_reg_7901 <= notrhs126_fu_4361_p2;
                notrhs128_reg_7917 <= notrhs128_fu_4391_p2;
                notrhs130_reg_7933 <= notrhs130_fu_4421_p2;
                notrhs132_reg_7949 <= notrhs132_fu_4451_p2;
                notrhs134_reg_7965 <= notrhs134_fu_4481_p2;
                notrhs136_reg_7981 <= notrhs136_fu_4511_p2;
                notrhs138_reg_7997 <= notrhs138_fu_4541_p2;
                notrhs140_reg_8013 <= notrhs140_fu_4571_p2;
                notrhs142_reg_8029 <= notrhs142_fu_4601_p2;
                notrhs144_reg_8045 <= notrhs144_fu_4631_p2;
                notrhs146_reg_8061 <= notrhs146_fu_4661_p2;
                notrhs148_reg_8077 <= notrhs148_fu_4691_p2;
                notrhs150_reg_8093 <= notrhs150_fu_4721_p2;
                notrhs152_reg_8109 <= notrhs152_fu_4751_p2;
                notrhs154_reg_8125 <= notrhs154_fu_4781_p2;
                notrhs156_reg_8141 <= notrhs156_fu_4811_p2;
                notrhs158_reg_8157 <= notrhs158_fu_4841_p2;
                notrhs160_reg_8173 <= notrhs160_fu_4871_p2;
                notrhs162_reg_8189 <= notrhs162_fu_4901_p2;
                notrhs164_reg_8205 <= notrhs164_fu_4931_p2;
                notrhs166_reg_8221 <= notrhs166_fu_4961_p2;
                notrhs168_reg_8237 <= notrhs168_fu_4991_p2;
                notrhs170_reg_8253 <= notrhs170_fu_5021_p2;
                notrhs172_reg_8269 <= notrhs172_fu_5051_p2;
                notrhs174_reg_8285 <= notrhs174_fu_5081_p2;
                notrhs176_reg_8301 <= notrhs176_fu_5111_p2;
                notrhs178_reg_8317 <= notrhs178_fu_5141_p2;
                notrhs180_reg_8333 <= notrhs180_fu_5171_p2;
                notrhs182_reg_8349 <= notrhs182_fu_5201_p2;
                notrhs184_reg_8365 <= notrhs184_fu_5231_p2;
                notrhs186_reg_8381 <= notrhs186_fu_5261_p2;
                notrhs188_reg_8397 <= notrhs188_fu_5291_p2;
                notrhs190_reg_8413 <= notrhs190_fu_5321_p2;
                notrhs192_reg_8429 <= notrhs192_fu_5351_p2;
                notrhs68_reg_7437 <= notrhs68_fu_3491_p2;
                notrhs70_reg_7453 <= notrhs70_fu_3521_p2;
                notrhs72_reg_7469 <= notrhs72_fu_3551_p2;
                notrhs74_reg_7485 <= notrhs74_fu_3581_p2;
                notrhs76_reg_7501 <= notrhs76_fu_3611_p2;
                notrhs78_reg_7517 <= notrhs78_fu_3641_p2;
                notrhs80_reg_7533 <= notrhs80_fu_3671_p2;
                notrhs82_reg_7549 <= notrhs82_fu_3701_p2;
                notrhs84_reg_7565 <= notrhs84_fu_3731_p2;
                notrhs86_reg_7581 <= notrhs86_fu_3761_p2;
                notrhs88_reg_7597 <= notrhs88_fu_3791_p2;
                notrhs90_reg_7613 <= notrhs90_fu_3821_p2;
                notrhs92_reg_7629 <= notrhs92_fu_3851_p2;
                notrhs94_reg_7645 <= notrhs94_fu_3881_p2;
                notrhs96_reg_7661 <= notrhs96_fu_3911_p2;
                notrhs98_reg_7677 <= notrhs98_fu_3941_p2;
                notrhs_reg_7421 <= notrhs_fu_3461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_127_reg_8434 <= grp_fu_2541_p2;
                tmp_129_reg_8439 <= grp_fu_2547_p2;
                tmp_131_reg_8444 <= grp_fu_2553_p2;
                tmp_133_reg_8449 <= grp_fu_2559_p2;
                tmp_135_reg_8454 <= grp_fu_2565_p2;
                tmp_137_reg_8459 <= grp_fu_2571_p2;
                tmp_139_reg_8464 <= grp_fu_2577_p2;
                tmp_141_reg_8469 <= grp_fu_2583_p2;
                tmp_143_reg_8474 <= grp_fu_2589_p2;
                tmp_145_reg_8479 <= grp_fu_2595_p2;
                tmp_147_reg_8484 <= grp_fu_2601_p2;
                tmp_149_reg_8489 <= grp_fu_2607_p2;
                tmp_151_reg_8494 <= grp_fu_2613_p2;
                tmp_153_reg_8499 <= grp_fu_2619_p2;
                tmp_155_reg_8504 <= grp_fu_2625_p2;
                tmp_157_reg_8509 <= grp_fu_2631_p2;
                tmp_159_reg_8514 <= grp_fu_2637_p2;
                tmp_161_reg_8519 <= grp_fu_2643_p2;
                tmp_163_reg_8524 <= grp_fu_2649_p2;
                tmp_165_reg_8529 <= grp_fu_2655_p2;
                tmp_167_reg_8534 <= grp_fu_2661_p2;
                tmp_169_reg_8539 <= grp_fu_2667_p2;
                tmp_171_reg_8544 <= grp_fu_2673_p2;
                tmp_173_reg_8549 <= grp_fu_2679_p2;
                tmp_175_reg_8554 <= grp_fu_2685_p2;
                tmp_177_reg_8559 <= grp_fu_2691_p2;
                tmp_179_reg_8564 <= grp_fu_2697_p2;
                tmp_181_reg_8569 <= grp_fu_2703_p2;
                tmp_183_reg_8574 <= grp_fu_2709_p2;
                tmp_185_reg_8579 <= grp_fu_2715_p2;
                tmp_187_reg_8584 <= grp_fu_2721_p2;
                tmp_189_reg_8589 <= grp_fu_2727_p2;
                tmp_191_reg_8594 <= grp_fu_2733_p2;
                tmp_193_reg_8599 <= grp_fu_2739_p2;
                tmp_195_reg_8604 <= grp_fu_2745_p2;
                tmp_197_reg_8609 <= grp_fu_2751_p2;
                tmp_199_reg_8614 <= grp_fu_2757_p2;
                tmp_201_reg_8619 <= grp_fu_2763_p2;
                tmp_203_reg_8624 <= grp_fu_2769_p2;
                tmp_205_reg_8629 <= grp_fu_2775_p2;
                tmp_207_reg_8634 <= grp_fu_2781_p2;
                tmp_209_reg_8639 <= grp_fu_2787_p2;
                tmp_211_reg_8644 <= grp_fu_2793_p2;
                tmp_213_reg_8649 <= grp_fu_2799_p2;
                tmp_215_reg_8654 <= grp_fu_2805_p2;
                tmp_217_reg_8659 <= grp_fu_2811_p2;
                tmp_219_reg_8664 <= grp_fu_2817_p2;
                tmp_221_reg_8669 <= grp_fu_2823_p2;
                tmp_223_reg_8674 <= grp_fu_2829_p2;
                tmp_225_reg_8679 <= grp_fu_2835_p2;
                tmp_227_reg_8684 <= grp_fu_2841_p2;
                tmp_229_reg_8689 <= grp_fu_2847_p2;
                tmp_231_reg_8694 <= grp_fu_2853_p2;
                tmp_233_reg_8699 <= grp_fu_2859_p2;
                tmp_235_reg_8704 <= grp_fu_2865_p2;
                tmp_237_reg_8709 <= grp_fu_2871_p2;
                tmp_239_reg_8714 <= grp_fu_2877_p2;
                tmp_241_reg_8719 <= grp_fu_2883_p2;
                tmp_243_reg_8724 <= grp_fu_2889_p2;
                tmp_245_reg_8729 <= grp_fu_2895_p2;
                tmp_247_reg_8734 <= grp_fu_2901_p2;
                tmp_249_reg_8739 <= grp_fu_2907_p2;
                tmp_251_reg_8744 <= grp_fu_2913_p2;
                tmp_253_reg_8749 <= grp_fu_2919_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_reg_7213 <= tmp_f32_to_bf16_rne_fu_1246_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_done, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_done, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done, ap_CS_fsm_state15)
    begin
        if ((((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done, ap_CS_fsm_state15)
    begin
        if (((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    denom_10_to_int_fu_3767_p1 <= denom_10_bf16_to_f32_fu_1632_ap_return;
    denom_11_to_int_fu_3797_p1 <= denom_11_bf16_to_f32_fu_1637_ap_return;
    denom_12_to_int_fu_3827_p1 <= denom_12_bf16_to_f32_fu_1642_ap_return;
    denom_13_to_int_fu_3857_p1 <= denom_13_bf16_to_f32_fu_1647_ap_return;
    denom_14_to_int_fu_3887_p1 <= denom_14_bf16_to_f32_fu_1652_ap_return;
    denom_15_to_int_fu_3917_p1 <= denom_15_bf16_to_f32_fu_1657_ap_return;
    denom_16_to_int_fu_3947_p1 <= denom_16_bf16_to_f32_fu_1662_ap_return;
    denom_17_to_int_fu_3977_p1 <= denom_17_bf16_to_f32_fu_1667_ap_return;
    denom_18_to_int_fu_4007_p1 <= denom_18_bf16_to_f32_fu_1672_ap_return;
    denom_19_to_int_fu_4037_p1 <= denom_19_bf16_to_f32_fu_1677_ap_return;
    denom_1_to_int_fu_3467_p1 <= denom_1_bf16_to_f32_fu_1582_ap_return;
    denom_20_to_int_fu_4067_p1 <= denom_20_bf16_to_f32_fu_1682_ap_return;
    denom_21_to_int_fu_4097_p1 <= denom_21_bf16_to_f32_fu_1687_ap_return;
    denom_22_to_int_fu_4127_p1 <= denom_22_bf16_to_f32_fu_1692_ap_return;
    denom_23_to_int_fu_4157_p1 <= denom_23_bf16_to_f32_fu_1697_ap_return;
    denom_24_to_int_fu_4187_p1 <= denom_24_bf16_to_f32_fu_1702_ap_return;
    denom_25_to_int_fu_4217_p1 <= denom_25_bf16_to_f32_fu_1707_ap_return;
    denom_26_to_int_fu_4247_p1 <= denom_26_bf16_to_f32_fu_1712_ap_return;
    denom_27_to_int_fu_4277_p1 <= denom_27_bf16_to_f32_fu_1717_ap_return;
    denom_28_to_int_fu_4307_p1 <= denom_28_bf16_to_f32_fu_1722_ap_return;
    denom_29_to_int_fu_4337_p1 <= denom_29_bf16_to_f32_fu_1727_ap_return;
    denom_2_to_int_fu_3497_p1 <= denom_2_bf16_to_f32_fu_1587_ap_return;
    denom_30_to_int_fu_4367_p1 <= denom_30_bf16_to_f32_fu_1732_ap_return;
    denom_31_to_int_fu_4397_p1 <= denom_31_bf16_to_f32_fu_1737_ap_return;
    denom_32_to_int_fu_4427_p1 <= denom_32_bf16_to_f32_fu_1742_ap_return;
    denom_33_to_int_fu_4457_p1 <= denom_33_bf16_to_f32_fu_1747_ap_return;
    denom_34_to_int_fu_4487_p1 <= denom_34_bf16_to_f32_fu_1752_ap_return;
    denom_35_to_int_fu_4517_p1 <= denom_35_bf16_to_f32_fu_1757_ap_return;
    denom_36_to_int_fu_4547_p1 <= denom_36_bf16_to_f32_fu_1762_ap_return;
    denom_37_to_int_fu_4577_p1 <= denom_37_bf16_to_f32_fu_1767_ap_return;
    denom_38_to_int_fu_4607_p1 <= denom_38_bf16_to_f32_fu_1772_ap_return;
    denom_39_to_int_fu_4637_p1 <= denom_39_bf16_to_f32_fu_1777_ap_return;
    denom_3_to_int_fu_3527_p1 <= denom_3_bf16_to_f32_fu_1592_ap_return;
    denom_40_to_int_fu_4667_p1 <= denom_40_bf16_to_f32_fu_1782_ap_return;
    denom_41_to_int_fu_4697_p1 <= denom_41_bf16_to_f32_fu_1787_ap_return;
    denom_42_to_int_fu_4727_p1 <= denom_42_bf16_to_f32_fu_1792_ap_return;
    denom_43_to_int_fu_4757_p1 <= denom_43_bf16_to_f32_fu_1797_ap_return;
    denom_44_to_int_fu_4787_p1 <= denom_44_bf16_to_f32_fu_1802_ap_return;
    denom_45_to_int_fu_4817_p1 <= denom_45_bf16_to_f32_fu_1807_ap_return;
    denom_46_to_int_fu_4847_p1 <= denom_46_bf16_to_f32_fu_1812_ap_return;
    denom_47_to_int_fu_4877_p1 <= denom_47_bf16_to_f32_fu_1817_ap_return;
    denom_48_to_int_fu_4907_p1 <= denom_48_bf16_to_f32_fu_1822_ap_return;
    denom_49_to_int_fu_4937_p1 <= denom_49_bf16_to_f32_fu_1827_ap_return;
    denom_4_to_int_fu_3557_p1 <= denom_4_bf16_to_f32_fu_1597_ap_return;
    denom_50_to_int_fu_4967_p1 <= denom_50_bf16_to_f32_fu_1832_ap_return;
    denom_51_to_int_fu_4997_p1 <= denom_51_bf16_to_f32_fu_1837_ap_return;
    denom_52_to_int_fu_5027_p1 <= denom_52_bf16_to_f32_fu_1842_ap_return;
    denom_53_to_int_fu_5057_p1 <= denom_53_bf16_to_f32_fu_1847_ap_return;
    denom_54_to_int_fu_5087_p1 <= denom_54_bf16_to_f32_fu_1852_ap_return;
    denom_55_to_int_fu_5117_p1 <= denom_55_bf16_to_f32_fu_1857_ap_return;
    denom_56_to_int_fu_5147_p1 <= denom_56_bf16_to_f32_fu_1862_ap_return;
    denom_57_to_int_fu_5177_p1 <= denom_57_bf16_to_f32_fu_1867_ap_return;
    denom_58_to_int_fu_5207_p1 <= denom_58_bf16_to_f32_fu_1872_ap_return;
    denom_59_to_int_fu_5237_p1 <= denom_59_bf16_to_f32_fu_1877_ap_return;
    denom_5_to_int_fu_3587_p1 <= denom_5_bf16_to_f32_fu_1602_ap_return;
    denom_60_to_int_fu_5267_p1 <= denom_60_bf16_to_f32_fu_1882_ap_return;
    denom_61_to_int_fu_5297_p1 <= denom_61_bf16_to_f32_fu_1887_ap_return;
    denom_62_to_int_fu_5327_p1 <= denom_62_bf16_to_f32_fu_1892_ap_return;
    denom_63_to_int_fu_3737_p1 <= denom_s_bf16_to_f32_fu_1627_ap_return;
    denom_6_to_int_fu_3617_p1 <= denom_6_bf16_to_f32_fu_1607_ap_return;
    denom_7_to_int_fu_3647_p1 <= denom_7_bf16_to_f32_fu_1612_ap_return;
    denom_8_to_int_fu_3677_p1 <= denom_8_bf16_to_f32_fu_1617_ap_return;
    denom_9_to_int_fu_3707_p1 <= denom_9_bf16_to_f32_fu_1622_ap_return;
    denom_to_int_fu_3437_p1 <= denom_bf16_to_f32_fu_1577_ap_return;
    empty_172_fu_5357_p2 <= (notrhs_reg_7421 or notlhs_reg_7416);
    empty_173_fu_5361_p2 <= (tmp_127_reg_8434 and empty_172_fu_5357_p2);
    empty_174_fu_3481_p1 <= denom_1_to_int_fu_3467_p1(23 - 1 downto 0);
    empty_175_fu_5374_p2 <= (notrhs68_reg_7437 or notlhs67_reg_7432);
    empty_176_fu_5378_p2 <= (tmp_129_reg_8439 and empty_175_fu_5374_p2);
    empty_177_fu_3511_p1 <= denom_2_to_int_fu_3497_p1(23 - 1 downto 0);
    empty_178_fu_5391_p2 <= (notrhs70_reg_7453 or notlhs69_reg_7448);
    empty_179_fu_5395_p2 <= (tmp_131_reg_8444 and empty_178_fu_5391_p2);
    empty_180_fu_3541_p1 <= denom_3_to_int_fu_3527_p1(23 - 1 downto 0);
    empty_181_fu_5408_p2 <= (notrhs72_reg_7469 or notlhs71_reg_7464);
    empty_182_fu_5412_p2 <= (tmp_133_reg_8449 and empty_181_fu_5408_p2);
    empty_183_fu_3571_p1 <= denom_4_to_int_fu_3557_p1(23 - 1 downto 0);
    empty_184_fu_5425_p2 <= (notrhs74_reg_7485 or notlhs73_reg_7480);
    empty_185_fu_5429_p2 <= (tmp_135_reg_8454 and empty_184_fu_5425_p2);
    empty_186_fu_3601_p1 <= denom_5_to_int_fu_3587_p1(23 - 1 downto 0);
    empty_187_fu_5442_p2 <= (notrhs76_reg_7501 or notlhs75_reg_7496);
    empty_188_fu_5446_p2 <= (tmp_137_reg_8459 and empty_187_fu_5442_p2);
    empty_189_fu_3631_p1 <= denom_6_to_int_fu_3617_p1(23 - 1 downto 0);
    empty_190_fu_5459_p2 <= (notrhs78_reg_7517 or notlhs77_reg_7512);
    empty_191_fu_5463_p2 <= (tmp_139_reg_8464 and empty_190_fu_5459_p2);
    empty_192_fu_3661_p1 <= denom_7_to_int_fu_3647_p1(23 - 1 downto 0);
    empty_193_fu_5476_p2 <= (notrhs80_reg_7533 or notlhs79_reg_7528);
    empty_194_fu_5480_p2 <= (tmp_141_reg_8469 and empty_193_fu_5476_p2);
    empty_195_fu_3691_p1 <= denom_8_to_int_fu_3677_p1(23 - 1 downto 0);
    empty_196_fu_5493_p2 <= (notrhs82_reg_7549 or notlhs81_reg_7544);
    empty_197_fu_5497_p2 <= (tmp_143_reg_8474 and empty_196_fu_5493_p2);
    empty_198_fu_3721_p1 <= denom_9_to_int_fu_3707_p1(23 - 1 downto 0);
    empty_199_fu_5510_p2 <= (notrhs84_reg_7565 or notlhs83_reg_7560);
    empty_200_fu_5514_p2 <= (tmp_145_reg_8479 and empty_199_fu_5510_p2);
    empty_201_fu_3751_p1 <= denom_63_to_int_fu_3737_p1(23 - 1 downto 0);
    empty_202_fu_5527_p2 <= (notrhs86_reg_7581 or notlhs85_reg_7576);
    empty_203_fu_5531_p2 <= (tmp_147_reg_8484 and empty_202_fu_5527_p2);
    empty_204_fu_3781_p1 <= denom_10_to_int_fu_3767_p1(23 - 1 downto 0);
    empty_205_fu_5544_p2 <= (notrhs88_reg_7597 or notlhs87_reg_7592);
    empty_206_fu_5548_p2 <= (tmp_149_reg_8489 and empty_205_fu_5544_p2);
    empty_207_fu_3811_p1 <= denom_11_to_int_fu_3797_p1(23 - 1 downto 0);
    empty_208_fu_5561_p2 <= (notrhs90_reg_7613 or notlhs89_reg_7608);
    empty_209_fu_5565_p2 <= (tmp_151_reg_8494 and empty_208_fu_5561_p2);
    empty_210_fu_3841_p1 <= denom_12_to_int_fu_3827_p1(23 - 1 downto 0);
    empty_211_fu_5578_p2 <= (notrhs92_reg_7629 or notlhs91_reg_7624);
    empty_212_fu_5582_p2 <= (tmp_153_reg_8499 and empty_211_fu_5578_p2);
    empty_213_fu_3871_p1 <= denom_13_to_int_fu_3857_p1(23 - 1 downto 0);
    empty_214_fu_5595_p2 <= (notrhs94_reg_7645 or notlhs93_reg_7640);
    empty_215_fu_5599_p2 <= (tmp_155_reg_8504 and empty_214_fu_5595_p2);
    empty_216_fu_3901_p1 <= denom_14_to_int_fu_3887_p1(23 - 1 downto 0);
    empty_217_fu_5612_p2 <= (notrhs96_reg_7661 or notlhs95_reg_7656);
    empty_218_fu_5616_p2 <= (tmp_157_reg_8509 and empty_217_fu_5612_p2);
    empty_219_fu_3931_p1 <= denom_15_to_int_fu_3917_p1(23 - 1 downto 0);
    empty_220_fu_5629_p2 <= (notrhs98_reg_7677 or notlhs97_reg_7672);
    empty_221_fu_5633_p2 <= (tmp_159_reg_8514 and empty_220_fu_5629_p2);
    empty_222_fu_3961_p1 <= denom_16_to_int_fu_3947_p1(23 - 1 downto 0);
    empty_223_fu_5646_p2 <= (notrhs100_reg_7693 or notlhs99_reg_7688);
    empty_224_fu_5650_p2 <= (tmp_161_reg_8519 and empty_223_fu_5646_p2);
    empty_225_fu_3991_p1 <= denom_17_to_int_fu_3977_p1(23 - 1 downto 0);
    empty_226_fu_5663_p2 <= (notrhs102_reg_7709 or notlhs101_reg_7704);
    empty_227_fu_5667_p2 <= (tmp_163_reg_8524 and empty_226_fu_5663_p2);
    empty_228_fu_4021_p1 <= denom_18_to_int_fu_4007_p1(23 - 1 downto 0);
    empty_229_fu_5680_p2 <= (notrhs104_reg_7725 or notlhs103_reg_7720);
    empty_230_fu_5684_p2 <= (tmp_165_reg_8529 and empty_229_fu_5680_p2);
    empty_231_fu_4051_p1 <= denom_19_to_int_fu_4037_p1(23 - 1 downto 0);
    empty_232_fu_5697_p2 <= (notrhs106_reg_7741 or notlhs105_reg_7736);
    empty_233_fu_5701_p2 <= (tmp_167_reg_8534 and empty_232_fu_5697_p2);
    empty_234_fu_4081_p1 <= denom_20_to_int_fu_4067_p1(23 - 1 downto 0);
    empty_235_fu_5714_p2 <= (notrhs108_reg_7757 or notlhs107_reg_7752);
    empty_236_fu_5718_p2 <= (tmp_169_reg_8539 and empty_235_fu_5714_p2);
    empty_237_fu_4111_p1 <= denom_21_to_int_fu_4097_p1(23 - 1 downto 0);
    empty_238_fu_5731_p2 <= (notrhs110_reg_7773 or notlhs109_reg_7768);
    empty_239_fu_5735_p2 <= (tmp_171_reg_8544 and empty_238_fu_5731_p2);
    empty_240_fu_4141_p1 <= denom_22_to_int_fu_4127_p1(23 - 1 downto 0);
    empty_241_fu_5748_p2 <= (notrhs112_reg_7789 or notlhs111_reg_7784);
    empty_242_fu_5752_p2 <= (tmp_173_reg_8549 and empty_241_fu_5748_p2);
    empty_243_fu_4171_p1 <= denom_23_to_int_fu_4157_p1(23 - 1 downto 0);
    empty_244_fu_5765_p2 <= (notrhs114_reg_7805 or notlhs113_reg_7800);
    empty_245_fu_5769_p2 <= (tmp_175_reg_8554 and empty_244_fu_5765_p2);
    empty_246_fu_4201_p1 <= denom_24_to_int_fu_4187_p1(23 - 1 downto 0);
    empty_247_fu_5782_p2 <= (notrhs116_reg_7821 or notlhs115_reg_7816);
    empty_248_fu_5786_p2 <= (tmp_177_reg_8559 and empty_247_fu_5782_p2);
    empty_249_fu_4231_p1 <= denom_25_to_int_fu_4217_p1(23 - 1 downto 0);
    empty_250_fu_5799_p2 <= (notrhs118_reg_7837 or notlhs117_reg_7832);
    empty_251_fu_5803_p2 <= (tmp_179_reg_8564 and empty_250_fu_5799_p2);
    empty_252_fu_4261_p1 <= denom_26_to_int_fu_4247_p1(23 - 1 downto 0);
    empty_253_fu_5816_p2 <= (notrhs120_reg_7853 or notlhs119_reg_7848);
    empty_254_fu_5820_p2 <= (tmp_181_reg_8569 and empty_253_fu_5816_p2);
    empty_255_fu_4291_p1 <= denom_27_to_int_fu_4277_p1(23 - 1 downto 0);
    empty_256_fu_5833_p2 <= (notrhs122_reg_7869 or notlhs121_reg_7864);
    empty_257_fu_5837_p2 <= (tmp_183_reg_8574 and empty_256_fu_5833_p2);
    empty_258_fu_4321_p1 <= denom_28_to_int_fu_4307_p1(23 - 1 downto 0);
    empty_259_fu_5850_p2 <= (notrhs124_reg_7885 or notlhs123_reg_7880);
    empty_260_fu_5854_p2 <= (tmp_185_reg_8579 and empty_259_fu_5850_p2);
    empty_261_fu_4351_p1 <= denom_29_to_int_fu_4337_p1(23 - 1 downto 0);
    empty_262_fu_5867_p2 <= (notrhs126_reg_7901 or notlhs125_reg_7896);
    empty_263_fu_5871_p2 <= (tmp_187_reg_8584 and empty_262_fu_5867_p2);
    empty_264_fu_4381_p1 <= denom_30_to_int_fu_4367_p1(23 - 1 downto 0);
    empty_265_fu_5884_p2 <= (notrhs128_reg_7917 or notlhs127_reg_7912);
    empty_266_fu_5888_p2 <= (tmp_189_reg_8589 and empty_265_fu_5884_p2);
    empty_267_fu_4411_p1 <= denom_31_to_int_fu_4397_p1(23 - 1 downto 0);
    empty_268_fu_5901_p2 <= (notrhs130_reg_7933 or notlhs129_reg_7928);
    empty_269_fu_5905_p2 <= (tmp_191_reg_8594 and empty_268_fu_5901_p2);
    empty_270_fu_4441_p1 <= denom_32_to_int_fu_4427_p1(23 - 1 downto 0);
    empty_271_fu_5918_p2 <= (notrhs132_reg_7949 or notlhs131_reg_7944);
    empty_272_fu_5922_p2 <= (tmp_193_reg_8599 and empty_271_fu_5918_p2);
    empty_273_fu_4471_p1 <= denom_33_to_int_fu_4457_p1(23 - 1 downto 0);
    empty_274_fu_5935_p2 <= (notrhs134_reg_7965 or notlhs133_reg_7960);
    empty_275_fu_5939_p2 <= (tmp_195_reg_8604 and empty_274_fu_5935_p2);
    empty_276_fu_4501_p1 <= denom_34_to_int_fu_4487_p1(23 - 1 downto 0);
    empty_277_fu_5952_p2 <= (notrhs136_reg_7981 or notlhs135_reg_7976);
    empty_278_fu_5956_p2 <= (tmp_197_reg_8609 and empty_277_fu_5952_p2);
    empty_279_fu_4531_p1 <= denom_35_to_int_fu_4517_p1(23 - 1 downto 0);
    empty_280_fu_5969_p2 <= (notrhs138_reg_7997 or notlhs137_reg_7992);
    empty_281_fu_5973_p2 <= (tmp_199_reg_8614 and empty_280_fu_5969_p2);
    empty_282_fu_4561_p1 <= denom_36_to_int_fu_4547_p1(23 - 1 downto 0);
    empty_283_fu_5986_p2 <= (notrhs140_reg_8013 or notlhs139_reg_8008);
    empty_284_fu_5990_p2 <= (tmp_201_reg_8619 and empty_283_fu_5986_p2);
    empty_285_fu_4591_p1 <= denom_37_to_int_fu_4577_p1(23 - 1 downto 0);
    empty_286_fu_6003_p2 <= (notrhs142_reg_8029 or notlhs141_reg_8024);
    empty_287_fu_6007_p2 <= (tmp_203_reg_8624 and empty_286_fu_6003_p2);
    empty_288_fu_4621_p1 <= denom_38_to_int_fu_4607_p1(23 - 1 downto 0);
    empty_289_fu_6020_p2 <= (notrhs144_reg_8045 or notlhs143_reg_8040);
    empty_290_fu_6024_p2 <= (tmp_205_reg_8629 and empty_289_fu_6020_p2);
    empty_291_fu_4651_p1 <= denom_39_to_int_fu_4637_p1(23 - 1 downto 0);
    empty_292_fu_6037_p2 <= (notrhs146_reg_8061 or notlhs145_reg_8056);
    empty_293_fu_6041_p2 <= (tmp_207_reg_8634 and empty_292_fu_6037_p2);
    empty_294_fu_4681_p1 <= denom_40_to_int_fu_4667_p1(23 - 1 downto 0);
    empty_295_fu_6054_p2 <= (notrhs148_reg_8077 or notlhs147_reg_8072);
    empty_296_fu_6058_p2 <= (tmp_209_reg_8639 and empty_295_fu_6054_p2);
    empty_297_fu_4711_p1 <= denom_41_to_int_fu_4697_p1(23 - 1 downto 0);
    empty_298_fu_6071_p2 <= (notrhs150_reg_8093 or notlhs149_reg_8088);
    empty_299_fu_6075_p2 <= (tmp_211_reg_8644 and empty_298_fu_6071_p2);
    empty_300_fu_4741_p1 <= denom_42_to_int_fu_4727_p1(23 - 1 downto 0);
    empty_301_fu_6088_p2 <= (notrhs152_reg_8109 or notlhs151_reg_8104);
    empty_302_fu_6092_p2 <= (tmp_213_reg_8649 and empty_301_fu_6088_p2);
    empty_303_fu_4771_p1 <= denom_43_to_int_fu_4757_p1(23 - 1 downto 0);
    empty_304_fu_6105_p2 <= (notrhs154_reg_8125 or notlhs153_reg_8120);
    empty_305_fu_6109_p2 <= (tmp_215_reg_8654 and empty_304_fu_6105_p2);
    empty_306_fu_4801_p1 <= denom_44_to_int_fu_4787_p1(23 - 1 downto 0);
    empty_307_fu_6122_p2 <= (notrhs156_reg_8141 or notlhs155_reg_8136);
    empty_308_fu_6126_p2 <= (tmp_217_reg_8659 and empty_307_fu_6122_p2);
    empty_309_fu_4831_p1 <= denom_45_to_int_fu_4817_p1(23 - 1 downto 0);
    empty_310_fu_6139_p2 <= (notrhs158_reg_8157 or notlhs157_reg_8152);
    empty_311_fu_6143_p2 <= (tmp_219_reg_8664 and empty_310_fu_6139_p2);
    empty_312_fu_4861_p1 <= denom_46_to_int_fu_4847_p1(23 - 1 downto 0);
    empty_313_fu_6156_p2 <= (notrhs160_reg_8173 or notlhs159_reg_8168);
    empty_314_fu_6160_p2 <= (tmp_221_reg_8669 and empty_313_fu_6156_p2);
    empty_315_fu_4891_p1 <= denom_47_to_int_fu_4877_p1(23 - 1 downto 0);
    empty_316_fu_6173_p2 <= (notrhs162_reg_8189 or notlhs161_reg_8184);
    empty_317_fu_6177_p2 <= (tmp_223_reg_8674 and empty_316_fu_6173_p2);
    empty_318_fu_4921_p1 <= denom_48_to_int_fu_4907_p1(23 - 1 downto 0);
    empty_319_fu_6190_p2 <= (notrhs164_reg_8205 or notlhs163_reg_8200);
    empty_320_fu_6194_p2 <= (tmp_225_reg_8679 and empty_319_fu_6190_p2);
    empty_321_fu_4951_p1 <= denom_49_to_int_fu_4937_p1(23 - 1 downto 0);
    empty_322_fu_6207_p2 <= (notrhs166_reg_8221 or notlhs165_reg_8216);
    empty_323_fu_6211_p2 <= (tmp_227_reg_8684 and empty_322_fu_6207_p2);
    empty_324_fu_4981_p1 <= denom_50_to_int_fu_4967_p1(23 - 1 downto 0);
    empty_325_fu_6224_p2 <= (notrhs168_reg_8237 or notlhs167_reg_8232);
    empty_326_fu_6228_p2 <= (tmp_229_reg_8689 and empty_325_fu_6224_p2);
    empty_327_fu_5011_p1 <= denom_51_to_int_fu_4997_p1(23 - 1 downto 0);
    empty_328_fu_6241_p2 <= (notrhs170_reg_8253 or notlhs169_reg_8248);
    empty_329_fu_6245_p2 <= (tmp_231_reg_8694 and empty_328_fu_6241_p2);
    empty_330_fu_5041_p1 <= denom_52_to_int_fu_5027_p1(23 - 1 downto 0);
    empty_331_fu_6258_p2 <= (notrhs172_reg_8269 or notlhs171_reg_8264);
    empty_332_fu_6262_p2 <= (tmp_233_reg_8699 and empty_331_fu_6258_p2);
    empty_333_fu_5071_p1 <= denom_53_to_int_fu_5057_p1(23 - 1 downto 0);
    empty_334_fu_6275_p2 <= (notrhs174_reg_8285 or notlhs173_reg_8280);
    empty_335_fu_6279_p2 <= (tmp_235_reg_8704 and empty_334_fu_6275_p2);
    empty_336_fu_5101_p1 <= denom_54_to_int_fu_5087_p1(23 - 1 downto 0);
    empty_337_fu_6292_p2 <= (notrhs176_reg_8301 or notlhs175_reg_8296);
    empty_338_fu_6296_p2 <= (tmp_237_reg_8709 and empty_337_fu_6292_p2);
    empty_339_fu_5131_p1 <= denom_55_to_int_fu_5117_p1(23 - 1 downto 0);
    empty_340_fu_6309_p2 <= (notrhs178_reg_8317 or notlhs177_reg_8312);
    empty_341_fu_6313_p2 <= (tmp_239_reg_8714 and empty_340_fu_6309_p2);
    empty_342_fu_5161_p1 <= denom_56_to_int_fu_5147_p1(23 - 1 downto 0);
    empty_343_fu_6326_p2 <= (notrhs180_reg_8333 or notlhs179_reg_8328);
    empty_344_fu_6330_p2 <= (tmp_241_reg_8719 and empty_343_fu_6326_p2);
    empty_345_fu_5191_p1 <= denom_57_to_int_fu_5177_p1(23 - 1 downto 0);
    empty_346_fu_6343_p2 <= (notrhs182_reg_8349 or notlhs181_reg_8344);
    empty_347_fu_6347_p2 <= (tmp_243_reg_8724 and empty_346_fu_6343_p2);
    empty_348_fu_5221_p1 <= denom_58_to_int_fu_5207_p1(23 - 1 downto 0);
    empty_349_fu_6360_p2 <= (notrhs184_reg_8365 or notlhs183_reg_8360);
    empty_350_fu_6364_p2 <= (tmp_245_reg_8729 and empty_349_fu_6360_p2);
    empty_351_fu_5251_p1 <= denom_59_to_int_fu_5237_p1(23 - 1 downto 0);
    empty_352_fu_6377_p2 <= (notrhs186_reg_8381 or notlhs185_reg_8376);
    empty_353_fu_6381_p2 <= (tmp_247_reg_8734 and empty_352_fu_6377_p2);
    empty_354_fu_5281_p1 <= denom_60_to_int_fu_5267_p1(23 - 1 downto 0);
    empty_355_fu_6394_p2 <= (notrhs188_reg_8397 or notlhs187_reg_8392);
    empty_356_fu_6398_p2 <= (tmp_249_reg_8739 and empty_355_fu_6394_p2);
    empty_357_fu_5311_p1 <= denom_61_to_int_fu_5297_p1(23 - 1 downto 0);
    empty_358_fu_6411_p2 <= (notrhs190_reg_8413 or notlhs189_reg_8408);
    empty_359_fu_6415_p2 <= (tmp_251_reg_8744 and empty_358_fu_6411_p2);
    empty_360_fu_5341_p1 <= denom_62_to_int_fu_5327_p1(23 - 1 downto 0);
    empty_361_fu_6428_p2 <= (notrhs192_reg_8429 or notlhs191_reg_8424);
    empty_362_fu_6432_p2 <= (tmp_253_reg_8749 and empty_361_fu_6428_p2);
    empty_fu_3451_p1 <= denom_to_int_fu_3437_p1(23 - 1 downto 0);

    exp_buf_10_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_address0;
        else 
            exp_buf_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_10_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_ce0;
        else 
            exp_buf_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_10_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_10_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_10_we0;
        else 
            exp_buf_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_11_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_address0;
        else 
            exp_buf_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_11_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_ce0;
        else 
            exp_buf_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_11_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_11_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_11_we0;
        else 
            exp_buf_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_12_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_address0;
        else 
            exp_buf_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_12_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_ce0;
        else 
            exp_buf_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_12_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_12_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_12_we0;
        else 
            exp_buf_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_13_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_address0;
        else 
            exp_buf_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_13_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_ce0;
        else 
            exp_buf_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_13_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_13_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_13_we0;
        else 
            exp_buf_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_14_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_address0;
        else 
            exp_buf_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_14_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_ce0;
        else 
            exp_buf_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_14_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_14_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_14_we0;
        else 
            exp_buf_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_15_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_15_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_address0;
        else 
            exp_buf_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_15_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_15_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_ce0;
        else 
            exp_buf_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_15_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_15_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_15_we0;
        else 
            exp_buf_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_16_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_16_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_address0;
        else 
            exp_buf_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_16_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_16_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_ce0;
        else 
            exp_buf_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_16_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_16_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_16_we0;
        else 
            exp_buf_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_17_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_17_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_address0;
        else 
            exp_buf_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_17_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_17_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_ce0;
        else 
            exp_buf_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_17_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_17_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_17_we0;
        else 
            exp_buf_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_18_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_18_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_address0;
        else 
            exp_buf_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_18_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_18_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_ce0;
        else 
            exp_buf_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_18_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_18_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_18_we0;
        else 
            exp_buf_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_19_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_19_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_address0;
        else 
            exp_buf_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_19_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_19_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_ce0;
        else 
            exp_buf_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_19_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_19_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_19_we0;
        else 
            exp_buf_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_1_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_address0;
        else 
            exp_buf_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_1_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_ce0;
        else 
            exp_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_1_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_1_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_1_we0;
        else 
            exp_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_20_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_20_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_address0;
        else 
            exp_buf_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_20_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_20_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_ce0;
        else 
            exp_buf_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_20_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_20_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_20_we0;
        else 
            exp_buf_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_21_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_21_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_address0;
        else 
            exp_buf_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_21_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_21_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_ce0;
        else 
            exp_buf_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_21_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_21_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_21_we0;
        else 
            exp_buf_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_22_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_22_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_address0;
        else 
            exp_buf_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_22_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_22_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_ce0;
        else 
            exp_buf_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_22_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_22_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_22_we0;
        else 
            exp_buf_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_23_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_23_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_address0;
        else 
            exp_buf_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_23_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_23_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_ce0;
        else 
            exp_buf_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_23_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_23_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_23_we0;
        else 
            exp_buf_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_24_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_24_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_address0;
        else 
            exp_buf_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_24_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_24_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_ce0;
        else 
            exp_buf_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_24_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_24_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_24_we0;
        else 
            exp_buf_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_25_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_25_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_address0;
        else 
            exp_buf_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_25_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_25_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_ce0;
        else 
            exp_buf_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_25_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_25_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_25_we0;
        else 
            exp_buf_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_26_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_26_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_address0;
        else 
            exp_buf_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_26_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_26_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_ce0;
        else 
            exp_buf_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_26_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_26_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_26_we0;
        else 
            exp_buf_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_27_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_27_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_address0;
        else 
            exp_buf_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_27_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_27_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_ce0;
        else 
            exp_buf_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_27_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_27_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_27_we0;
        else 
            exp_buf_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_28_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_28_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_address0;
        else 
            exp_buf_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_28_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_28_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_ce0;
        else 
            exp_buf_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_28_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_28_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_28_we0;
        else 
            exp_buf_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_29_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_29_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_address0;
        else 
            exp_buf_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_29_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_29_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_ce0;
        else 
            exp_buf_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_29_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_29_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_29_we0;
        else 
            exp_buf_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_2_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_address0;
        else 
            exp_buf_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_2_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_ce0;
        else 
            exp_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_2_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_2_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_2_we0;
        else 
            exp_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_30_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_30_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_address0;
        else 
            exp_buf_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_30_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_30_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_ce0;
        else 
            exp_buf_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_30_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_30_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_30_we0;
        else 
            exp_buf_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_31_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_31_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_address0;
        else 
            exp_buf_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_31_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_31_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_ce0;
        else 
            exp_buf_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_31_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_31_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_31_we0;
        else 
            exp_buf_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_32_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_32_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_address0;
        else 
            exp_buf_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_32_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_32_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_ce0;
        else 
            exp_buf_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_32_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_32_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_32_we0;
        else 
            exp_buf_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_33_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_33_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_address0;
        else 
            exp_buf_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_33_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_33_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_ce0;
        else 
            exp_buf_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_33_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_33_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_33_we0;
        else 
            exp_buf_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_34_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_34_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_address0;
        else 
            exp_buf_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_34_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_34_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_ce0;
        else 
            exp_buf_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_34_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_34_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_34_we0;
        else 
            exp_buf_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_35_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_35_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_address0;
        else 
            exp_buf_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_35_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_35_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_ce0;
        else 
            exp_buf_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_35_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_35_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_35_we0;
        else 
            exp_buf_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_36_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_36_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_address0;
        else 
            exp_buf_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_36_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_36_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_ce0;
        else 
            exp_buf_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_36_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_36_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_36_we0;
        else 
            exp_buf_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_37_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_37_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_address0;
        else 
            exp_buf_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_37_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_37_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_ce0;
        else 
            exp_buf_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_37_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_37_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_37_we0;
        else 
            exp_buf_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_38_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_38_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_address0;
        else 
            exp_buf_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_38_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_38_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_ce0;
        else 
            exp_buf_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_38_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_38_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_38_we0;
        else 
            exp_buf_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_39_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_39_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_address0;
        else 
            exp_buf_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_39_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_39_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_ce0;
        else 
            exp_buf_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_39_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_39_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_39_we0;
        else 
            exp_buf_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_3_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_address0;
        else 
            exp_buf_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_3_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_ce0;
        else 
            exp_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_3_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_3_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_3_we0;
        else 
            exp_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_40_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_40_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_address0;
        else 
            exp_buf_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_40_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_40_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_ce0;
        else 
            exp_buf_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_40_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_40_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_40_we0;
        else 
            exp_buf_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_41_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_41_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_address0;
        else 
            exp_buf_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_41_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_41_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_ce0;
        else 
            exp_buf_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_41_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_41_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_41_we0;
        else 
            exp_buf_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_42_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_42_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_address0;
        else 
            exp_buf_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_42_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_42_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_ce0;
        else 
            exp_buf_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_42_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_42_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_42_we0;
        else 
            exp_buf_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_43_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_43_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_address0;
        else 
            exp_buf_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_43_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_43_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_ce0;
        else 
            exp_buf_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_43_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_43_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_43_we0;
        else 
            exp_buf_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_44_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_44_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_address0;
        else 
            exp_buf_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_44_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_44_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_ce0;
        else 
            exp_buf_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_44_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_44_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_44_we0;
        else 
            exp_buf_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_45_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_45_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_address0;
        else 
            exp_buf_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_45_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_45_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_ce0;
        else 
            exp_buf_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_45_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_45_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_45_we0;
        else 
            exp_buf_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_46_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_46_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_address0;
        else 
            exp_buf_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_46_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_46_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_ce0;
        else 
            exp_buf_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_46_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_46_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_46_we0;
        else 
            exp_buf_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_47_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_47_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_address0;
        else 
            exp_buf_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_47_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_47_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_ce0;
        else 
            exp_buf_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_47_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_47_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_47_we0;
        else 
            exp_buf_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_48_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_48_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_address0;
        else 
            exp_buf_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_48_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_48_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_ce0;
        else 
            exp_buf_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_48_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_48_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_48_we0;
        else 
            exp_buf_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_49_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_49_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_address0;
        else 
            exp_buf_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_49_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_49_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_ce0;
        else 
            exp_buf_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_49_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_49_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_49_we0;
        else 
            exp_buf_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_4_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_address0;
        else 
            exp_buf_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_4_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_ce0;
        else 
            exp_buf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_4_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_4_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_4_we0;
        else 
            exp_buf_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_50_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_50_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_address0;
        else 
            exp_buf_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_50_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_50_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_ce0;
        else 
            exp_buf_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_50_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_50_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_50_we0;
        else 
            exp_buf_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_51_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_51_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_address0;
        else 
            exp_buf_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_51_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_51_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_ce0;
        else 
            exp_buf_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_51_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_51_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_51_we0;
        else 
            exp_buf_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_52_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_52_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_address0;
        else 
            exp_buf_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_52_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_52_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_ce0;
        else 
            exp_buf_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_52_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_52_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_52_we0;
        else 
            exp_buf_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_53_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_53_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_address0;
        else 
            exp_buf_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_53_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_53_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_ce0;
        else 
            exp_buf_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_53_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_53_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_53_we0;
        else 
            exp_buf_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_54_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_54_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_address0;
        else 
            exp_buf_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_54_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_54_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_ce0;
        else 
            exp_buf_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_54_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_54_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_54_we0;
        else 
            exp_buf_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_55_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_55_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_address0;
        else 
            exp_buf_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_55_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_55_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_ce0;
        else 
            exp_buf_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_55_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_55_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_55_we0;
        else 
            exp_buf_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_56_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_56_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_address0;
        else 
            exp_buf_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_56_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_56_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_ce0;
        else 
            exp_buf_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_56_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_56_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_56_we0;
        else 
            exp_buf_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_57_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_57_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_address0;
        else 
            exp_buf_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_57_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_57_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_ce0;
        else 
            exp_buf_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_57_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_57_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_57_we0;
        else 
            exp_buf_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_58_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_58_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_address0;
        else 
            exp_buf_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_58_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_58_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_ce0;
        else 
            exp_buf_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_58_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_58_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_58_we0;
        else 
            exp_buf_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_59_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_59_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_address0;
        else 
            exp_buf_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_59_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_59_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_ce0;
        else 
            exp_buf_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_59_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_59_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_59_we0;
        else 
            exp_buf_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_5_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_address0;
        else 
            exp_buf_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_5_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_ce0;
        else 
            exp_buf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_5_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_5_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_5_we0;
        else 
            exp_buf_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_60_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_60_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_address0;
        else 
            exp_buf_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_60_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_60_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_ce0;
        else 
            exp_buf_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_60_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_60_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_60_we0;
        else 
            exp_buf_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_61_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_61_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_address0;
        else 
            exp_buf_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_61_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_61_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_ce0;
        else 
            exp_buf_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_61_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_61_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_61_we0;
        else 
            exp_buf_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_62_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_62_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_address0;
        else 
            exp_buf_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_62_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_62_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_ce0;
        else 
            exp_buf_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_62_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_62_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_62_we0;
        else 
            exp_buf_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_63_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_63_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_address0;
        else 
            exp_buf_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_63_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_63_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_ce0;
        else 
            exp_buf_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_63_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_63_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_63_we0;
        else 
            exp_buf_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_6_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_address0;
        else 
            exp_buf_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_6_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_ce0;
        else 
            exp_buf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_6_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_6_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_6_we0;
        else 
            exp_buf_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_7_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_address0;
        else 
            exp_buf_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_7_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_ce0;
        else 
            exp_buf_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_7_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_7_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_7_we0;
        else 
            exp_buf_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_8_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_8_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_address0;
        else 
            exp_buf_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_8_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_8_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_ce0;
        else 
            exp_buf_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_8_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_8_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_8_we0;
        else 
            exp_buf_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_9_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_address0;
        else 
            exp_buf_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_9_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_ce0;
        else 
            exp_buf_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_9_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_9_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_9_we0;
        else 
            exp_buf_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_address0;
        else 
            exp_buf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_exp_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_ce0;
        else 
            exp_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_we0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_exp_buf_we0;
        else 
            exp_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_ap_start_reg;
    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_ap_start_reg;
    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_ap_start_reg;
    inv_sum_10_fu_5536_p3 <= 
        div_i_s_reg_8804 when (empty_203_fu_5531_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_11_fu_5553_p3 <= 
        div_i_10_reg_8809 when (empty_206_fu_5548_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_12_fu_5570_p3 <= 
        div_i_11_reg_8814 when (empty_209_fu_5565_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_13_fu_5587_p3 <= 
        div_i_12_reg_8819 when (empty_212_fu_5582_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_14_fu_5604_p3 <= 
        div_i_13_reg_8824 when (empty_215_fu_5599_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_15_fu_5621_p3 <= 
        div_i_14_reg_8829 when (empty_218_fu_5616_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_16_fu_5638_p3 <= 
        div_i_15_reg_8834 when (empty_221_fu_5633_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_17_fu_5655_p3 <= 
        div_i_16_reg_8839 when (empty_224_fu_5650_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_18_fu_5672_p3 <= 
        div_i_17_reg_8844 when (empty_227_fu_5667_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_19_fu_5689_p3 <= 
        div_i_18_reg_8849 when (empty_230_fu_5684_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_1_fu_5383_p3 <= 
        div_i_1_reg_8759 when (empty_176_fu_5378_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_20_fu_5706_p3 <= 
        div_i_19_reg_8854 when (empty_233_fu_5701_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_21_fu_5723_p3 <= 
        div_i_20_reg_8859 when (empty_236_fu_5718_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_22_fu_5740_p3 <= 
        div_i_21_reg_8864 when (empty_239_fu_5735_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_23_fu_5757_p3 <= 
        div_i_22_reg_8869 when (empty_242_fu_5752_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_24_fu_5774_p3 <= 
        div_i_23_reg_8874 when (empty_245_fu_5769_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_25_fu_5791_p3 <= 
        div_i_24_reg_8879 when (empty_248_fu_5786_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_26_fu_5808_p3 <= 
        div_i_25_reg_8884 when (empty_251_fu_5803_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_27_fu_5825_p3 <= 
        div_i_26_reg_8889 when (empty_254_fu_5820_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_28_fu_5842_p3 <= 
        div_i_27_reg_8894 when (empty_257_fu_5837_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_29_fu_5859_p3 <= 
        div_i_28_reg_8899 when (empty_260_fu_5854_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_2_fu_5400_p3 <= 
        div_i_2_reg_8764 when (empty_179_fu_5395_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_30_fu_5876_p3 <= 
        div_i_29_reg_8904 when (empty_263_fu_5871_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_31_fu_5893_p3 <= 
        div_i_30_reg_8909 when (empty_266_fu_5888_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_32_fu_5910_p3 <= 
        div_i_31_reg_8914 when (empty_269_fu_5905_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_33_fu_5927_p3 <= 
        div_i_32_reg_8919 when (empty_272_fu_5922_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_34_fu_5944_p3 <= 
        div_i_33_reg_8924 when (empty_275_fu_5939_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_35_fu_5961_p3 <= 
        div_i_34_reg_8929 when (empty_278_fu_5956_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_36_fu_5978_p3 <= 
        div_i_35_reg_8934 when (empty_281_fu_5973_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_37_fu_5995_p3 <= 
        div_i_36_reg_8939 when (empty_284_fu_5990_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_38_fu_6012_p3 <= 
        div_i_37_reg_8944 when (empty_287_fu_6007_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_39_fu_6029_p3 <= 
        div_i_38_reg_8949 when (empty_290_fu_6024_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_3_fu_5417_p3 <= 
        div_i_3_reg_8769 when (empty_182_fu_5412_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_40_fu_6046_p3 <= 
        div_i_39_reg_8954 when (empty_293_fu_6041_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_41_fu_6063_p3 <= 
        div_i_40_reg_8959 when (empty_296_fu_6058_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_42_fu_6080_p3 <= 
        div_i_41_reg_8964 when (empty_299_fu_6075_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_43_fu_6097_p3 <= 
        div_i_42_reg_8969 when (empty_302_fu_6092_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_44_fu_6114_p3 <= 
        div_i_43_reg_8974 when (empty_305_fu_6109_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_45_fu_6131_p3 <= 
        div_i_44_reg_8979 when (empty_308_fu_6126_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_46_fu_6148_p3 <= 
        div_i_45_reg_8984 when (empty_311_fu_6143_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_47_fu_6165_p3 <= 
        div_i_46_reg_8989 when (empty_314_fu_6160_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_48_fu_6182_p3 <= 
        div_i_47_reg_8994 when (empty_317_fu_6177_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_49_fu_6199_p3 <= 
        div_i_48_reg_8999 when (empty_320_fu_6194_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_4_fu_5434_p3 <= 
        div_i_4_reg_8774 when (empty_185_fu_5429_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_50_fu_6216_p3 <= 
        div_i_49_reg_9004 when (empty_323_fu_6211_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_51_fu_6233_p3 <= 
        div_i_50_reg_9009 when (empty_326_fu_6228_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_52_fu_6250_p3 <= 
        div_i_51_reg_9014 when (empty_329_fu_6245_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_53_fu_6267_p3 <= 
        div_i_52_reg_9019 when (empty_332_fu_6262_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_54_fu_6284_p3 <= 
        div_i_53_reg_9024 when (empty_335_fu_6279_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_55_fu_6301_p3 <= 
        div_i_54_reg_9029 when (empty_338_fu_6296_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_56_fu_6318_p3 <= 
        div_i_55_reg_9034 when (empty_341_fu_6313_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_57_fu_6335_p3 <= 
        div_i_56_reg_9039 when (empty_344_fu_6330_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_58_fu_6352_p3 <= 
        div_i_57_reg_9044 when (empty_347_fu_6347_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_59_fu_6369_p3 <= 
        div_i_58_reg_9049 when (empty_350_fu_6364_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_5_fu_5451_p3 <= 
        div_i_5_reg_8779 when (empty_188_fu_5446_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_60_fu_6386_p3 <= 
        div_i_59_reg_9054 when (empty_353_fu_6381_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_61_fu_6403_p3 <= 
        div_i_60_reg_9059 when (empty_356_fu_6398_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_62_fu_6420_p3 <= 
        div_i_61_reg_9064 when (empty_359_fu_6415_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_63_fu_6437_p3 <= 
        div_i_62_reg_9069 when (empty_362_fu_6432_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_6_fu_5468_p3 <= 
        div_i_6_reg_8784 when (empty_191_fu_5463_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_7_fu_5485_p3 <= 
        div_i_7_reg_8789 when (empty_194_fu_5480_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_8_fu_5502_p3 <= 
        div_i_8_reg_8794 when (empty_197_fu_5497_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_9_fu_5519_p3 <= 
        div_i_9_reg_8799 when (empty_200_fu_5514_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_fu_5366_p3 <= 
        div_i_reg_8754 when (empty_173_fu_5361_p2(0) = '1') else 
        ap_const_lv32_0;
    notlhs101_fu_3995_p2 <= "0" when (tmp_162_fu_3981_p4 = ap_const_lv8_FF) else "1";
    notlhs103_fu_4025_p2 <= "0" when (tmp_164_fu_4011_p4 = ap_const_lv8_FF) else "1";
    notlhs105_fu_4055_p2 <= "0" when (tmp_166_fu_4041_p4 = ap_const_lv8_FF) else "1";
    notlhs107_fu_4085_p2 <= "0" when (tmp_168_fu_4071_p4 = ap_const_lv8_FF) else "1";
    notlhs109_fu_4115_p2 <= "0" when (tmp_170_fu_4101_p4 = ap_const_lv8_FF) else "1";
    notlhs111_fu_4145_p2 <= "0" when (tmp_172_fu_4131_p4 = ap_const_lv8_FF) else "1";
    notlhs113_fu_4175_p2 <= "0" when (tmp_174_fu_4161_p4 = ap_const_lv8_FF) else "1";
    notlhs115_fu_4205_p2 <= "0" when (tmp_176_fu_4191_p4 = ap_const_lv8_FF) else "1";
    notlhs117_fu_4235_p2 <= "0" when (tmp_178_fu_4221_p4 = ap_const_lv8_FF) else "1";
    notlhs119_fu_4265_p2 <= "0" when (tmp_180_fu_4251_p4 = ap_const_lv8_FF) else "1";
    notlhs121_fu_4295_p2 <= "0" when (tmp_182_fu_4281_p4 = ap_const_lv8_FF) else "1";
    notlhs123_fu_4325_p2 <= "0" when (tmp_184_fu_4311_p4 = ap_const_lv8_FF) else "1";
    notlhs125_fu_4355_p2 <= "0" when (tmp_186_fu_4341_p4 = ap_const_lv8_FF) else "1";
    notlhs127_fu_4385_p2 <= "0" when (tmp_188_fu_4371_p4 = ap_const_lv8_FF) else "1";
    notlhs129_fu_4415_p2 <= "0" when (tmp_190_fu_4401_p4 = ap_const_lv8_FF) else "1";
    notlhs131_fu_4445_p2 <= "0" when (tmp_192_fu_4431_p4 = ap_const_lv8_FF) else "1";
    notlhs133_fu_4475_p2 <= "0" when (tmp_194_fu_4461_p4 = ap_const_lv8_FF) else "1";
    notlhs135_fu_4505_p2 <= "0" when (tmp_196_fu_4491_p4 = ap_const_lv8_FF) else "1";
    notlhs137_fu_4535_p2 <= "0" when (tmp_198_fu_4521_p4 = ap_const_lv8_FF) else "1";
    notlhs139_fu_4565_p2 <= "0" when (tmp_200_fu_4551_p4 = ap_const_lv8_FF) else "1";
    notlhs141_fu_4595_p2 <= "0" when (tmp_202_fu_4581_p4 = ap_const_lv8_FF) else "1";
    notlhs143_fu_4625_p2 <= "0" when (tmp_204_fu_4611_p4 = ap_const_lv8_FF) else "1";
    notlhs145_fu_4655_p2 <= "0" when (tmp_206_fu_4641_p4 = ap_const_lv8_FF) else "1";
    notlhs147_fu_4685_p2 <= "0" when (tmp_208_fu_4671_p4 = ap_const_lv8_FF) else "1";
    notlhs149_fu_4715_p2 <= "0" when (tmp_210_fu_4701_p4 = ap_const_lv8_FF) else "1";
    notlhs151_fu_4745_p2 <= "0" when (tmp_212_fu_4731_p4 = ap_const_lv8_FF) else "1";
    notlhs153_fu_4775_p2 <= "0" when (tmp_214_fu_4761_p4 = ap_const_lv8_FF) else "1";
    notlhs155_fu_4805_p2 <= "0" when (tmp_216_fu_4791_p4 = ap_const_lv8_FF) else "1";
    notlhs157_fu_4835_p2 <= "0" when (tmp_218_fu_4821_p4 = ap_const_lv8_FF) else "1";
    notlhs159_fu_4865_p2 <= "0" when (tmp_220_fu_4851_p4 = ap_const_lv8_FF) else "1";
    notlhs161_fu_4895_p2 <= "0" when (tmp_222_fu_4881_p4 = ap_const_lv8_FF) else "1";
    notlhs163_fu_4925_p2 <= "0" when (tmp_224_fu_4911_p4 = ap_const_lv8_FF) else "1";
    notlhs165_fu_4955_p2 <= "0" when (tmp_226_fu_4941_p4 = ap_const_lv8_FF) else "1";
    notlhs167_fu_4985_p2 <= "0" when (tmp_228_fu_4971_p4 = ap_const_lv8_FF) else "1";
    notlhs169_fu_5015_p2 <= "0" when (tmp_230_fu_5001_p4 = ap_const_lv8_FF) else "1";
    notlhs171_fu_5045_p2 <= "0" when (tmp_232_fu_5031_p4 = ap_const_lv8_FF) else "1";
    notlhs173_fu_5075_p2 <= "0" when (tmp_234_fu_5061_p4 = ap_const_lv8_FF) else "1";
    notlhs175_fu_5105_p2 <= "0" when (tmp_236_fu_5091_p4 = ap_const_lv8_FF) else "1";
    notlhs177_fu_5135_p2 <= "0" when (tmp_238_fu_5121_p4 = ap_const_lv8_FF) else "1";
    notlhs179_fu_5165_p2 <= "0" when (tmp_240_fu_5151_p4 = ap_const_lv8_FF) else "1";
    notlhs181_fu_5195_p2 <= "0" when (tmp_242_fu_5181_p4 = ap_const_lv8_FF) else "1";
    notlhs183_fu_5225_p2 <= "0" when (tmp_244_fu_5211_p4 = ap_const_lv8_FF) else "1";
    notlhs185_fu_5255_p2 <= "0" when (tmp_246_fu_5241_p4 = ap_const_lv8_FF) else "1";
    notlhs187_fu_5285_p2 <= "0" when (tmp_248_fu_5271_p4 = ap_const_lv8_FF) else "1";
    notlhs189_fu_5315_p2 <= "0" when (tmp_250_fu_5301_p4 = ap_const_lv8_FF) else "1";
    notlhs191_fu_5345_p2 <= "0" when (tmp_252_fu_5331_p4 = ap_const_lv8_FF) else "1";
    notlhs67_fu_3485_p2 <= "0" when (tmp_128_fu_3471_p4 = ap_const_lv8_FF) else "1";
    notlhs69_fu_3515_p2 <= "0" when (tmp_130_fu_3501_p4 = ap_const_lv8_FF) else "1";
    notlhs71_fu_3545_p2 <= "0" when (tmp_132_fu_3531_p4 = ap_const_lv8_FF) else "1";
    notlhs73_fu_3575_p2 <= "0" when (tmp_134_fu_3561_p4 = ap_const_lv8_FF) else "1";
    notlhs75_fu_3605_p2 <= "0" when (tmp_136_fu_3591_p4 = ap_const_lv8_FF) else "1";
    notlhs77_fu_3635_p2 <= "0" when (tmp_138_fu_3621_p4 = ap_const_lv8_FF) else "1";
    notlhs79_fu_3665_p2 <= "0" when (tmp_140_fu_3651_p4 = ap_const_lv8_FF) else "1";
    notlhs81_fu_3695_p2 <= "0" when (tmp_142_fu_3681_p4 = ap_const_lv8_FF) else "1";
    notlhs83_fu_3725_p2 <= "0" when (tmp_144_fu_3711_p4 = ap_const_lv8_FF) else "1";
    notlhs85_fu_3755_p2 <= "0" when (tmp_146_fu_3741_p4 = ap_const_lv8_FF) else "1";
    notlhs87_fu_3785_p2 <= "0" when (tmp_148_fu_3771_p4 = ap_const_lv8_FF) else "1";
    notlhs89_fu_3815_p2 <= "0" when (tmp_150_fu_3801_p4 = ap_const_lv8_FF) else "1";
    notlhs91_fu_3845_p2 <= "0" when (tmp_152_fu_3831_p4 = ap_const_lv8_FF) else "1";
    notlhs93_fu_3875_p2 <= "0" when (tmp_154_fu_3861_p4 = ap_const_lv8_FF) else "1";
    notlhs95_fu_3905_p2 <= "0" when (tmp_156_fu_3891_p4 = ap_const_lv8_FF) else "1";
    notlhs97_fu_3935_p2 <= "0" when (tmp_158_fu_3921_p4 = ap_const_lv8_FF) else "1";
    notlhs99_fu_3965_p2 <= "0" when (tmp_160_fu_3951_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_3455_p2 <= "0" when (tmp_s_fu_3441_p4 = ap_const_lv8_FF) else "1";
    notrhs100_fu_3971_p2 <= "1" when (empty_222_fu_3961_p1 = ap_const_lv23_0) else "0";
    notrhs102_fu_4001_p2 <= "1" when (empty_225_fu_3991_p1 = ap_const_lv23_0) else "0";
    notrhs104_fu_4031_p2 <= "1" when (empty_228_fu_4021_p1 = ap_const_lv23_0) else "0";
    notrhs106_fu_4061_p2 <= "1" when (empty_231_fu_4051_p1 = ap_const_lv23_0) else "0";
    notrhs108_fu_4091_p2 <= "1" when (empty_234_fu_4081_p1 = ap_const_lv23_0) else "0";
    notrhs110_fu_4121_p2 <= "1" when (empty_237_fu_4111_p1 = ap_const_lv23_0) else "0";
    notrhs112_fu_4151_p2 <= "1" when (empty_240_fu_4141_p1 = ap_const_lv23_0) else "0";
    notrhs114_fu_4181_p2 <= "1" when (empty_243_fu_4171_p1 = ap_const_lv23_0) else "0";
    notrhs116_fu_4211_p2 <= "1" when (empty_246_fu_4201_p1 = ap_const_lv23_0) else "0";
    notrhs118_fu_4241_p2 <= "1" when (empty_249_fu_4231_p1 = ap_const_lv23_0) else "0";
    notrhs120_fu_4271_p2 <= "1" when (empty_252_fu_4261_p1 = ap_const_lv23_0) else "0";
    notrhs122_fu_4301_p2 <= "1" when (empty_255_fu_4291_p1 = ap_const_lv23_0) else "0";
    notrhs124_fu_4331_p2 <= "1" when (empty_258_fu_4321_p1 = ap_const_lv23_0) else "0";
    notrhs126_fu_4361_p2 <= "1" when (empty_261_fu_4351_p1 = ap_const_lv23_0) else "0";
    notrhs128_fu_4391_p2 <= "1" when (empty_264_fu_4381_p1 = ap_const_lv23_0) else "0";
    notrhs130_fu_4421_p2 <= "1" when (empty_267_fu_4411_p1 = ap_const_lv23_0) else "0";
    notrhs132_fu_4451_p2 <= "1" when (empty_270_fu_4441_p1 = ap_const_lv23_0) else "0";
    notrhs134_fu_4481_p2 <= "1" when (empty_273_fu_4471_p1 = ap_const_lv23_0) else "0";
    notrhs136_fu_4511_p2 <= "1" when (empty_276_fu_4501_p1 = ap_const_lv23_0) else "0";
    notrhs138_fu_4541_p2 <= "1" when (empty_279_fu_4531_p1 = ap_const_lv23_0) else "0";
    notrhs140_fu_4571_p2 <= "1" when (empty_282_fu_4561_p1 = ap_const_lv23_0) else "0";
    notrhs142_fu_4601_p2 <= "1" when (empty_285_fu_4591_p1 = ap_const_lv23_0) else "0";
    notrhs144_fu_4631_p2 <= "1" when (empty_288_fu_4621_p1 = ap_const_lv23_0) else "0";
    notrhs146_fu_4661_p2 <= "1" when (empty_291_fu_4651_p1 = ap_const_lv23_0) else "0";
    notrhs148_fu_4691_p2 <= "1" when (empty_294_fu_4681_p1 = ap_const_lv23_0) else "0";
    notrhs150_fu_4721_p2 <= "1" when (empty_297_fu_4711_p1 = ap_const_lv23_0) else "0";
    notrhs152_fu_4751_p2 <= "1" when (empty_300_fu_4741_p1 = ap_const_lv23_0) else "0";
    notrhs154_fu_4781_p2 <= "1" when (empty_303_fu_4771_p1 = ap_const_lv23_0) else "0";
    notrhs156_fu_4811_p2 <= "1" when (empty_306_fu_4801_p1 = ap_const_lv23_0) else "0";
    notrhs158_fu_4841_p2 <= "1" when (empty_309_fu_4831_p1 = ap_const_lv23_0) else "0";
    notrhs160_fu_4871_p2 <= "1" when (empty_312_fu_4861_p1 = ap_const_lv23_0) else "0";
    notrhs162_fu_4901_p2 <= "1" when (empty_315_fu_4891_p1 = ap_const_lv23_0) else "0";
    notrhs164_fu_4931_p2 <= "1" when (empty_318_fu_4921_p1 = ap_const_lv23_0) else "0";
    notrhs166_fu_4961_p2 <= "1" when (empty_321_fu_4951_p1 = ap_const_lv23_0) else "0";
    notrhs168_fu_4991_p2 <= "1" when (empty_324_fu_4981_p1 = ap_const_lv23_0) else "0";
    notrhs170_fu_5021_p2 <= "1" when (empty_327_fu_5011_p1 = ap_const_lv23_0) else "0";
    notrhs172_fu_5051_p2 <= "1" when (empty_330_fu_5041_p1 = ap_const_lv23_0) else "0";
    notrhs174_fu_5081_p2 <= "1" when (empty_333_fu_5071_p1 = ap_const_lv23_0) else "0";
    notrhs176_fu_5111_p2 <= "1" when (empty_336_fu_5101_p1 = ap_const_lv23_0) else "0";
    notrhs178_fu_5141_p2 <= "1" when (empty_339_fu_5131_p1 = ap_const_lv23_0) else "0";
    notrhs180_fu_5171_p2 <= "1" when (empty_342_fu_5161_p1 = ap_const_lv23_0) else "0";
    notrhs182_fu_5201_p2 <= "1" when (empty_345_fu_5191_p1 = ap_const_lv23_0) else "0";
    notrhs184_fu_5231_p2 <= "1" when (empty_348_fu_5221_p1 = ap_const_lv23_0) else "0";
    notrhs186_fu_5261_p2 <= "1" when (empty_351_fu_5251_p1 = ap_const_lv23_0) else "0";
    notrhs188_fu_5291_p2 <= "1" when (empty_354_fu_5281_p1 = ap_const_lv23_0) else "0";
    notrhs190_fu_5321_p2 <= "1" when (empty_357_fu_5311_p1 = ap_const_lv23_0) else "0";
    notrhs192_fu_5351_p2 <= "1" when (empty_360_fu_5341_p1 = ap_const_lv23_0) else "0";
    notrhs68_fu_3491_p2 <= "1" when (empty_174_fu_3481_p1 = ap_const_lv23_0) else "0";
    notrhs70_fu_3521_p2 <= "1" when (empty_177_fu_3511_p1 = ap_const_lv23_0) else "0";
    notrhs72_fu_3551_p2 <= "1" when (empty_180_fu_3541_p1 = ap_const_lv23_0) else "0";
    notrhs74_fu_3581_p2 <= "1" when (empty_183_fu_3571_p1 = ap_const_lv23_0) else "0";
    notrhs76_fu_3611_p2 <= "1" when (empty_186_fu_3601_p1 = ap_const_lv23_0) else "0";
    notrhs78_fu_3641_p2 <= "1" when (empty_189_fu_3631_p1 = ap_const_lv23_0) else "0";
    notrhs80_fu_3671_p2 <= "1" when (empty_192_fu_3661_p1 = ap_const_lv23_0) else "0";
    notrhs82_fu_3701_p2 <= "1" when (empty_195_fu_3691_p1 = ap_const_lv23_0) else "0";
    notrhs84_fu_3731_p2 <= "1" when (empty_198_fu_3721_p1 = ap_const_lv23_0) else "0";
    notrhs86_fu_3761_p2 <= "1" when (empty_201_fu_3751_p1 = ap_const_lv23_0) else "0";
    notrhs88_fu_3791_p2 <= "1" when (empty_204_fu_3781_p1 = ap_const_lv23_0) else "0";
    notrhs90_fu_3821_p2 <= "1" when (empty_207_fu_3811_p1 = ap_const_lv23_0) else "0";
    notrhs92_fu_3851_p2 <= "1" when (empty_210_fu_3841_p1 = ap_const_lv23_0) else "0";
    notrhs94_fu_3881_p2 <= "1" when (empty_213_fu_3871_p1 = ap_const_lv23_0) else "0";
    notrhs96_fu_3911_p2 <= "1" when (empty_216_fu_3901_p1 = ap_const_lv23_0) else "0";
    notrhs98_fu_3941_p2 <= "1" when (empty_219_fu_3931_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_3461_p2 <= "1" when (empty_fu_3451_p1 = ap_const_lv23_0) else "0";
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1897_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0;
    tmp_128_fu_3471_p4 <= denom_1_to_int_fu_3467_p1(30 downto 23);
    tmp_130_fu_3501_p4 <= denom_2_to_int_fu_3497_p1(30 downto 23);
    tmp_132_fu_3531_p4 <= denom_3_to_int_fu_3527_p1(30 downto 23);
    tmp_134_fu_3561_p4 <= denom_4_to_int_fu_3557_p1(30 downto 23);
    tmp_136_fu_3591_p4 <= denom_5_to_int_fu_3587_p1(30 downto 23);
    tmp_138_fu_3621_p4 <= denom_6_to_int_fu_3617_p1(30 downto 23);
    tmp_140_fu_3651_p4 <= denom_7_to_int_fu_3647_p1(30 downto 23);
    tmp_142_fu_3681_p4 <= denom_8_to_int_fu_3677_p1(30 downto 23);
    tmp_144_fu_3711_p4 <= denom_9_to_int_fu_3707_p1(30 downto 23);
    tmp_146_fu_3741_p4 <= denom_63_to_int_fu_3737_p1(30 downto 23);
    tmp_148_fu_3771_p4 <= denom_10_to_int_fu_3767_p1(30 downto 23);
    tmp_150_fu_3801_p4 <= denom_11_to_int_fu_3797_p1(30 downto 23);
    tmp_152_fu_3831_p4 <= denom_12_to_int_fu_3827_p1(30 downto 23);
    tmp_154_fu_3861_p4 <= denom_13_to_int_fu_3857_p1(30 downto 23);
    tmp_156_fu_3891_p4 <= denom_14_to_int_fu_3887_p1(30 downto 23);
    tmp_158_fu_3921_p4 <= denom_15_to_int_fu_3917_p1(30 downto 23);
    tmp_160_fu_3951_p4 <= denom_16_to_int_fu_3947_p1(30 downto 23);
    tmp_162_fu_3981_p4 <= denom_17_to_int_fu_3977_p1(30 downto 23);
    tmp_164_fu_4011_p4 <= denom_18_to_int_fu_4007_p1(30 downto 23);
    tmp_166_fu_4041_p4 <= denom_19_to_int_fu_4037_p1(30 downto 23);
    tmp_168_fu_4071_p4 <= denom_20_to_int_fu_4067_p1(30 downto 23);
    tmp_170_fu_4101_p4 <= denom_21_to_int_fu_4097_p1(30 downto 23);
    tmp_172_fu_4131_p4 <= denom_22_to_int_fu_4127_p1(30 downto 23);
    tmp_174_fu_4161_p4 <= denom_23_to_int_fu_4157_p1(30 downto 23);
    tmp_176_fu_4191_p4 <= denom_24_to_int_fu_4187_p1(30 downto 23);
    tmp_178_fu_4221_p4 <= denom_25_to_int_fu_4217_p1(30 downto 23);
    tmp_180_fu_4251_p4 <= denom_26_to_int_fu_4247_p1(30 downto 23);
    tmp_182_fu_4281_p4 <= denom_27_to_int_fu_4277_p1(30 downto 23);
    tmp_184_fu_4311_p4 <= denom_28_to_int_fu_4307_p1(30 downto 23);
    tmp_186_fu_4341_p4 <= denom_29_to_int_fu_4337_p1(30 downto 23);
    tmp_188_fu_4371_p4 <= denom_30_to_int_fu_4367_p1(30 downto 23);
    tmp_190_fu_4401_p4 <= denom_31_to_int_fu_4397_p1(30 downto 23);
    tmp_192_fu_4431_p4 <= denom_32_to_int_fu_4427_p1(30 downto 23);
    tmp_194_fu_4461_p4 <= denom_33_to_int_fu_4457_p1(30 downto 23);
    tmp_196_fu_4491_p4 <= denom_34_to_int_fu_4487_p1(30 downto 23);
    tmp_198_fu_4521_p4 <= denom_35_to_int_fu_4517_p1(30 downto 23);
    tmp_200_fu_4551_p4 <= denom_36_to_int_fu_4547_p1(30 downto 23);
    tmp_202_fu_4581_p4 <= denom_37_to_int_fu_4577_p1(30 downto 23);
    tmp_204_fu_4611_p4 <= denom_38_to_int_fu_4607_p1(30 downto 23);
    tmp_206_fu_4641_p4 <= denom_39_to_int_fu_4637_p1(30 downto 23);
    tmp_208_fu_4671_p4 <= denom_40_to_int_fu_4667_p1(30 downto 23);
    tmp_210_fu_4701_p4 <= denom_41_to_int_fu_4697_p1(30 downto 23);
    tmp_212_fu_4731_p4 <= denom_42_to_int_fu_4727_p1(30 downto 23);
    tmp_214_fu_4761_p4 <= denom_43_to_int_fu_4757_p1(30 downto 23);
    tmp_216_fu_4791_p4 <= denom_44_to_int_fu_4787_p1(30 downto 23);
    tmp_218_fu_4821_p4 <= denom_45_to_int_fu_4817_p1(30 downto 23);
    tmp_220_fu_4851_p4 <= denom_46_to_int_fu_4847_p1(30 downto 23);
    tmp_222_fu_4881_p4 <= denom_47_to_int_fu_4877_p1(30 downto 23);
    tmp_224_fu_4911_p4 <= denom_48_to_int_fu_4907_p1(30 downto 23);
    tmp_226_fu_4941_p4 <= denom_49_to_int_fu_4937_p1(30 downto 23);
    tmp_228_fu_4971_p4 <= denom_50_to_int_fu_4967_p1(30 downto 23);
    tmp_230_fu_5001_p4 <= denom_51_to_int_fu_4997_p1(30 downto 23);
    tmp_232_fu_5031_p4 <= denom_52_to_int_fu_5027_p1(30 downto 23);
    tmp_234_fu_5061_p4 <= denom_53_to_int_fu_5057_p1(30 downto 23);
    tmp_236_fu_5091_p4 <= denom_54_to_int_fu_5087_p1(30 downto 23);
    tmp_238_fu_5121_p4 <= denom_55_to_int_fu_5117_p1(30 downto 23);
    tmp_240_fu_5151_p4 <= denom_56_to_int_fu_5147_p1(30 downto 23);
    tmp_242_fu_5181_p4 <= denom_57_to_int_fu_5177_p1(30 downto 23);
    tmp_244_fu_5211_p4 <= denom_58_to_int_fu_5207_p1(30 downto 23);
    tmp_246_fu_5241_p4 <= denom_59_to_int_fu_5237_p1(30 downto 23);
    tmp_248_fu_5271_p4 <= denom_60_to_int_fu_5267_p1(30 downto 23);
    tmp_250_fu_5301_p4 <= denom_61_to_int_fu_5297_p1(30 downto 23);
    tmp_252_fu_5331_p4 <= denom_62_to_int_fu_5327_p1(30 downto 23);

    tmp_f32_to_bf16_rne_fu_1246_f_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_tmp_f32_to_bf16_rne_fu_1246_p_din1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmp_f32_to_bf16_rne_fu_1246_f <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_tmp_f32_to_bf16_rne_fu_1246_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_f32_to_bf16_rne_fu_1246_f <= ap_const_lv32_0;
        else 
            tmp_f32_to_bf16_rne_fu_1246_f <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    tmp_s_fu_3441_p4 <= denom_to_int_fu_3437_p1(30 downto 23);

    x_0_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_0_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_0_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_0_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_0_address0;
        else 
            x_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_0_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_0_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_0_ce0;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_10_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_10_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_10_address0;
        else 
            x_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_10_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_10_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_10_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_10_ce0;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_11_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_11_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_11_address0;
        else 
            x_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_11_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_11_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_11_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_11_ce0;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_12_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_12_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_12_address0;
        else 
            x_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_12_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_12_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_12_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_12_ce0;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_13_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_13_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_13_address0;
        else 
            x_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_13_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_13_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_13_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_13_ce0;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_14_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_14_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_14_address0;
        else 
            x_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_14_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_14_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_14_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_14_ce0;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_15_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_15_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_15_address0;
        else 
            x_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_15_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_15_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_15_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_15_ce0;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_16_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_16_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_16_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_16_address0;
        else 
            x_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_16_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_16_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_16_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_16_ce0;
        else 
            x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_17_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_17_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_17_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_17_address0;
        else 
            x_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_17_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_17_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_17_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_17_ce0;
        else 
            x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_18_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_18_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_18_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_18_address0;
        else 
            x_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_18_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_18_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_18_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_18_ce0;
        else 
            x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_19_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_19_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_19_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_19_address0;
        else 
            x_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_19_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_19_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_19_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_19_ce0;
        else 
            x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_1_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_1_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_1_address0;
        else 
            x_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_1_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_1_ce0;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_20_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_20_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_20_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_20_address0;
        else 
            x_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_20_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_20_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_20_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_20_ce0;
        else 
            x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_21_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_21_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_21_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_21_address0;
        else 
            x_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_21_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_21_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_21_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_21_ce0;
        else 
            x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_22_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_22_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_22_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_22_address0;
        else 
            x_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_22_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_22_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_22_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_22_ce0;
        else 
            x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_23_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_23_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_23_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_23_address0;
        else 
            x_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_23_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_23_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_23_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_23_ce0;
        else 
            x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_24_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_24_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_24_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_24_address0;
        else 
            x_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_24_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_24_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_24_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_24_ce0;
        else 
            x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_25_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_25_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_25_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_25_address0;
        else 
            x_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_25_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_25_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_25_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_25_ce0;
        else 
            x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_26_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_26_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_26_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_26_address0;
        else 
            x_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_26_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_26_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_26_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_26_ce0;
        else 
            x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_27_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_27_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_27_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_27_address0;
        else 
            x_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_27_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_27_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_27_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_27_ce0;
        else 
            x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_28_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_28_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_28_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_28_address0;
        else 
            x_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_28_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_28_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_28_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_28_ce0;
        else 
            x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_29_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_29_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_29_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_29_address0;
        else 
            x_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_29_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_29_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_29_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_29_ce0;
        else 
            x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_2_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_2_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_2_address0;
        else 
            x_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_2_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_2_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_2_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_2_ce0;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_30_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_30_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_30_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_30_address0;
        else 
            x_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_30_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_30_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_30_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_30_ce0;
        else 
            x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_31_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_31_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_31_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_31_address0;
        else 
            x_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_31_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_31_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_31_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_31_ce0;
        else 
            x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_32_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_32_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_32_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_32_address0;
        else 
            x_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_32_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_32_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_32_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_32_ce0;
        else 
            x_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_33_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_33_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_33_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_33_address0;
        else 
            x_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_33_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_33_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_33_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_33_ce0;
        else 
            x_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_34_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_34_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_34_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_34_address0;
        else 
            x_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_34_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_34_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_34_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_34_ce0;
        else 
            x_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_35_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_35_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_35_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_35_address0;
        else 
            x_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_35_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_35_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_35_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_35_ce0;
        else 
            x_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_36_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_36_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_36_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_36_address0;
        else 
            x_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_36_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_36_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_36_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_36_ce0;
        else 
            x_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_37_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_37_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_37_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_37_address0;
        else 
            x_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_37_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_37_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_37_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_37_ce0;
        else 
            x_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_38_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_38_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_38_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_38_address0;
        else 
            x_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_38_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_38_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_38_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_38_ce0;
        else 
            x_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_39_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_39_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_39_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_39_address0;
        else 
            x_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_39_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_39_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_39_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_39_ce0;
        else 
            x_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_3_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_3_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_3_address0;
        else 
            x_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_3_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_3_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_3_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_3_ce0;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_40_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_40_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_40_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_40_address0;
        else 
            x_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_40_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_40_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_40_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_40_ce0;
        else 
            x_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_41_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_41_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_41_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_41_address0;
        else 
            x_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_41_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_41_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_41_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_41_ce0;
        else 
            x_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_42_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_42_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_42_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_42_address0;
        else 
            x_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_42_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_42_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_42_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_42_ce0;
        else 
            x_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_43_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_43_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_43_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_43_address0;
        else 
            x_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_43_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_43_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_43_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_43_ce0;
        else 
            x_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_44_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_44_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_44_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_44_address0;
        else 
            x_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_44_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_44_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_44_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_44_ce0;
        else 
            x_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_45_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_45_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_45_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_45_address0;
        else 
            x_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_45_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_45_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_45_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_45_ce0;
        else 
            x_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_46_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_46_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_46_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_46_address0;
        else 
            x_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_46_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_46_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_46_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_46_ce0;
        else 
            x_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_47_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_47_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_47_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_47_address0;
        else 
            x_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_47_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_47_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_47_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_47_ce0;
        else 
            x_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_48_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_48_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_48_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_48_address0;
        else 
            x_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_48_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_48_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_48_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_48_ce0;
        else 
            x_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_49_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_49_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_49_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_49_address0;
        else 
            x_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_49_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_49_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_49_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_49_ce0;
        else 
            x_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_4_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_4_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_4_address0;
        else 
            x_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_4_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_4_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_4_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_4_ce0;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_50_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_50_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_50_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_50_address0;
        else 
            x_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_50_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_50_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_50_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_50_ce0;
        else 
            x_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_51_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_51_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_51_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_51_address0;
        else 
            x_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_51_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_51_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_51_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_51_ce0;
        else 
            x_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_52_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_52_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_52_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_52_address0;
        else 
            x_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_52_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_52_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_52_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_52_ce0;
        else 
            x_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_53_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_53_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_53_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_53_address0;
        else 
            x_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_53_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_53_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_53_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_53_ce0;
        else 
            x_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_54_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_54_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_54_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_54_address0;
        else 
            x_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_54_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_54_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_54_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_54_ce0;
        else 
            x_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_55_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_55_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_55_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_55_address0;
        else 
            x_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_55_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_55_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_55_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_55_ce0;
        else 
            x_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_56_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_56_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_56_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_56_address0;
        else 
            x_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_56_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_56_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_56_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_56_ce0;
        else 
            x_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_57_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_57_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_57_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_57_address0;
        else 
            x_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_57_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_57_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_57_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_57_ce0;
        else 
            x_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_58_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_58_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_58_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_58_address0;
        else 
            x_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_58_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_58_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_58_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_58_ce0;
        else 
            x_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_59_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_59_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_59_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_59_address0;
        else 
            x_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_59_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_59_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_59_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_59_ce0;
        else 
            x_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_5_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_5_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_5_address0;
        else 
            x_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_5_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_5_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_5_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_5_ce0;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_60_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_60_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_60_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_60_address0;
        else 
            x_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_60_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_60_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_60_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_60_ce0;
        else 
            x_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_61_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_61_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_61_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_61_address0;
        else 
            x_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_61_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_61_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_61_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_61_ce0;
        else 
            x_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_62_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_62_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_62_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_62_address0;
        else 
            x_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_62_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_62_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_62_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_62_ce0;
        else 
            x_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_63_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_63_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_63_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_63_address0;
        else 
            x_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_63_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_63_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_63_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_63_ce0;
        else 
            x_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_6_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_6_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_6_address0;
        else 
            x_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_6_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_6_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_6_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_6_ce0;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_7_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_7_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_7_address0;
        else 
            x_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_7_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_7_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_7_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_7_ce0;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_8_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_8_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_8_address0;
        else 
            x_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_8_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_8_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_8_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_8_ce0;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_address0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_9_address0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_9_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_9_address0;
        else 
            x_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_9_ce0_assign_proc : process(ap_CS_fsm_state2, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_9_ce0, grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_9_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_exp_and_bucket_fu_1252_x_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1050_x_9_ce0;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
