# 1.15.3 `SYSJMBC` Register (offset = 06h) [reset = 000Ch]

JTAG Mailbox Control Register

<a id="figure-1-23"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7            | 6            | 5        | 4         | 3           | 2           | 1          | 0          |
| ------------ | ------------ | -------- | --------- | ----------- | ----------- | ---------- | ---------- |
| `JMBCLR1OFF` | `JMBCLR0OFF` | Reserved | `JMBMODE` | `JMBOUT1FG` | `JMBOUT0FG` | `JMBIN1FG` | `JMBIN0FG` |
| rw-(0)       | rw-(0)       | r0       | rw-0      | r-(1)       | r-(1)       | rw-(0)     | rw-(0)     |

**Figure 1-23. `SYSJMBC` Register**

<a id="table-1-15"></a>

| Bit  | Field        | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                       |
| ---- | ------------ | ---- | ----- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-8 | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                      |
| 7    | `JMBCLR1OFF` | RW   | 0h    | Incoming JTAG Mailbox 1 flag auto-clear disable<br>0b = `JMBIN1FG` cleared on read of `SYSJMBI1` register<br>1b = `JMBIN1FG` cleared by software                                                                                                                                                                                                                  |
| 6    | `JMBCLR0OFF` | RW   | 0h    | Incoming JTAG Mailbox 0 flag auto-clear disable<br>0b = `JMBIN0FG` cleared on read of `SYSJMBI0` register<br>1b = `JMBIN0FG` cleared by software                                                                                                                                                                                                                  |
| 5    | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                      |
| 4    | `JMBMODE`    | RW   | 0h    | This bit defines the operation mode of JMB for `SYSJMBI0`, `SYSJMBI1`, `SYSJMBO0`, and `SYSJMBO1`. Before changing this bit, pad and flush out any partial content to avoid data drops.<br>0b = 16-bit transfers using `SYSJMBO0` and `SYSJMBI0` only<br>1b = 32-bit transfers using `SYSJMBI0`, `SYSJMBI1`, `SYSJMBO0`, and `SYSJMBO1`                           |
| 3    | `JMBOUT1FG`  | RW   | 1h    | Outgoing JTAG Mailbox 1 flag.<br>This bit is cleared automatically when a message is written to the upper byte of `SYSJMBO1` or as word access (by the CPU or other source) and is set after the message is read by JTAG.<br>0b = `SYSJMBO1` is not ready to receive new data.<br>1b = `SYSJMBO1` is ready to receive new data.                                   |
| 2    | `JMBOUT0FG`  | RW   | 1h    | Outgoing JTAG Mailbox 0 flag.<br>This bit is cleared automatically when a message is written to the upper byte of `SYSJMBO0` or as word access (by the CPU or other source) and is set after the message is read by JTAG.<br>0b = `SYSJMBO0` is not ready to receive new data.<br>1b = `SYSJMBO0` is ready to receive new data.                                   |
| 1    | `JMBIN1FG`   | RW   | 0h    | Incoming JTAG Mailbox 1 flag.<br>This bit is set when a new message (provided by JTAG) is available in `SYSJMBI1`.<br>This flag is cleared automatically on read of `SYSJMBI1` when `JMBCLR1OFF` = 0 (auto clear mode). If `JMBCLR1OFF` = 1, `JMBIN1FG` must be cleared by software.<br>0b = `SYSJMBI1` has no new data<br>1b = `SYSJMBI1` has new data available |
| 0    | `JMBIN0FG`   | RW   | 0h    | Incoming JTAG Mailbox 0 flag.<br>This bit is set when a new message (provided by JTAG) is available in `SYSJMBI0`.<br>This flag is cleared automatically on read of `SYSJMBI0` when `JMBCLR0OFF` = 0 (auto clear mode). If `JMBCLR0OFF` = 1, `JMBIN0FG` must be cleared by software.<br>0b = `SYSJMBI1` has no new data<br>1b = `SYSJMBI1` has new data available |

**Table 1-15. `SYSJMBC` Register Description**