GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv'
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'top'("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":3)
Compiling module 'timer'("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":220)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":234)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":236)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":60)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":86)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":97)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":141)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":149)
WARN  (EX3779) : 'toggleSW' should be on the sensitivity list("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":163)
WARN  (EX2420) : Latch inferred for net 'HIN_R'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":175)
Compiling module '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw1 is unused("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":6)
WARN  (CV0016) : Input sw2 is unused("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":7)
WARN  (CV0020) : Input tacSW[3:1] is unused("H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.sv":8)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless.vg" completed
[100%] Generate report file "H:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless_syn.rpt.html" completed
GowinSynthesis finish
