<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_d_c_b___type" xml:lang="en-US">
<title>DCB_Type Struct Reference</title>
<indexterm><primary>DCB_Type</primary></indexterm>
<para>

<para>Structure type to access the Debug Control Block Registers (DCB). </para>
 
</para>
<para>
<computeroutput>#include &lt;core_armv81mml.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga94ca828091a9226ab6684fbf30e52909">DHCSR</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab74a9ec90ad18e4f7a20362d362b754a">DCRSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad1dbd0dd98b6d9327f70545e0081ddbf">DCRDR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa99de5f8c609f10c25ed51f57b2edd74">DEMCR</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga25fb33822fac1fb5979f8c0d4a52e3c1">DSCEMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65047e5b8051fa0c84200f8229a155b3">DAUTHCTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2916e1173ded6e0fc26e8445e72a6087">DSCSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gaffae06cd6df5e9fe9a92994052fd3bec">RESERVED0</link> [1U]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Structure type to access the Debug Control Block Registers (DCB). </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02794">2794</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
<para>
The documentation for this struct was generated from the following files:</para>
Inc/<link linkend="_core__armv81mml_8h">core_armv81mml.h</link>Inc/<link linkend="_core__armv8mbl_8h">core_armv8mbl.h</link>Inc/<link linkend="_core__armv8mml_8h">core_armv8mml.h</link>Inc/<link linkend="_core__cm23_8h">core_cm23.h</link>Inc/<link linkend="_core__cm33_8h">core_cm33.h</link>Inc/<link linkend="_core__cm35p_8h">core_cm35p.h</link>Inc/<link linkend="_core__cm55_8h">core_cm55.h</link>Inc/<link linkend="_core__cm85_8h">core_cm85.h</link>Inc/<link linkend="_core__starmc1_8h">core_starmc1.h</link></section>
</section>
