<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 2.0.00.17.20.15 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  gigacart
Project Path         :  D:\work\TI\dragonslair\cart\cpld
Project Fitted on    :  Tue Sep 25 23:48:05 2018

Device               :  M4064_64
Package              :  100
GLB Input Mux Size   :  12
Available Blocks     :  4
Speed                :  -10
Part Number          :  LC4064V-10T100I
Source Format        :  Pure_VHDL


<font color=red size=4><span class=blink><strong><B>&lt;Error&gt; Project 'gigacart' failed during design rules check!
&lt;Error&gt;  F38019:  Number of logic functions 71 in the design exceeds the device limit of 64.</B></strong></span></font>

<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.00 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                25
Total Logic Functions           71
  Total Output Pins             28
  Total Bidir I/O Pins          8
  Total Buried Nodes            35
Total Flip-Flops                26
  Total D Flip-Flops            26
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             152

Total Reserved Pins             0
Total Locked Pins               0
Total Locked Nodes              0

Total Unique Output Enables     1
Total Unique Clocks             4
Total Unique Clock Enables      3
Total Unique Resets             1
Total Unique Presets            0

<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                   6        0      6    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           62        0     62    -->     0
Logic Functions              <FONT COLOR=red>      64       71      0    -->   110
</FONT>  Input Registers                  64        0     64    -->     0

GLB Inputs                        144        0    144    -->     0
Logical Product Terms             320      176    144    -->    55
Occupied GLBs                       4        0      4    -->     0
Macrocells                         64        0     64    -->     0

Control Product Terms:
  GLB Clock/Clock Enables           4        0      4    -->     0
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64       26     38    -->    40
  Macrocell Clock Enables          64       23     41    -->    35
  Macrocell Enables                64        8     56    -->    12
  Macrocell Resets                 64        2     62    -->     3
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               144        0    144    -->     0
  GRP from IFB                     ..        0     ..    -->    ..
    (from input signals)           ..        0     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..        0     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.
&lt;Note&gt; 4 : The Product Term Cluster and the Biput Product Term Cluster counts
           are estimates only if the design failed during partitioning.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      0/16     0    0      0             16        0        0
  GLB    B      0     0     0      0/16     0    0      0             16        0        0
  GLB    C      0     0     0      0/16     0    0      0             16        0        0
  GLB    D      0     0     0      0/16     0    0      0             16        0        0
-------------------------------------------------------------------------------------------
TOTALS:         0     0     0      0/64     0    0      0             64        0        0

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
</B>----------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |  I_O  |   0  | A8 |        |                 |       |
4     |  I_O  |   0  | A9 |        |                 |       |
5     |  I_O  |   0  | A10|        |                 |       |
6     |  I_O  |   0  | A11|        |                 |       |
7     |GNDIO0 |   -  |    |        |                 |       |
8     |  I_O  |   0  | A12|        |                 |       |
9     |  I_O  |   0  | A13|        |                 |       |
10    |  I_O  |   0  | A14|        |                 |       |
11    |  I_O  |   0  | A15|        |                 |       |
12    | IN0   |   0  |    |        |                 |       |
13    |VCCIO0 |   -  |    |        |                 |       |
14    |  I_O  |   0  | B15|        |                 |       |
15    |  I_O  |   0  | B14|        |                 |       |
16    |  I_O  |   0  | B13|        |                 |       |
17    |  I_O  |   0  | B12|        |                 |       |
18    |GNDIO0 |   -  |    |        |                 |       |
19    |  I_O  |   0  | B11|        |                 |       |
20    |  I_O  |   0  | B10|        |                 |       |
21    |  I_O  |   0  | B9 |        |                 |       |
22    |  I_O  |   0  | B8 |        |                 |       |
23    | IN1   |   0  |    |        |                 |       |
24    | TCK   |   -  |    |        |                 |       |
25    | VCC   |   -  |    |        |                 |       |
26    | GND   |   -  |    |        |                 |       |
27    | IN2   |   0  |    |        |                 |       |
28    |  I_O  |   0  | B7 |        |                 |       |
29    |  I_O  |   0  | B6 |        |                 |       |
30    |  I_O  |   0  | B5 |        |                 |       |
31    |  I_O  |   0  | B4 |        |                 |       |
32    |GNDIO0 |   -  |    |        |                 |       |
33    |VCCIO0 |   -  |    |        |                 |       |
34    |  I_O  |   0  | B3 |        |                 |       |
35    |  I_O  |   0  | B2 |        |                 |       |
36    |  I_O  |   0  | B1 |        |                 |       |
37    |  I_O  |   0  | B0 |        |                 |       |
38    |INCLK1 |   0  |    |        |                 |       |
39    |INCLK2 |   1  |    |        |                 |       |
40    | VCC   |   -  |    |        |                 |       |
41    |  I_O  |   1  | C0 |        |                 |       |
42    |  I_O  |   1  | C1 |        |                 |       |
43    |  I_O  |   1  | C2 |        |                 |       |
44    |  I_O  |   1  | C3 |        |                 |       |
45    |VCCIO1 |   -  |    |        |                 |       |
46    |GNDIO1 |   -  |    |        |                 |       |
47    |  I_O  |   1  | C4 |        |                 |       |
48    |  I_O  |   1  | C5 |        |                 |       |
49    |  I_O  |   1  | C6 |        |                 |       |
50    |  I_O  |   1  | C7 |        |                 |       |
51    | GND   |   -  |    |        |                 |       |
52    | TMS   |   -  |    |        |                 |       |
53    |  I_O  |   1  | C8 |        |                 |       |
54    |  I_O  |   1  | C9 |        |                 |       |
55    |  I_O  |   1  | C10|        |                 |       |
56    |  I_O  |   1  | C11|        |                 |       |
57    |GNDIO1 |   -  |    |        |                 |       |
58    |  I_O  |   1  | C12|        |                 |       |
59    |  I_O  |   1  | C13|        |                 |       |
60    |  I_O  |   1  | C14|        |                 |       |
61    |  I_O  |   1  | C15|        |                 |       |
62    | IN3   |   1  |    |        |                 |       |
63    |VCCIO1 |   -  |    |        |                 |       |
64    |  I_O  |   1  | D15|        |                 |       |
65    |  I_O  |   1  | D14|        |                 |       |
66    |  I_O  |   1  | D13|        |                 |       |
67    |  I_O  |   1  | D12|        |                 |       |
68    |GNDIO1 |   -  |    |        |                 |       |
69    |  I_O  |   1  | D11|        |                 |       |
70    |  I_O  |   1  | D10|        |                 |       |
71    |  I_O  |   1  | D9 |        |                 |       |
72    |  I_O  |   1  | D8 |        |                 |       |
73    | IN4   |   1  |    |        |                 |       |
74    | TDO   |   -  |    |        |                 |       |
75    | VCC   |   -  |    |        |                 |       |
76    | GND   |   -  |    |        |                 |       |
77    | IN5   |   1  |    |        |                 |       |
78    |  I_O  |   1  | D7 |        |                 |       |
79    |  I_O  |   1  | D6 |        |                 |       |
80    |  I_O  |   1  | D5 |        |                 |       |
81    |  I_O  |   1  | D4 |        |                 |       |
82    |GNDIO1 |   -  |    |        |                 |       |
83    |VCCIO1 |   -  |    |        |                 |       |
84    |  I_O  |   1  | D3 |        |                 |       |
85    |  I_O  |   1  | D2 |        |                 |       |
86    |  I_O  |   1  | D1 |        |                 |       |
87    | I_O/OE|   1  | D0 |        |                 |       |
88    |INCLK3 |   1  |    |        |                 |       |
89    |INCLK0 |   0  |    |        |                 |       |
90    | VCC   |   -  |    |        |                 |       |
91    | I_O/OE|   0  | A0 |        |                 |       |
92    |  I_O  |   0  | A1 |        |                 |       |
93    |  I_O  |   0  | A2 |        |                 |       |
94    |  I_O  |   0  | A3 |        |                 |       |
95    |VCCIO0 |   -  |    |        |                 |       |
96    |GNDIO0 |   -  |    |        |                 |       |
97    |  I_O  |   0  | A4 |        |                 |       |
98    |  I_O  |   0  | A5 |        |                 |       |
99    |  I_O  |   0  | A6 |        |                 |       |
100   |  I_O  |   0  | A7 |        |                 |       |
----------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
</B>------------------------------------------
  --  --          ----      Up <A name=40>out_data_0_</A>
  --  --          ----      Up <A name=39>out_data_1_</A>
  --  --          ----      Up <A name=38>out_data_2_</A>
  --  --          ----      Up <A name=37>out_data_3_</A>
  --  --          ----      Up <A name=36>out_data_4_</A>
  --  --          ----      Up <A name=35>out_data_5_</A>
  --  --          ----      Up <A name=34>out_data_6_</A>
  --  --          ----      Up <A name=17>out_data_7_</A>
  --  --          ----      Up <A name=45>ti_adr_10_</A>
  --  --          ----      Up <A name=44>ti_adr_11_</A>
  --  --          ----      Up <A name=43>ti_adr_12_</A>
  --  --          ----      Up <A name=42>ti_adr_13_</A>
  --  --          ----      Up <A name=41>ti_adr_14_</A>
  --  --          ----      Up <A name=8>ti_adr_15_</A>
  --  --          ----      Up <A name=52>ti_adr_3_</A>
  --  --          ----      Up <A name=51>ti_adr_4_</A>
  --  --          ----      Up <A name=50>ti_adr_5_</A>
  --  --          ----      Up <A name=49>ti_adr_6_</A>
  --  --          ----      Up <A name=48>ti_adr_7_</A>
  --  --          ----      Up <A name=47>ti_adr_8_</A>
  --  --          ----      Up <A name=46>ti_adr_9_</A>
  --  --          ----      Up <A name=25>ti_gclk</A>
  --  --          ----      Up <A name=23>ti_gsel</A>
  --  --          ----      Up <A name=21>ti_rom</A>
  --  --          ----      Up <A name=19>ti_we</A>
------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>------------------------------------------------------------------------
  --  --  3  -   2  0 COM                  ----  Fast     Up <A href=#33>out_adr_0_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#20>out_adr_10_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#18>out_adr_11_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#16>out_adr_12_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#15>out_adr_13_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#13>out_adr_14_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#12>out_adr_15_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#10>out_adr_16_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#9>out_adr_17_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#7>out_adr_18_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#6>out_adr_19_</A>
  --  --  3  -   2  0 COM                  ----  Fast     Up <A href=#32>out_adr_1_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#65>out_adr_20_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#64>out_adr_21_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#63>out_adr_22_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#62>out_adr_23_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#61>out_adr_24_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#60>out_adr_25_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#14>out_adr_26_</A>
  --  --  3  -   2  0 COM                  ----  Fast     Up <A href=#31>out_adr_2_</A>
  --  --  3  -   2  0 COM                  ----  Fast     Up <A href=#30>out_adr_3_</A>
  --  --  3  -   2  0 COM                  ----  Fast     Up <A href=#29>out_adr_4_</A>
  --  --  3  -   2  0 COM                  ----  Fast     Up <A href=#28>out_adr_5_</A>
  --  --  3  -   2  0 COM                  ----  Fast     Up <A href=#27>out_adr_6_</A>
  --  --  3  -   2  0 COM                  ----  Fast     Up <A href=#26>out_adr_7_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#24>out_adr_8_</A>
  --  --  2  -   1  0 COM                  ----  Fast     Up <A href=#22>out_adr_9_</A>
  --  --  4  -   4  0 DFF      R           ----  Fast     Up <A href=#66>out_reset</A>
  --  --  2  -   2  0 COM          *       ----  Fast     Up <A href=#59>ti_data_0_</A>
  --  --  2  -   2  0 COM          *       ----  Fast     Up <A href=#58>ti_data_1_</A>
  --  --  2  -   2  0 COM          *       ----  Fast     Up <A href=#57>ti_data_2_</A>
  --  --  2  -   2  0 COM          *       ----  Fast     Up <A href=#56>ti_data_3_</A>
  --  --  2  -   2  0 COM          *       ----  Fast     Up <A href=#55>ti_data_4_</A>
  --  --  2  -   2  0 COM          *       ----  Fast     Up <A href=#54>ti_data_5_</A>
------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-----------------------------------------------------------------------
  --  --  2  -   2  0 COM          *       ----  Fast     Up <A href=#53>ti_data_6_</A>
  --  --  2  -   2  0 COM          *       ----  Fast     Up <A href=#11>ti_data_7_</A>
-----------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
</B>----------------------------------------------------------
--  --  2  -   2  0 COM                ----  <A href=#95>G_36</A>
--  --  3  -   3  0 COM                ----  <A href=#96>G_38</A>
--  --  2  -   2  0 COM                ----  <A href=#97>G_40</A>
--  --  3  -   3  0 COM                ----  <A href=#98>G_42</A>
--  --  4  -   4  0 COM                ----  <A href=#99>G_44</A>
--  --  5  -   2  0 COM                ----  <A href=#100>G_46</A>
--  --  6  -   2  0 COM                ----  <A href=#101>G_48</A>
--  --  1  -   1  0 COM                ----  <A href=#94>N_110_i</A>
--  --  3  -   1  0 COM                ----  <A href=#93>N_89</A>
--  --  3  -   2  0 COM                ----  <A href=#92>dataout</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#69>grmadr_0_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#70>grmadr_1_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#71>grmadr_2_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#72>grmadr_3_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#73>grmadr_4_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#74>grmadr_5_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#75>grmadr_6_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#76>grmadr_7_</A>
--  --  4  -   3  0 DFF    * R         ----  <A href=#67>inst_gactive</A>
--  --  6  -   4  0 DFF      R *       ----  <A href=#77>inst_grmpage</A>
--  --  6  -   4  0 DFF    * R         ----  <A href=#68>inst_gvalid</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#78>latch_0_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#88>latch_10_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#89>latch_11_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#90>latch_12_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#91>latch_13_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#79>latch_1_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#80>latch_2_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#81>latch_3_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#82>latch_4_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#83>latch_5_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#84>latch_6_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#85>latch_7_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#86>latch_8_</A>
--  --  3  -   4  0 DFF      R *       ----  <A href=#87>latch_9_</A>
--  --  1   1  0 PTOE             ----     <A href=#109>ti_data_0_.OE</A>
----------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=95>G_36</A> = <A href=#94>N_110_i</A> & !<A href=#95>G_36</A>
    # !N_110_i & G_36 ; (2 pterms, 2 signals)

<A name=96>G_38</A> = <A href=#94>N_110_i</A> & <A href=#95>G_36</A> & !<A href=#96>G_38</A>
    # !G_36 & G_38
    # !N_110_i & G_38 ; (3 pterms, 3 signals)

<A name=97>G_40</A> = <A href=#93>N_89</A> & !<A href=#97>G_40</A>
    # !N_89 & G_40 ; (2 pterms, 2 signals)

<A name=98>G_42</A> = <A href=#93>N_89</A> & <A href=#97>G_40</A> & !<A href=#98>G_42</A>
    # !G_40 & G_42
    # !N_89 & G_42 ; (3 pterms, 3 signals)

<A name=99>G_44</A> = <A href=#93>N_89</A> & <A href=#97>G_40</A> & <A href=#98>G_42</A> & !<A href=#99>G_44</A>
    # !G_42 & G_44
    # !G_40 & G_44
    # !N_89 & G_44 ; (4 pterms, 4 signals)

<A name=100>G_46.X1</A> = <A href=#93>N_89</A> & <A href=#97>G_40</A> & <A href=#98>G_42</A> & <A href=#99>G_44</A> ; (1 pterm, 4 signals)
G_46.X2 = <A href=#100>G_46</A> ; (1 pterm, 1 signal)

<A name=101>G_48.X1</A> = <A href=#93>N_89</A> & <A href=#97>G_40</A> & <A href=#98>G_42</A> & <A href=#99>G_44</A> & <A href=#100>G_46</A> ; (1 pterm, 5 signals)
G_48.X2 = <A href=#101>G_48</A> ; (1 pterm, 1 signal)

<A name=94>N_110_i</A> = !<A href=#94>N_110_i</A> ; (1 pterm, 1 signal)

<A name=93>N_89</A> = <A href=#94>N_110_i</A> & <A href=#95>G_36</A> & <A href=#96>G_38</A> ; (1 pterm, 3 signals)

<A name=92>dataout</A> = <A href=#19>ti_we</A> & !<A href=#21>ti_rom</A>
    # ti_we & <A href=#68>inst_gvalid.Q</A> ; (2 pterms, 3 signals)

<A name=69>grmadr_0_.D</A> = <A href=#101>G_48</A> ; (1 pterm, 1 signal)
grmadr_0_.C = <A href=#25>ti_gclk</A> ; (1 pterm, 1 signal)
grmadr_0_.CE = !<A href=#67>inst_gactive.Q</A> ; (1 pterm, 1 signal)

<A name=70>grmadr_1_.D</A> = <A href=#100>G_46</A> ; (1 pterm, 1 signal)
grmadr_1_.C = <A href=#25>ti_gclk</A> ; (1 pterm, 1 signal)
grmadr_1_.CE = !<A href=#67>inst_gactive.Q</A> ; (1 pterm, 1 signal)

<A name=71>grmadr_2_.D</A> = <A href=#99>G_44</A> ; (1 pterm, 1 signal)
grmadr_2_.C = <A href=#25>ti_gclk</A> ; (1 pterm, 1 signal)
grmadr_2_.CE = !<A href=#67>inst_gactive.Q</A> ; (1 pterm, 1 signal)

<A name=72>grmadr_3_.D</A> = <A href=#98>G_42</A> ; (1 pterm, 1 signal)
grmadr_3_.C = <A href=#25>ti_gclk</A> ; (1 pterm, 1 signal)
grmadr_3_.CE = !<A href=#67>inst_gactive.Q</A> ; (1 pterm, 1 signal)

<A name=73>grmadr_4_.D</A> = <A href=#97>G_40</A> ; (1 pterm, 1 signal)
grmadr_4_.C = <A href=#25>ti_gclk</A> ; (1 pterm, 1 signal)
grmadr_4_.CE = !<A href=#67>inst_gactive.Q</A> ; (1 pterm, 1 signal)

<A name=74>grmadr_5_.D</A> = <A href=#96>G_38</A> ; (1 pterm, 1 signal)
grmadr_5_.C = <A href=#25>ti_gclk</A> ; (1 pterm, 1 signal)
grmadr_5_.CE = !<A href=#67>inst_gactive.Q</A> ; (1 pterm, 1 signal)

<A name=75>grmadr_6_.D</A> = <A href=#95>G_36</A> ; (1 pterm, 1 signal)
grmadr_6_.C = <A href=#25>ti_gclk</A> ; (1 pterm, 1 signal)
grmadr_6_.CE = !<A href=#67>inst_gactive.Q</A> ; (1 pterm, 1 signal)

<A name=76>grmadr_7_.D</A> = <A href=#94>N_110_i</A> ; (1 pterm, 1 signal)
grmadr_7_.C = <A href=#25>ti_gclk</A> ; (1 pterm, 1 signal)
grmadr_7_.CE = !<A href=#67>inst_gactive.Q</A> ; (1 pterm, 1 signal)

<A name=67>inst_gactive.D</A> = !<A href=#23>ti_gsel</A> & !<A href=#41>ti_adr_14_</A> & <A href=#77>inst_grmpage.Q</A> ; (1 pterm, 3 signals)
inst_gactive.C = !( !<A href=#23>ti_gsel</A> & !<A href=#25>ti_gclk</A> ) ; (1 pterm, 2 signals)
inst_gactive.AR = <A href=#23>ti_gsel</A> & <A href=#25>ti_gclk</A> ; (1 pterm, 2 signals)

<A name=77>inst_grmpage.D</A> = !<A href=#99>G_44</A> & !<A href=#100>G_46</A> & <A href=#101>G_48</A> ; (1 pterm, 3 signals)
inst_grmpage.C = !<A href=#19>ti_we</A> ; (1 pterm, 1 signal)
inst_grmpage.CE = !<A href=#23>ti_gsel</A> & <A href=#41>ti_adr_14_</A> ; (1 pterm, 2 signals)

<A name=68>inst_gvalid.D</A> = !<A href=#23>ti_gsel</A> & !<A href=#41>ti_adr_14_</A> & <A href=#68>inst_gvalid.Q</A> & <A href=#77>inst_grmpage.Q</A>
    # !ti_gsel & !ti_adr_14_ & <A href=#67>inst_gactive.Q</A> & inst_grmpage.Q ; (2 pterms, 5 signals)
inst_gvalid.C = !( !<A href=#23>ti_gsel</A> & !<A href=#25>ti_gclk</A> ) ; (1 pterm, 2 signals)
inst_gvalid.AR = <A href=#23>ti_gsel</A> & <A href=#25>ti_gclk</A> ; (1 pterm, 2 signals)

<A name=78>latch_0_.D</A> = <A href=#41>ti_adr_14_</A> ; (1 pterm, 1 signal)
latch_0_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_0_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=88>latch_10_.D</A> = <A href=#51>ti_adr_4_</A> ; (1 pterm, 1 signal)
latch_10_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_10_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=89>latch_11_.D</A> = <A href=#52>ti_adr_3_</A> ; (1 pterm, 1 signal)
latch_11_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_11_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=90>latch_12_.D</A> = <A href=#11>ti_data_7_.PIN</A> ; (1 pterm, 1 signal)
latch_12_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_12_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=91>latch_13_.D</A> = <A href=#53>ti_data_6_.PIN</A> ; (1 pterm, 1 signal)
latch_13_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_13_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=79>latch_1_.D</A> = <A href=#42>ti_adr_13_</A> ; (1 pterm, 1 signal)
latch_1_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_1_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=80>latch_2_.D</A> = <A href=#43>ti_adr_12_</A> ; (1 pterm, 1 signal)
latch_2_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_2_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=81>latch_3_.D</A> = <A href=#44>ti_adr_11_</A> ; (1 pterm, 1 signal)
latch_3_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_3_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=82>latch_4_.D</A> = <A href=#45>ti_adr_10_</A> ; (1 pterm, 1 signal)
latch_4_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_4_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=83>latch_5_.D</A> = <A href=#46>ti_adr_9_</A> ; (1 pterm, 1 signal)
latch_5_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_5_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=84>latch_6_.D</A> = <A href=#47>ti_adr_8_</A> ; (1 pterm, 1 signal)
latch_6_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_6_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=85>latch_7_.D</A> = <A href=#48>ti_adr_7_</A> ; (1 pterm, 1 signal)
latch_7_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_7_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=86>latch_8_.D</A> = <A href=#49>ti_adr_6_</A> ; (1 pterm, 1 signal)
latch_8_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_8_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=87>latch_9_.D</A> = <A href=#50>ti_adr_5_</A> ; (1 pterm, 1 signal)
latch_9_.C = <A href=#19>ti_we</A> ; (1 pterm, 1 signal)
latch_9_.CE = !<A href=#21>ti_rom</A> ; (1 pterm, 1 signal)

<A name=33>out_adr_0_</A> = <A href=#8>ti_adr_15_</A> & !<A href=#68>inst_gvalid.Q</A>
    # inst_gvalid.Q & <A href=#76>grmadr_7_.Q</A> ; (2 pterms, 3 signals)

<A name=20>out_adr_10_</A> = !( !<A href=#50>ti_adr_5_</A> & !<A href=#68>inst_gvalid.Q</A> ) ; (1 pterm, 2 signals)

<A name=18>out_adr_11_</A> = !( !<A href=#51>ti_adr_4_</A> & !<A href=#68>inst_gvalid.Q</A> ) ; (1 pterm, 2 signals)

<A name=16>out_adr_12_</A> = !( !<A href=#52>ti_adr_3_</A> & !<A href=#68>inst_gvalid.Q</A> ) ; (1 pterm, 2 signals)

<A name=15>out_adr_13_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#78>latch_0_.Q</A> ) ; (1 pterm, 2 signals)

<A name=13>out_adr_14_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#79>latch_1_.Q</A> ) ; (1 pterm, 2 signals)

<A name=12>out_adr_15_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#80>latch_2_.Q</A> ) ; (1 pterm, 2 signals)

<A name=10>out_adr_16_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#81>latch_3_.Q</A> ) ; (1 pterm, 2 signals)

<A name=9>out_adr_17_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#82>latch_4_.Q</A> ) ; (1 pterm, 2 signals)

<A name=7>out_adr_18_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#83>latch_5_.Q</A> ) ; (1 pterm, 2 signals)

<A name=6>out_adr_19_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#84>latch_6_.Q</A> ) ; (1 pterm, 2 signals)

<A name=32>out_adr_1_</A> = <A href=#41>ti_adr_14_</A> & !<A href=#68>inst_gvalid.Q</A>
    # inst_gvalid.Q & <A href=#75>grmadr_6_.Q</A> ; (2 pterms, 3 signals)

<A name=65>out_adr_20_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#85>latch_7_.Q</A> ) ; (1 pterm, 2 signals)

<A name=64>out_adr_21_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#86>latch_8_.Q</A> ) ; (1 pterm, 2 signals)

<A name=63>out_adr_22_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#87>latch_9_.Q</A> ) ; (1 pterm, 2 signals)

<A name=62>out_adr_23_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#88>latch_10_.Q</A> ) ; (1 pterm, 2 signals)

<A name=61>out_adr_24_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#89>latch_11_.Q</A> ) ; (1 pterm, 2 signals)

<A name=60>out_adr_25_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#90>latch_12_.Q</A> ) ; (1 pterm, 2 signals)

<A name=14>out_adr_26_</A> = !( !<A href=#68>inst_gvalid.Q</A> & !<A href=#91>latch_13_.Q</A> ) ; (1 pterm, 2 signals)

<A name=31>out_adr_2_</A> = <A href=#42>ti_adr_13_</A> & !<A href=#68>inst_gvalid.Q</A>
    # inst_gvalid.Q & <A href=#74>grmadr_5_.Q</A> ; (2 pterms, 3 signals)

<A name=30>out_adr_3_</A> = <A href=#43>ti_adr_12_</A> & !<A href=#68>inst_gvalid.Q</A>
    # inst_gvalid.Q & <A href=#73>grmadr_4_.Q</A> ; (2 pterms, 3 signals)

<A name=29>out_adr_4_</A> = <A href=#44>ti_adr_11_</A> & !<A href=#68>inst_gvalid.Q</A>
    # inst_gvalid.Q & <A href=#72>grmadr_3_.Q</A> ; (2 pterms, 3 signals)

<A name=28>out_adr_5_</A> = <A href=#45>ti_adr_10_</A> & !<A href=#68>inst_gvalid.Q</A>
    # inst_gvalid.Q & <A href=#71>grmadr_2_.Q</A> ; (2 pterms, 3 signals)

<A name=27>out_adr_6_</A> = <A href=#46>ti_adr_9_</A> & !<A href=#68>inst_gvalid.Q</A>
    # inst_gvalid.Q & <A href=#70>grmadr_1_.Q</A> ; (2 pterms, 3 signals)

<A name=26>out_adr_7_</A> = <A href=#47>ti_adr_8_</A> & !<A href=#68>inst_gvalid.Q</A>
    # inst_gvalid.Q & <A href=#69>grmadr_0_.Q</A> ; (2 pterms, 3 signals)

<A name=24>out_adr_8_</A> = !( !<A href=#48>ti_adr_7_</A> & !<A href=#68>inst_gvalid.Q</A> ) ; (1 pterm, 2 signals)

<A name=22>out_adr_9_</A> = !( !<A href=#49>ti_adr_6_</A> & !<A href=#68>inst_gvalid.Q</A> ) ; (1 pterm, 2 signals)

<A name=66>out_reset.D</A> = !<A href=#23>ti_gsel</A> & <A href=#41>ti_adr_14_</A>
    # <A href=#66>out_reset.Q</A> ; (2 pterms, 3 signals)
out_reset.C = !<A href=#19>ti_we</A> ; (1 pterm, 1 signal)

<A name=59>ti_data_0_</A> = <A href=#17>out_data_7_</A> ; (1 pterm, 1 signal)
ti_data_0_.OE = <A href=#92>dataout</A> ; (1 pterm, 1 signal)

<A name=58>ti_data_1_</A> = <A href=#34>out_data_6_</A> ; (1 pterm, 1 signal)
ti_data_1_.OE = <A href=#92>dataout</A> ; (1 pterm, 1 signal)

<A name=57>ti_data_2_</A> = <A href=#35>out_data_5_</A> ; (1 pterm, 1 signal)
ti_data_2_.OE = <A href=#92>dataout</A> ; (1 pterm, 1 signal)

<A name=56>ti_data_3_</A> = <A href=#36>out_data_4_</A> ; (1 pterm, 1 signal)
ti_data_3_.OE = <A href=#92>dataout</A> ; (1 pterm, 1 signal)

<A name=55>ti_data_4_</A> = <A href=#37>out_data_3_</A> ; (1 pterm, 1 signal)
ti_data_4_.OE = <A href=#92>dataout</A> ; (1 pterm, 1 signal)

<A name=54>ti_data_5_</A> = <A href=#38>out_data_2_</A> ; (1 pterm, 1 signal)
ti_data_5_.OE = <A href=#92>dataout</A> ; (1 pterm, 1 signal)

<A name=53>ti_data_6_</A> = <A href=#39>out_data_1_</A> ; (1 pterm, 1 signal)
ti_data_6_.OE = <A href=#92>dataout</A> ; (1 pterm, 1 signal)

<A name=11>ti_data_7_</A> = <A href=#40>out_data_0_</A> ; (1 pterm, 1 signal)
ti_data_7_.OE = <A href=#92>dataout</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


