Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 12 18:23:43 2026
| Host         : hh-1305-02.lan.local.cmu.edu running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ChipInterface_timing_summary_routed.rpt -pb ChipInterface_timing_summary_routed.pb -rpx ChipInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : ChipInterface
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CLOCK_100 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            D1_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.679ns  (logic 6.921ns (37.052%)  route 11.758ns (62.948%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.886     4.340    disp/index_cntr/SW_IBUF[1]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.152     4.492 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.420     4.912    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.348     5.260 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.493     5.754    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.150     5.904 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.046     6.949    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.326     7.275 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.851     8.126    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.250 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           1.130     9.380    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.939    10.471    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_16_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I2_O)        0.326    10.797 f  disp/index_cntr/D1_SEG_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           0.692    11.489    disp/index_cntr/D1_SEG_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y52         LUT5 (Prop_lut5_I3_O)        0.150    11.639 r  disp/index_cntr/D1_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.301    14.940    D1_SEG_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.739    18.679 r  D1_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.679    D1_SEG[4]
    A7                                                                r  D1_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.464ns  (logic 6.683ns (36.197%)  route 11.780ns (63.803%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.886     4.340    disp/index_cntr/SW_IBUF[1]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.152     4.492 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.420     4.912    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.348     5.260 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.493     5.754    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.150     5.904 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.046     6.949    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.326     7.275 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.851     8.126    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.250 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           1.130     9.380    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           1.270    10.802    disp_n_13
    SLICE_X63Y52         LUT5 (Prop_lut5_I0_O)        0.326    11.128 r  LD_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.789    11.918    LD_OBUF[14]_inst_i_2_n_0
    SLICE_X65Y52         LUT3 (Prop_lut3_I1_O)        0.124    12.042 r  LD_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.895    14.937    LD_OBUF[14]
    B4                   OBUF (Prop_obuf_I_O)         3.527    18.464 r  LD_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.464    LD[14]
    B4                                                                r  LD[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            D1_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.274ns  (logic 6.674ns (36.520%)  route 11.601ns (63.480%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.886     4.340    disp/index_cntr/SW_IBUF[1]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.152     4.492 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.420     4.912    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.348     5.260 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.493     5.754    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.150     5.904 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.046     6.949    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.326     7.275 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.851     8.126    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.250 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           1.130     9.380    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.922    10.454    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_16_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.326    10.780 r  disp/index_cntr/D1_SEG_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.830    11.610    disp/index_cntr/D1_SEG_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.734 r  disp/index_cntr/D1_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.023    14.757    D1_SEG_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    18.274 r  D1_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.274    D1_SEG[1]
    C5                                                                r  D1_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            D1_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.274ns  (logic 6.696ns (36.642%)  route 11.578ns (63.358%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.886     4.340    disp/index_cntr/SW_IBUF[1]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.152     4.492 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.420     4.912    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.348     5.260 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.493     5.754    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.150     5.904 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.046     6.949    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.326     7.275 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.851     8.126    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.250 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           1.130     9.380    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.152     9.532 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.939    10.471    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_16_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I2_O)        0.326    10.797 r  disp/index_cntr/D1_SEG_OBUF[4]_inst_i_3/O
                         net (fo=2, routed)           0.806    11.603    disp/index_cntr/D1_SEG_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.727 r  disp/index_cntr/D1_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.007    14.734    D1_SEG_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540    18.274 r  D1_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.274    D1_SEG[3]
    B7                                                                r  D1_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            D1_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.198ns  (logic 6.926ns (38.057%)  route 11.272ns (61.943%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.886     4.340    disp/index_cntr/SW_IBUF[1]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.152     4.492 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.420     4.912    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.348     5.260 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.493     5.754    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.150     5.904 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.046     6.949    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.326     7.275 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.851     8.126    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.250 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           1.130     9.380    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.152     9.532 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.613    10.145    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_16_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.352    10.497 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.536    11.033    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_15_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I1_O)        0.348    11.381 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.297    14.679    D1_SEG_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    18.198 r  D1_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.198    D1_SEG[6]
    B5                                                                r  D1_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            D1_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.062ns  (logic 6.932ns (38.378%)  route 11.130ns (61.622%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.886     4.340    disp/index_cntr/SW_IBUF[1]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.152     4.492 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.420     4.912    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.348     5.260 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.493     5.754    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.150     5.904 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.046     6.949    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.326     7.275 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.851     8.126    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.250 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           1.130     9.380    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.152     9.532 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.613    10.145    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_16_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.352    10.497 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.862    11.359    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_15_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I2_O)        0.348    11.707 r  disp/index_cntr/D1_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.829    14.536    D1_SEG_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526    18.062 r  D1_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.062    D1_SEG[0]
    D7                                                                r  D1_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            D1_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.814ns  (logic 6.441ns (36.155%)  route 11.374ns (63.845%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.886     4.340    disp/index_cntr/SW_IBUF[1]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.152     4.492 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.420     4.912    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.348     5.260 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.493     5.754    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.150     5.904 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.046     6.949    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.326     7.275 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.851     8.126    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.250 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           1.130     9.380    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y49         LUT3 (Prop_lut3_I1_O)        0.124     9.504 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.594    10.098    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.124    10.222 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.133    11.355    disp/index_cntr/SW[0]
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.124    11.479 r  disp/index_cntr/D1_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.820    14.300    D1_SEG_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515    17.814 r  D1_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.814    D1_SEG[5]
    D6                                                                r  D1_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            D1_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.786ns  (logic 6.949ns (39.072%)  route 10.836ns (60.928%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.886     4.340    disp/index_cntr/SW_IBUF[1]
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.152     4.492 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.420     4.912    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_36_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.348     5.260 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.493     5.754    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_26_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I0_O)        0.150     5.904 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10/O
                         net (fo=16, routed)          1.046     6.949    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I4_O)        0.326     7.275 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.851     8.126    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_33_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.250 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           1.130     9.380    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I1_O)        0.152     9.532 f  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.613    10.145    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_16_0
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.352    10.497 r  disp/index_cntr/D1_SEG_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.864    11.361    disp/index_cntr/D1_SEG_OBUF[6]_inst_i_15_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.348    11.709 r  disp/index_cntr/D1_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.534    14.243    D1_SEG_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543    17.786 r  D1_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.786    D1_SEG[2]
    A5                                                                r  D1_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.205ns  (logic 5.239ns (46.755%)  route 5.966ns (53.245%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  SW_IBUF[1]_inst/O
                         net (fo=10, routed)          2.224     3.678    disp/index_cntr/SW_IBUF[1]
    SLICE_X65Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.802 f  disp/index_cntr/LD_OBUF[13]_inst_i_3/O
                         net (fo=2, routed)           0.797     4.599    disp/index_cntr/LD_OBUF[13]_inst_i_3_n_0
    SLICE_X65Y43         LUT3 (Prop_lut3_I0_O)        0.124     4.723 r  disp/index_cntr/LD_OBUF[13]_inst_i_2/O
                         net (fo=11, routed)          2.945     7.668    LD_OBUF[13]
    A3                   OBUF (Prop_obuf_I_O)         3.537    11.205 r  LD_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.205    LD[13]
    A3                                                                r  LD[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 5.243ns (49.844%)  route 5.276ns (50.156%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.064     3.517    SW_IBUF[2]
    SLICE_X64Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.641 r  LD_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.286     3.927    LD_OBUF[15]_inst_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.051 r  LD_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.926     6.977    LD_OBUF[15]
    A4                   OBUF (Prop_obuf_I_O)         3.542    10.519 r  LD_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.519    LD[15]
    A4                                                                r  LD[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/cycle_cntr/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/cycle_cntr/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE                         0.000     0.000 r  disp/cycle_cntr/cnt_reg[11]/C
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  disp/cycle_cntr/cnt_reg[11]/Q
                         net (fo=2, routed)           0.148     0.312    disp/cycle_cntr/cnt_reg[11]
    SLICE_X64Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  disp/cycle_cntr/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.357    disp/cycle_cntr/cnt[8]_i_2_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  disp/cycle_cntr/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    disp/cycle_cntr/cnt_reg[8]_i_1_n_4
    SLICE_X64Y59         FDCE                                         r  disp/cycle_cntr/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/cycle_cntr/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/cycle_cntr/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE                         0.000     0.000 r  disp/cycle_cntr/cnt_reg[3]/C
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  disp/cycle_cntr/cnt_reg[3]/Q
                         net (fo=2, routed)           0.149     0.313    disp/cycle_cntr/cnt_reg[3]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  disp/cycle_cntr/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.358    disp/cycle_cntr/cnt[0]_i_3_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  disp/cycle_cntr/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    disp/cycle_cntr/cnt_reg[0]_i_1_n_4
    SLICE_X64Y57         FDCE                                         r  disp/cycle_cntr/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/cycle_cntr/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/cycle_cntr/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE                         0.000     0.000 r  disp/cycle_cntr/cnt_reg[7]/C
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  disp/cycle_cntr/cnt_reg[7]/Q
                         net (fo=2, routed)           0.149     0.313    disp/cycle_cntr/cnt_reg[7]
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  disp/cycle_cntr/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    disp/cycle_cntr/cnt[4]_i_2_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  disp/cycle_cntr/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    disp/cycle_cntr/cnt_reg[4]_i_1_n_4
    SLICE_X64Y58         FDCE                                         r  disp/cycle_cntr/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/cycle_cntr/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/cycle_cntr/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE                         0.000     0.000 r  disp/cycle_cntr/cnt_reg[15]/C
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  disp/cycle_cntr/cnt_reg[15]/Q
                         net (fo=2, routed)           0.149     0.313    disp/cycle_cntr/cnt_reg[15]
    SLICE_X64Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  disp/cycle_cntr/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    disp/cycle_cntr/cnt[12]_i_2_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  disp/cycle_cntr/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    disp/cycle_cntr/cnt_reg[12]_i_1_n_4
    SLICE_X64Y60         FDCE                                         r  disp/cycle_cntr/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/index_cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/index_cntr/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.184ns (43.151%)  route 0.242ns (56.849%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE                         0.000     0.000 r  disp/index_cntr/cnt_reg[0]/C
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  disp/index_cntr/cnt_reg[0]/Q
                         net (fo=17, routed)          0.242     0.383    disp/index_cntr/cnt[0]
    SLICE_X65Y59         LUT3 (Prop_lut3_I0_O)        0.043     0.426 r  disp/index_cntr/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.426    disp/index_cntr/cnt[1]_i_1_n_0
    SLICE_X65Y59         FDCE                                         r  disp/index_cntr/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/index_cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/index_cntr/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.417%)  route 0.242ns (56.583%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE                         0.000     0.000 r  disp/index_cntr/cnt_reg[0]/C
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  disp/index_cntr/cnt_reg[0]/Q
                         net (fo=17, routed)          0.242     0.383    disp/index_cntr/cnt[0]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.428 r  disp/index_cntr/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    disp/index_cntr/cnt[0]_i_1_n_0
    SLICE_X65Y59         FDCE                                         r  disp/index_cntr/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/cycle_cntr/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/cycle_cntr/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE                         0.000     0.000 r  disp/cycle_cntr/cnt_reg[0]/C
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  disp/cycle_cntr/cnt_reg[0]/Q
                         net (fo=3, routed)           0.174     0.338    disp/cycle_cntr/cnt_reg[0]
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  disp/cycle_cntr/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     0.383    disp/cycle_cntr/cnt[0]_i_6_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  disp/cycle_cntr/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    disp/cycle_cntr/cnt_reg[0]_i_1_n_7
    SLICE_X64Y57         FDCE                                         r  disp/cycle_cntr/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/cycle_cntr/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/cycle_cntr/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE                         0.000     0.000 r  disp/cycle_cntr/cnt_reg[4]/C
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  disp/cycle_cntr/cnt_reg[4]/Q
                         net (fo=2, routed)           0.174     0.338    disp/cycle_cntr/cnt_reg[4]
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  disp/cycle_cntr/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     0.383    disp/cycle_cntr/cnt[4]_i_5_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  disp/cycle_cntr/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    disp/cycle_cntr/cnt_reg[4]_i_1_n_7
    SLICE_X64Y58         FDCE                                         r  disp/cycle_cntr/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/cycle_cntr/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/cycle_cntr/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE                         0.000     0.000 r  disp/cycle_cntr/cnt_reg[12]/C
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  disp/cycle_cntr/cnt_reg[12]/Q
                         net (fo=2, routed)           0.175     0.339    disp/cycle_cntr/cnt_reg[12]
    SLICE_X64Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  disp/cycle_cntr/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000     0.384    disp/cycle_cntr/cnt[12]_i_5_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  disp/cycle_cntr/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    disp/cycle_cntr/cnt_reg[12]_i_1_n_7
    SLICE_X64Y60         FDCE                                         r  disp/cycle_cntr/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/cycle_cntr/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp/cycle_cntr/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE                         0.000     0.000 r  disp/cycle_cntr/cnt_reg[8]/C
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  disp/cycle_cntr/cnt_reg[8]/Q
                         net (fo=2, routed)           0.175     0.339    disp/cycle_cntr/cnt_reg[8]
    SLICE_X64Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  disp/cycle_cntr/cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     0.384    disp/cycle_cntr/cnt[8]_i_5_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  disp/cycle_cntr/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    disp/cycle_cntr/cnt_reg[8]_i_1_n_7
    SLICE_X64Y59         FDCE                                         r  disp/cycle_cntr/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------





