// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/15/2020 15:32:33"

// 
// Device: Altera EP2C50F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ula (
	ALUctl,
	A,
	B,
	ALUOut,
	Zero);
input 	[2:0] ALUctl;
input 	[31:0] A;
input 	[31:0] B;
output 	[31:0] ALUOut;
output 	Zero;

// Design Ports Information
// ALUOut[0]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[1]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[2]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[3]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[4]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[8]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[9]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[10]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[11]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[12]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[13]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[14]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[15]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[16]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[17]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[18]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[19]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[20]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[21]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[22]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[23]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[24]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[25]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[26]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[27]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[28]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[29]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[30]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOut[31]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Zero	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUctl[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUctl[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUctl[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[8]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[9]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[10]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[11]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[11]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[12]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[12]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[13]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[13]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[14]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[14]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[15]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[15]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[16]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[16]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[17]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[17]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[18]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[18]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[19]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[19]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[20]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[20]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[21]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[21]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[22]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[22]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[23]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[23]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[24]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[24]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[25]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[25]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[26]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[26]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[27]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[27]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[28]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[28]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[29]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[29]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[30]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[30]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[31]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[31]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ula_v_fast.sdo");
// synopsys translate_on

wire \Add0~2_combout ;
wire \Add0~10_combout ;
wire \Add0~12_combout ;
wire \Add0~18_combout ;
wire \Add0~20_combout ;
wire \Add0~24_combout ;
wire \Add0~26_combout ;
wire \Add0~28_combout ;
wire \Add0~34_combout ;
wire \Add0~36_combout ;
wire \Add0~38_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \Equal0~10_combout ;
wire \Equal0~16_combout ;
wire \Equal0~19_combout ;
wire \Add0~0_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~2_combout ;
wire \Mux34~0_combout ;
wire \Mux34~0clkctrl_outclk ;
wire \ALUOut[0]$latch~combout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \ALUOut[1]$latch~combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \ALUOut[2]$latch~combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \ALUOut[3]$latch~combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \ALUOut[4]$latch~combout ;
wire \Mux4~0_combout ;
wire \Mux33~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~2_combout ;
wire \ALUOut[5]$latch~combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \ALUOut[6]$latch~combout ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \ALUOut[7]$latch~combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \ALUOut[8]$latch~combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \ALUOut[9]$latch~combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \ALUOut[10]$latch~combout ;
wire \Add0~17 ;
wire \Add0~19 ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \ALUOut[11]$latch~combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \ALUOut[12]$latch~combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \ALUOut[13]$latch~combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \ALUOut[14]$latch~combout ;
wire \Add0~23 ;
wire \Add0~25 ;
wire \Add0~27 ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \ALUOut[15]$latch~combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \ALUOut[16]$latch~combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \ALUOut[17]$latch~combout ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \ALUOut[18]$latch~combout ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \ALUOut[19]$latch~combout ;
wire \Add0~33 ;
wire \Add0~35 ;
wire \Add0~37 ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \ALUOut[20]$latch~combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \ALUOut[21]$latch~combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Mux24~0_combout ;
wire \Mux24~1_combout ;
wire \ALUOut[22]$latch~combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \ALUOut[23]$latch~combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Mux26~0_combout ;
wire \Mux26~1_combout ;
wire \ALUOut[24]$latch~combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Mux27~0_combout ;
wire \Mux27~1_combout ;
wire \ALUOut[25]$latch~combout ;
wire \Mux28~2_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Mux28~3_combout ;
wire \ALUOut[26]$latch~combout ;
wire \Mux29~2_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Mux29~3_combout ;
wire \ALUOut[27]$latch~combout ;
wire \Mux30~2_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Mux30~3_combout ;
wire \ALUOut[28]$latch~combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Mux31~2_combout ;
wire \Mux31~3_combout ;
wire \ALUOut[29]$latch~combout ;
wire \Mux32~2_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Mux32~3_combout ;
wire \ALUOut[30]$latch~combout ;
wire \Mux33~1_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Mux33~2_combout ;
wire \ALUOut[31]$latch~combout ;
wire \Equal0~15_combout ;
wire \Equal0~17_combout ;
wire \Equal0~18_combout ;
wire \Equal0~12_combout ;
wire \Equal0~11_combout ;
wire \Equal0~13_combout ;
wire \Equal0~14_combout ;
wire \Equal0~20_combout ;
wire \Equal0~7_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~9_combout ;
wire \Mux11~0_combout ;
wire \Zero$latch~combout ;
wire [31:0] \B~combout ;
wire [2:0] \ALUctl~combout ;
wire [31:0] \A~combout ;


// Location: LCCOMB_X48_Y43_N2
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\B~combout [1] & ((\A~combout [1] & (\Add0~1  & VCC)) # (!\A~combout [1] & (!\Add0~1 )))) # (!\B~combout [1] & ((\A~combout [1] & (!\Add0~1 )) # (!\A~combout [1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\B~combout [1] & (!\A~combout [1] & !\Add0~1 )) # (!\B~combout [1] & ((!\Add0~1 ) # (!\A~combout [1]))))

	.dataa(\B~combout [1]),
	.datab(\A~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\B~combout [5] & ((\A~combout [5] & (\Add0~9  & VCC)) # (!\A~combout [5] & (!\Add0~9 )))) # (!\B~combout [5] & ((\A~combout [5] & (!\Add0~9 )) # (!\A~combout [5] & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((\B~combout [5] & (!\A~combout [5] & !\Add0~9 )) # (!\B~combout [5] & ((!\Add0~9 ) # (!\A~combout [5]))))

	.dataa(\B~combout [5]),
	.datab(\A~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((\A~combout [6] $ (\B~combout [6] $ (!\Add0~11 )))) # (GND)
// \Add0~13  = CARRY((\A~combout [6] & ((\B~combout [6]) # (!\Add0~11 ))) # (!\A~combout [6] & (\B~combout [6] & !\Add0~11 )))

	.dataa(\A~combout [6]),
	.datab(\B~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N18
cycloneii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\A~combout [9] & ((\B~combout [9] & (\Add0~17  & VCC)) # (!\B~combout [9] & (!\Add0~17 )))) # (!\A~combout [9] & ((\B~combout [9] & (!\Add0~17 )) # (!\B~combout [9] & ((\Add0~17 ) # (GND)))))
// \Add0~19  = CARRY((\A~combout [9] & (!\B~combout [9] & !\Add0~17 )) # (!\A~combout [9] & ((!\Add0~17 ) # (!\B~combout [9]))))

	.dataa(\A~combout [9]),
	.datab(\B~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h9617;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = ((\A~combout [10] $ (\B~combout [10] $ (!\Add0~19 )))) # (GND)
// \Add0~21  = CARRY((\A~combout [10] & ((\B~combout [10]) # (!\Add0~19 ))) # (!\A~combout [10] & (\B~combout [10] & !\Add0~19 )))

	.dataa(\A~combout [10]),
	.datab(\B~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h698E;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = ((\A~combout [12] $ (\B~combout [12] $ (!\Add0~23 )))) # (GND)
// \Add0~25  = CARRY((\A~combout [12] & ((\B~combout [12]) # (!\Add0~23 ))) # (!\A~combout [12] & (\B~combout [12] & !\Add0~23 )))

	.dataa(\A~combout [12]),
	.datab(\B~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h698E;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\B~combout [13] & ((\A~combout [13] & (\Add0~25  & VCC)) # (!\A~combout [13] & (!\Add0~25 )))) # (!\B~combout [13] & ((\A~combout [13] & (!\Add0~25 )) # (!\A~combout [13] & ((\Add0~25 ) # (GND)))))
// \Add0~27  = CARRY((\B~combout [13] & (!\A~combout [13] & !\Add0~25 )) # (!\B~combout [13] & ((!\Add0~25 ) # (!\A~combout [13]))))

	.dataa(\B~combout [13]),
	.datab(\A~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h9617;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneii_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = ((\B~combout [14] $ (\A~combout [14] $ (!\Add0~27 )))) # (GND)
// \Add0~29  = CARRY((\B~combout [14] & ((\A~combout [14]) # (!\Add0~27 ))) # (!\B~combout [14] & (\A~combout [14] & !\Add0~27 )))

	.dataa(\B~combout [14]),
	.datab(\A~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h698E;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneii_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\A~combout [17] & ((\B~combout [17] & (\Add0~33  & VCC)) # (!\B~combout [17] & (!\Add0~33 )))) # (!\A~combout [17] & ((\B~combout [17] & (!\Add0~33 )) # (!\B~combout [17] & ((\Add0~33 ) # (GND)))))
// \Add0~35  = CARRY((\A~combout [17] & (!\B~combout [17] & !\Add0~33 )) # (!\A~combout [17] & ((!\Add0~33 ) # (!\B~combout [17]))))

	.dataa(\A~combout [17]),
	.datab(\B~combout [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h9617;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneii_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = ((\B~combout [18] $ (\A~combout [18] $ (!\Add0~35 )))) # (GND)
// \Add0~37  = CARRY((\B~combout [18] & ((\A~combout [18]) # (!\Add0~35 ))) # (!\B~combout [18] & (\A~combout [18] & !\Add0~35 )))

	.dataa(\B~combout [18]),
	.datab(\A~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h698E;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneii_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\A~combout [19] & ((\B~combout [19] & (\Add0~37  & VCC)) # (!\B~combout [19] & (!\Add0~37 )))) # (!\A~combout [19] & ((\B~combout [19] & (!\Add0~37 )) # (!\B~combout [19] & ((\Add0~37 ) # (GND)))))
// \Add0~39  = CARRY((\A~combout [19] & (!\B~combout [19] & !\Add0~37 )) # (!\A~combout [19] & ((!\Add0~37 ) # (!\B~combout [19]))))

	.dataa(\A~combout [19]),
	.datab(\B~combout [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h9617;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\A~combout [1] & (\B~combout [1] & (\B~combout [0] $ (!\A~combout [0])))) # (!\A~combout [1] & (!\B~combout [1] & (\B~combout [0] $ (!\A~combout [0]))))

	.dataa(\A~combout [1]),
	.datab(\B~combout [1]),
	.datac(\B~combout [0]),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h9009;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\A~combout [2] & (\B~combout [2] & (\B~combout [3] $ (!\A~combout [3])))) # (!\A~combout [2] & (!\B~combout [2] & (\B~combout [3] $ (!\A~combout [3]))))

	.dataa(\A~combout [2]),
	.datab(\B~combout [2]),
	.datac(\B~combout [3]),
	.datad(\A~combout [3]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h9009;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N0
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\B~combout [4] & (\A~combout [4] & (\A~combout [5] $ (!\B~combout [5])))) # (!\B~combout [4] & (!\A~combout [4] & (\A~combout [5] $ (!\B~combout [5]))))

	.dataa(\B~combout [4]),
	.datab(\A~combout [4]),
	.datac(\A~combout [5]),
	.datad(\B~combout [5]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h9009;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\A~combout [7] & (\B~combout [7] & (\B~combout [6] $ (!\A~combout [6])))) # (!\A~combout [7] & (!\B~combout [7] & (\B~combout [6] $ (!\A~combout [6]))))

	.dataa(\A~combout [7]),
	.datab(\B~combout [7]),
	.datac(\B~combout [6]),
	.datad(\A~combout [6]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h9009;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N10
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~3_combout  & (\Equal0~2_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N20
cycloneii_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\B~combout [15] & (\A~combout [15] & (\A~combout [14] $ (!\B~combout [14])))) # (!\B~combout [15] & (!\A~combout [15] & (\A~combout [14] $ (!\B~combout [14]))))

	.dataa(\B~combout [15]),
	.datab(\A~combout [14]),
	.datac(\A~combout [15]),
	.datad(\B~combout [14]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8421;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneii_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\B~combout [16] & (\A~combout [16] & (\B~combout [17] $ (!\A~combout [17])))) # (!\B~combout [16] & (!\A~combout [16] & (\B~combout [17] $ (!\A~combout [17]))))

	.dataa(\B~combout [16]),
	.datab(\B~combout [17]),
	.datac(\A~combout [17]),
	.datad(\A~combout [16]),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8241;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneii_lcell_comb \Equal0~16 (
// Equation(s):
// \Equal0~16_combout  = \A~combout [27] $ (\B~combout [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [27]),
	.datad(\B~combout [27]),
	.cin(gnd),
	.combout(\Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~16 .lut_mask = 16'h0FF0;
defparam \Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N16
cycloneii_lcell_comb \Equal0~19 (
// Equation(s):
// \Equal0~19_combout  = (\B~combout [30] & (\A~combout [30] & (\B~combout [31] $ (!\A~combout [31])))) # (!\B~combout [30] & (!\A~combout [30] & (\B~combout [31] $ (!\A~combout [31]))))

	.dataa(\B~combout [30]),
	.datab(\B~combout [31]),
	.datac(\A~combout [30]),
	.datad(\A~combout [31]),
	.cin(gnd),
	.combout(\Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~19 .lut_mask = 16'h8421;
defparam \Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[9]));
// synopsys translate_off
defparam \A[9]~I .input_async_reset = "none";
defparam \A[9]~I .input_power_up = "low";
defparam \A[9]~I .input_register_mode = "none";
defparam \A[9]~I .input_sync_reset = "none";
defparam \A[9]~I .oe_async_reset = "none";
defparam \A[9]~I .oe_power_up = "low";
defparam \A[9]~I .oe_register_mode = "none";
defparam \A[9]~I .oe_sync_reset = "none";
defparam \A[9]~I .operation_mode = "input";
defparam \A[9]~I .output_async_reset = "none";
defparam \A[9]~I .output_power_up = "low";
defparam \A[9]~I .output_register_mode = "none";
defparam \A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[11]));
// synopsys translate_off
defparam \B[11]~I .input_async_reset = "none";
defparam \B[11]~I .input_power_up = "low";
defparam \B[11]~I .input_register_mode = "none";
defparam \B[11]~I .input_sync_reset = "none";
defparam \B[11]~I .oe_async_reset = "none";
defparam \B[11]~I .oe_power_up = "low";
defparam \B[11]~I .oe_register_mode = "none";
defparam \B[11]~I .oe_sync_reset = "none";
defparam \B[11]~I .operation_mode = "input";
defparam \B[11]~I .output_async_reset = "none";
defparam \B[11]~I .output_power_up = "low";
defparam \B[11]~I .output_register_mode = "none";
defparam \B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[12]));
// synopsys translate_off
defparam \A[12]~I .input_async_reset = "none";
defparam \A[12]~I .input_power_up = "low";
defparam \A[12]~I .input_register_mode = "none";
defparam \A[12]~I .input_sync_reset = "none";
defparam \A[12]~I .oe_async_reset = "none";
defparam \A[12]~I .oe_power_up = "low";
defparam \A[12]~I .oe_register_mode = "none";
defparam \A[12]~I .oe_sync_reset = "none";
defparam \A[12]~I .operation_mode = "input";
defparam \A[12]~I .output_async_reset = "none";
defparam \A[12]~I .output_power_up = "low";
defparam \A[12]~I .output_register_mode = "none";
defparam \A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[14]));
// synopsys translate_off
defparam \B[14]~I .input_async_reset = "none";
defparam \B[14]~I .input_power_up = "low";
defparam \B[14]~I .input_register_mode = "none";
defparam \B[14]~I .input_sync_reset = "none";
defparam \B[14]~I .oe_async_reset = "none";
defparam \B[14]~I .oe_power_up = "low";
defparam \B[14]~I .oe_register_mode = "none";
defparam \B[14]~I .oe_sync_reset = "none";
defparam \B[14]~I .operation_mode = "input";
defparam \B[14]~I .output_async_reset = "none";
defparam \B[14]~I .output_power_up = "low";
defparam \B[14]~I .output_register_mode = "none";
defparam \B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[18]));
// synopsys translate_off
defparam \B[18]~I .input_async_reset = "none";
defparam \B[18]~I .input_power_up = "low";
defparam \B[18]~I .input_register_mode = "none";
defparam \B[18]~I .input_sync_reset = "none";
defparam \B[18]~I .oe_async_reset = "none";
defparam \B[18]~I .oe_power_up = "low";
defparam \B[18]~I .oe_register_mode = "none";
defparam \B[18]~I .oe_sync_reset = "none";
defparam \B[18]~I .operation_mode = "input";
defparam \B[18]~I .output_async_reset = "none";
defparam \B[18]~I .output_power_up = "low";
defparam \B[18]~I .output_register_mode = "none";
defparam \B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[21]));
// synopsys translate_off
defparam \B[21]~I .input_async_reset = "none";
defparam \B[21]~I .input_power_up = "low";
defparam \B[21]~I .input_register_mode = "none";
defparam \B[21]~I .input_sync_reset = "none";
defparam \B[21]~I .oe_async_reset = "none";
defparam \B[21]~I .oe_power_up = "low";
defparam \B[21]~I .oe_register_mode = "none";
defparam \B[21]~I .oe_sync_reset = "none";
defparam \B[21]~I .operation_mode = "input";
defparam \B[21]~I .output_async_reset = "none";
defparam \B[21]~I .output_power_up = "low";
defparam \B[21]~I .output_register_mode = "none";
defparam \B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[24]));
// synopsys translate_off
defparam \B[24]~I .input_async_reset = "none";
defparam \B[24]~I .input_power_up = "low";
defparam \B[24]~I .input_register_mode = "none";
defparam \B[24]~I .input_sync_reset = "none";
defparam \B[24]~I .oe_async_reset = "none";
defparam \B[24]~I .oe_power_up = "low";
defparam \B[24]~I .oe_register_mode = "none";
defparam \B[24]~I .oe_sync_reset = "none";
defparam \B[24]~I .operation_mode = "input";
defparam \B[24]~I .output_async_reset = "none";
defparam \B[24]~I .output_power_up = "low";
defparam \B[24]~I .output_register_mode = "none";
defparam \B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[31]));
// synopsys translate_off
defparam \B[31]~I .input_async_reset = "none";
defparam \B[31]~I .input_power_up = "low";
defparam \B[31]~I .input_register_mode = "none";
defparam \B[31]~I .input_sync_reset = "none";
defparam \B[31]~I .oe_async_reset = "none";
defparam \B[31]~I .oe_power_up = "low";
defparam \B[31]~I .oe_register_mode = "none";
defparam \B[31]~I .oe_sync_reset = "none";
defparam \B[31]~I .operation_mode = "input";
defparam \B[31]~I .output_async_reset = "none";
defparam \B[31]~I .output_power_up = "low";
defparam \B[31]~I .output_register_mode = "none";
defparam \B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N0
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\A~combout [0] & (\B~combout [0] $ (VCC))) # (!\A~combout [0] & (\B~combout [0] & VCC))
// \Add0~1  = CARRY((\A~combout [0] & \B~combout [0]))

	.dataa(\A~combout [0]),
	.datab(\B~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUctl[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUctl~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUctl[0]));
// synopsys translate_off
defparam \ALUctl[0]~I .input_async_reset = "none";
defparam \ALUctl[0]~I .input_power_up = "low";
defparam \ALUctl[0]~I .input_register_mode = "none";
defparam \ALUctl[0]~I .input_sync_reset = "none";
defparam \ALUctl[0]~I .oe_async_reset = "none";
defparam \ALUctl[0]~I .oe_power_up = "low";
defparam \ALUctl[0]~I .oe_register_mode = "none";
defparam \ALUctl[0]~I .oe_sync_reset = "none";
defparam \ALUctl[0]~I .operation_mode = "input";
defparam \ALUctl[0]~I .output_async_reset = "none";
defparam \ALUctl[0]~I .output_power_up = "low";
defparam \ALUctl[0]~I .output_register_mode = "none";
defparam \ALUctl[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\ALUctl~combout [1] & (\Add0~0_combout )) # (!\ALUctl~combout [1] & (((\ALUctl~combout [0] & \A~combout [1]))))

	.dataa(\ALUctl~combout [1]),
	.datab(\Add0~0_combout ),
	.datac(\ALUctl~combout [0]),
	.datad(\A~combout [1]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hD888;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUctl[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUctl~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUctl[1]));
// synopsys translate_off
defparam \ALUctl[1]~I .input_async_reset = "none";
defparam \ALUctl[1]~I .input_power_up = "low";
defparam \ALUctl[1]~I .input_register_mode = "none";
defparam \ALUctl[1]~I .input_sync_reset = "none";
defparam \ALUctl[1]~I .oe_async_reset = "none";
defparam \ALUctl[1]~I .oe_power_up = "low";
defparam \ALUctl[1]~I .oe_register_mode = "none";
defparam \ALUctl[1]~I .oe_sync_reset = "none";
defparam \ALUctl[1]~I .operation_mode = "input";
defparam \ALUctl[1]~I .output_async_reset = "none";
defparam \ALUctl[1]~I .output_power_up = "low";
defparam \ALUctl[1]~I .output_register_mode = "none";
defparam \ALUctl[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N6
cycloneii_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\ALUctl~combout [1] & ((!\ALUctl~combout [0]))) # (!\ALUctl~combout [1] & (\ALUctl~combout [2]))

	.dataa(\ALUctl~combout [2]),
	.datab(\ALUctl~combout [1]),
	.datac(\ALUctl~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'h2E2E;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneii_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\Mux9~1_combout  & ((\A~combout [0]))) # (!\Mux9~1_combout  & (\Mux9~0_combout ))

	.dataa(vcc),
	.datab(\Mux9~0_combout ),
	.datac(\A~combout [0]),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hF0CC;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N22
cycloneii_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\ALUctl~combout [2] $ (!\ALUctl~combout [0])) # (!\ALUctl~combout [1])

	.dataa(\ALUctl~combout [2]),
	.datab(\ALUctl~combout [1]),
	.datac(vcc),
	.datad(\ALUctl~combout [0]),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'hBB77;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \Mux34~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Mux34~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux34~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux34~0clkctrl .clock_type = "global clock";
defparam \Mux34~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneii_lcell_comb \ALUOut[0]$latch (
// Equation(s):
// \ALUOut[0]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux9~2_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[0]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[0]$latch~combout ),
	.datac(\Mux9~2_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[0]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\ALUctl~combout [1] & (\Add0~2_combout )) # (!\ALUctl~combout [1] & (((\ALUctl~combout [0] & \A~combout [2]))))

	.dataa(\Add0~2_combout ),
	.datab(\ALUctl~combout [1]),
	.datac(\ALUctl~combout [0]),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hB888;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mux9~1_combout  & (\A~combout [1])) # (!\Mux9~1_combout  & ((\Mux8~0_combout )))

	.dataa(\A~combout [1]),
	.datab(\Mux8~0_combout ),
	.datac(vcc),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hAACC;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneii_lcell_comb \ALUOut[1]$latch (
// Equation(s):
// \ALUOut[1]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux8~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[1]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[1]$latch~combout ),
	.datac(\Mux8~1_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[1]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N4
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\A~combout [2] $ (\B~combout [2] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\A~combout [2] & ((\B~combout [2]) # (!\Add0~3 ))) # (!\A~combout [2] & (\B~combout [2] & !\Add0~3 )))

	.dataa(\A~combout [2]),
	.datab(\B~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\ALUctl~combout [1] & (((\Add0~4_combout )))) # (!\ALUctl~combout [1] & (\A~combout [3] & (\ALUctl~combout [0])))

	.dataa(\ALUctl~combout [1]),
	.datab(\A~combout [3]),
	.datac(\ALUctl~combout [0]),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hEA40;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux9~1_combout  & (\A~combout [2])) # (!\Mux9~1_combout  & ((\Mux7~0_combout )))

	.dataa(\A~combout [2]),
	.datab(\Mux7~0_combout ),
	.datac(vcc),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hAACC;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneii_lcell_comb \ALUOut[2]$latch (
// Equation(s):
// \ALUOut[2]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux7~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[2]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[2]$latch~combout ),
	.datac(\Mux7~1_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[2]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N6
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\B~combout [3] & ((\A~combout [3] & (\Add0~5  & VCC)) # (!\A~combout [3] & (!\Add0~5 )))) # (!\B~combout [3] & ((\A~combout [3] & (!\Add0~5 )) # (!\A~combout [3] & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((\B~combout [3] & (!\A~combout [3] & !\Add0~5 )) # (!\B~combout [3] & ((!\Add0~5 ) # (!\A~combout [3]))))

	.dataa(\B~combout [3]),
	.datab(\A~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\ALUctl~combout [1] & (((\Add0~6_combout )))) # (!\ALUctl~combout [1] & (\A~combout [4] & (\ALUctl~combout [0])))

	.dataa(\ALUctl~combout [1]),
	.datab(\A~combout [4]),
	.datac(\ALUctl~combout [0]),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hEA40;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux9~1_combout  & ((\A~combout [3]))) # (!\Mux9~1_combout  & (\Mux6~0_combout ))

	.dataa(vcc),
	.datab(\Mux6~0_combout ),
	.datac(\A~combout [3]),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hF0CC;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneii_lcell_comb \ALUOut[3]$latch (
// Equation(s):
// \ALUOut[3]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Mux6~1_combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\ALUOut[3]$latch~combout )))

	.dataa(\Mux6~1_combout ),
	.datab(\ALUOut[3]$latch~combout ),
	.datac(vcc),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[3]$latch .lut_mask = 16'hAACC;
defparam \ALUOut[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((\A~combout [4] $ (\B~combout [4] $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((\A~combout [4] & ((\B~combout [4]) # (!\Add0~7 ))) # (!\A~combout [4] & (\B~combout [4] & !\Add0~7 )))

	.dataa(\A~combout [4]),
	.datab(\B~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\ALUctl~combout [1] & (((\Add0~8_combout )))) # (!\ALUctl~combout [1] & (\A~combout [5] & (\ALUctl~combout [0])))

	.dataa(\A~combout [5]),
	.datab(\ALUctl~combout [1]),
	.datac(\ALUctl~combout [0]),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hEC20;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
cycloneii_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux9~1_combout  & (\A~combout [4])) # (!\Mux9~1_combout  & ((\Mux5~0_combout )))

	.dataa(vcc),
	.datab(\A~combout [4]),
	.datac(\Mux9~1_combout ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hCFC0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N4
cycloneii_lcell_comb \ALUOut[4]$latch (
// Equation(s):
// \ALUOut[4]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Mux5~1_combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\ALUOut[4]$latch~combout )))

	.dataa(\Mux5~1_combout ),
	.datab(vcc),
	.datac(\ALUOut[4]$latch~combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[4]$latch .lut_mask = 16'hAAF0;
defparam \ALUOut[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUctl[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUctl~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUctl[2]));
// synopsys translate_off
defparam \ALUctl[2]~I .input_async_reset = "none";
defparam \ALUctl[2]~I .input_power_up = "low";
defparam \ALUctl[2]~I .input_register_mode = "none";
defparam \ALUctl[2]~I .input_sync_reset = "none";
defparam \ALUctl[2]~I .oe_async_reset = "none";
defparam \ALUctl[2]~I .oe_power_up = "low";
defparam \ALUctl[2]~I .oe_register_mode = "none";
defparam \ALUctl[2]~I .oe_sync_reset = "none";
defparam \ALUctl[2]~I .operation_mode = "input";
defparam \ALUctl[2]~I .output_async_reset = "none";
defparam \ALUctl[2]~I .output_power_up = "low";
defparam \ALUctl[2]~I .output_register_mode = "none";
defparam \ALUctl[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\ALUctl~combout [1] & (!\ALUctl~combout [2] & \ALUctl~combout [0]))

	.dataa(vcc),
	.datab(\ALUctl~combout [1]),
	.datac(\ALUctl~combout [2]),
	.datad(\ALUctl~combout [0]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h0300;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneii_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (\ALUctl~combout [1] & \ALUctl~combout [0])

	.dataa(vcc),
	.datab(\ALUctl~combout [1]),
	.datac(vcc),
	.datad(\ALUctl~combout [0]),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'hCC00;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Add0~10_combout  & ((\Mux33~0_combout ) # ((\A~combout [6] & \Mux4~0_combout )))) # (!\Add0~10_combout  & (\A~combout [6] & (\Mux4~0_combout )))

	.dataa(\Add0~10_combout ),
	.datab(\A~combout [6]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hEAC0;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneii_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\Mux4~1_combout ) # ((\A~combout [5] & \Mux9~1_combout ))

	.dataa(\A~combout [5]),
	.datab(vcc),
	.datac(\Mux4~1_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hFAF0;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneii_lcell_comb \ALUOut[5]$latch (
// Equation(s):
// \ALUOut[5]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux4~2_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[5]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[5]$latch~combout ),
	.datac(\Mux4~2_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[5]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N24
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Add0~12_combout  & ((\Mux33~0_combout ) # ((\Mux4~0_combout  & \A~combout [7])))) # (!\Add0~12_combout  & (\Mux4~0_combout  & (\A~combout [7])))

	.dataa(\Add0~12_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\A~combout [7]),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hEAC0;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
cycloneii_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout ) # ((\A~combout [6] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [6]),
	.datac(\Mux9~1_combout ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hFFC0;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N2
cycloneii_lcell_comb \ALUOut[6]$latch (
// Equation(s):
// \ALUOut[6]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux3~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[6]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[6]$latch~combout ),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALUOut[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[6]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\A~combout [7] & ((\B~combout [7] & (\Add0~13  & VCC)) # (!\B~combout [7] & (!\Add0~13 )))) # (!\A~combout [7] & ((\B~combout [7] & (!\Add0~13 )) # (!\B~combout [7] & ((\Add0~13 ) # (GND)))))
// \Add0~15  = CARRY((\A~combout [7] & (!\B~combout [7] & !\Add0~13 )) # (!\A~combout [7] & ((!\Add0~13 ) # (!\B~combout [7]))))

	.dataa(\A~combout [7]),
	.datab(\B~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[8]));
// synopsys translate_off
defparam \A[8]~I .input_async_reset = "none";
defparam \A[8]~I .input_power_up = "low";
defparam \A[8]~I .input_register_mode = "none";
defparam \A[8]~I .input_sync_reset = "none";
defparam \A[8]~I .oe_async_reset = "none";
defparam \A[8]~I .oe_power_up = "low";
defparam \A[8]~I .oe_register_mode = "none";
defparam \A[8]~I .oe_sync_reset = "none";
defparam \A[8]~I .operation_mode = "input";
defparam \A[8]~I .output_async_reset = "none";
defparam \A[8]~I .output_power_up = "low";
defparam \A[8]~I .output_register_mode = "none";
defparam \A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N20
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Mux33~0_combout  & ((\Add0~14_combout ) # ((\Mux4~0_combout  & \A~combout [8])))) # (!\Mux33~0_combout  & (((\Mux4~0_combout  & \A~combout [8]))))

	.dataa(\Mux33~0_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Mux4~0_combout ),
	.datad(\A~combout [8]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hF888;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N30
cycloneii_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux2~0_combout ) # ((\A~combout [7] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [7]),
	.datac(\Mux9~1_combout ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hFFC0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N12
cycloneii_lcell_comb \ALUOut[7]$latch (
// Equation(s):
// \ALUOut[7]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux2~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[7]$latch~combout ))

	.dataa(\ALUOut[7]$latch~combout ),
	.datab(\Mux2~1_combout ),
	.datac(vcc),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[7]$latch .lut_mask = 16'hCCAA;
defparam \ALUOut[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneii_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = ((\B~combout [8] $ (\A~combout [8] $ (!\Add0~15 )))) # (GND)
// \Add0~17  = CARRY((\B~combout [8] & ((\A~combout [8]) # (!\Add0~15 ))) # (!\B~combout [8] & (\A~combout [8] & !\Add0~15 )))

	.dataa(\B~combout [8]),
	.datab(\A~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h698E;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\A~combout [9] & ((\Mux4~0_combout ) # ((\Add0~16_combout  & \Mux33~0_combout )))) # (!\A~combout [9] & (\Add0~16_combout  & (\Mux33~0_combout )))

	.dataa(\A~combout [9]),
	.datab(\Add0~16_combout ),
	.datac(\Mux33~0_combout ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hEAC0;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N24
cycloneii_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout ) # ((\A~combout [8] & \Mux9~1_combout ))

	.dataa(\A~combout [8]),
	.datab(vcc),
	.datac(\Mux1~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hFAF0;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
cycloneii_lcell_comb \ALUOut[8]$latch (
// Equation(s):
// \ALUOut[8]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux1~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[8]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[8]$latch~combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[8]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[10]));
// synopsys translate_off
defparam \A[10]~I .input_async_reset = "none";
defparam \A[10]~I .input_power_up = "low";
defparam \A[10]~I .input_register_mode = "none";
defparam \A[10]~I .input_sync_reset = "none";
defparam \A[10]~I .oe_async_reset = "none";
defparam \A[10]~I .oe_power_up = "low";
defparam \A[10]~I .oe_register_mode = "none";
defparam \A[10]~I .oe_sync_reset = "none";
defparam \A[10]~I .operation_mode = "input";
defparam \A[10]~I .output_async_reset = "none";
defparam \A[10]~I .output_power_up = "low";
defparam \A[10]~I .output_register_mode = "none";
defparam \A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Add0~18_combout  & ((\Mux33~0_combout ) # ((\Mux4~0_combout  & \A~combout [10])))) # (!\Add0~18_combout  & (\Mux4~0_combout  & (\A~combout [10])))

	.dataa(\Add0~18_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\A~combout [10]),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hEAC0;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N8
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout ) # ((\A~combout [9] & \Mux9~1_combout ))

	.dataa(\A~combout [9]),
	.datab(vcc),
	.datac(\Mux9~1_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hFFA0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N28
cycloneii_lcell_comb \ALUOut[9]$latch (
// Equation(s):
// \ALUOut[9]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux0~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[9]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[9]$latch~combout ),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALUOut[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[9]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[11]));
// synopsys translate_off
defparam \A[11]~I .input_async_reset = "none";
defparam \A[11]~I .input_power_up = "low";
defparam \A[11]~I .input_register_mode = "none";
defparam \A[11]~I .input_sync_reset = "none";
defparam \A[11]~I .oe_async_reset = "none";
defparam \A[11]~I .oe_power_up = "low";
defparam \A[11]~I .oe_register_mode = "none";
defparam \A[11]~I .oe_sync_reset = "none";
defparam \A[11]~I .operation_mode = "input";
defparam \A[11]~I .output_async_reset = "none";
defparam \A[11]~I .output_power_up = "low";
defparam \A[11]~I .output_register_mode = "none";
defparam \A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N24
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\Add0~20_combout  & ((\Mux33~0_combout ) # ((\A~combout [11] & \Mux4~0_combout )))) # (!\Add0~20_combout  & (\A~combout [11] & (\Mux4~0_combout )))

	.dataa(\Add0~20_combout ),
	.datab(\A~combout [11]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hEAC0;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N18
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux12~0_combout ) # ((\A~combout [10] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [10]),
	.datac(\Mux9~1_combout ),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hFFC0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N14
cycloneii_lcell_comb \ALUOut[10]$latch (
// Equation(s):
// \ALUOut[10]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Mux12~1_combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\ALUOut[10]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux12~1_combout ),
	.datac(\ALUOut[10]$latch~combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[10]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[10]$latch .lut_mask = 16'hCCF0;
defparam \ALUOut[10]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[10]));
// synopsys translate_off
defparam \B[10]~I .input_async_reset = "none";
defparam \B[10]~I .input_power_up = "low";
defparam \B[10]~I .input_register_mode = "none";
defparam \B[10]~I .input_sync_reset = "none";
defparam \B[10]~I .oe_async_reset = "none";
defparam \B[10]~I .oe_power_up = "low";
defparam \B[10]~I .oe_register_mode = "none";
defparam \B[10]~I .oe_sync_reset = "none";
defparam \B[10]~I .operation_mode = "input";
defparam \B[10]~I .output_async_reset = "none";
defparam \B[10]~I .output_power_up = "low";
defparam \B[10]~I .output_register_mode = "none";
defparam \B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[9]));
// synopsys translate_off
defparam \B[9]~I .input_async_reset = "none";
defparam \B[9]~I .input_power_up = "low";
defparam \B[9]~I .input_register_mode = "none";
defparam \B[9]~I .input_sync_reset = "none";
defparam \B[9]~I .oe_async_reset = "none";
defparam \B[9]~I .oe_power_up = "low";
defparam \B[9]~I .oe_register_mode = "none";
defparam \B[9]~I .oe_sync_reset = "none";
defparam \B[9]~I .operation_mode = "input";
defparam \B[9]~I .output_async_reset = "none";
defparam \B[9]~I .output_power_up = "low";
defparam \B[9]~I .output_register_mode = "none";
defparam \B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneii_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\B~combout [11] & ((\A~combout [11] & (\Add0~21  & VCC)) # (!\A~combout [11] & (!\Add0~21 )))) # (!\B~combout [11] & ((\A~combout [11] & (!\Add0~21 )) # (!\A~combout [11] & ((\Add0~21 ) # (GND)))))
// \Add0~23  = CARRY((\B~combout [11] & (!\A~combout [11] & !\Add0~21 )) # (!\B~combout [11] & ((!\Add0~21 ) # (!\A~combout [11]))))

	.dataa(\B~combout [11]),
	.datab(\A~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h9617;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N16
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\A~combout [12] & ((\Mux4~0_combout ) # ((\Add0~22_combout  & \Mux33~0_combout )))) # (!\A~combout [12] & (\Add0~22_combout  & ((\Mux33~0_combout ))))

	.dataa(\A~combout [12]),
	.datab(\Add0~22_combout ),
	.datac(\Mux4~0_combout ),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hECA0;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N22
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout ) # ((\A~combout [11] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [11]),
	.datac(\Mux9~1_combout ),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hFFC0;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N28
cycloneii_lcell_comb \ALUOut[11]$latch (
// Equation(s):
// \ALUOut[11]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Mux13~1_combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\ALUOut[11]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux13~1_combout ),
	.datac(\ALUOut[11]$latch~combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[11]$latch .lut_mask = 16'hCCF0;
defparam \ALUOut[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[13]));
// synopsys translate_off
defparam \A[13]~I .input_async_reset = "none";
defparam \A[13]~I .input_power_up = "low";
defparam \A[13]~I .input_register_mode = "none";
defparam \A[13]~I .input_sync_reset = "none";
defparam \A[13]~I .oe_async_reset = "none";
defparam \A[13]~I .oe_power_up = "low";
defparam \A[13]~I .oe_register_mode = "none";
defparam \A[13]~I .oe_sync_reset = "none";
defparam \A[13]~I .operation_mode = "input";
defparam \A[13]~I .output_async_reset = "none";
defparam \A[13]~I .output_power_up = "low";
defparam \A[13]~I .output_register_mode = "none";
defparam \A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N4
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\Add0~24_combout  & ((\Mux33~0_combout ) # ((\Mux4~0_combout  & \A~combout [13])))) # (!\Add0~24_combout  & (\Mux4~0_combout  & (\A~combout [13])))

	.dataa(\Add0~24_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\A~combout [13]),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hEAC0;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N2
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\Mux14~0_combout ) # ((\A~combout [12] & \Mux9~1_combout ))

	.dataa(\A~combout [12]),
	.datab(vcc),
	.datac(\Mux9~1_combout ),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hFFA0;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N6
cycloneii_lcell_comb \ALUOut[12]$latch (
// Equation(s):
// \ALUOut[12]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Mux14~1_combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\ALUOut[12]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux14~1_combout ),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\ALUOut[12]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[12]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[12]$latch .lut_mask = 16'hCFC0;
defparam \ALUOut[12]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[14]));
// synopsys translate_off
defparam \A[14]~I .input_async_reset = "none";
defparam \A[14]~I .input_power_up = "low";
defparam \A[14]~I .input_register_mode = "none";
defparam \A[14]~I .input_sync_reset = "none";
defparam \A[14]~I .oe_async_reset = "none";
defparam \A[14]~I .oe_power_up = "low";
defparam \A[14]~I .oe_register_mode = "none";
defparam \A[14]~I .oe_sync_reset = "none";
defparam \A[14]~I .operation_mode = "input";
defparam \A[14]~I .output_async_reset = "none";
defparam \A[14]~I .output_power_up = "low";
defparam \A[14]~I .output_register_mode = "none";
defparam \A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N8
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Add0~26_combout  & ((\Mux33~0_combout ) # ((\Mux4~0_combout  & \A~combout [14])))) # (!\Add0~26_combout  & (\Mux4~0_combout  & (\A~combout [14])))

	.dataa(\Add0~26_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\A~combout [14]),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hEAC0;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N26
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux15~0_combout ) # ((\A~combout [13] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [13]),
	.datac(\Mux9~1_combout ),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hFFC0;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N0
cycloneii_lcell_comb \ALUOut[13]$latch (
// Equation(s):
// \ALUOut[13]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Mux15~1_combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\ALUOut[13]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux15~1_combout ),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\ALUOut[13]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[13]$latch .lut_mask = 16'hCFC0;
defparam \ALUOut[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[15]));
// synopsys translate_off
defparam \A[15]~I .input_async_reset = "none";
defparam \A[15]~I .input_power_up = "low";
defparam \A[15]~I .input_register_mode = "none";
defparam \A[15]~I .input_sync_reset = "none";
defparam \A[15]~I .oe_async_reset = "none";
defparam \A[15]~I .oe_power_up = "low";
defparam \A[15]~I .oe_register_mode = "none";
defparam \A[15]~I .oe_sync_reset = "none";
defparam \A[15]~I .operation_mode = "input";
defparam \A[15]~I .output_async_reset = "none";
defparam \A[15]~I .output_power_up = "low";
defparam \A[15]~I .output_register_mode = "none";
defparam \A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Add0~28_combout  & ((\Mux33~0_combout ) # ((\A~combout [15] & \Mux4~0_combout )))) # (!\Add0~28_combout  & (\A~combout [15] & (\Mux4~0_combout )))

	.dataa(\Add0~28_combout ),
	.datab(\A~combout [15]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hEAC0;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneii_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout ) # ((\A~combout [14] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [14]),
	.datac(\Mux9~1_combout ),
	.datad(\Mux16~0_combout ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hFFC0;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N10
cycloneii_lcell_comb \ALUOut[14]$latch (
// Equation(s):
// \ALUOut[14]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Mux16~1_combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\ALUOut[14]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux16~1_combout ),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\ALUOut[14]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[14]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[14]$latch .lut_mask = 16'hCFC0;
defparam \ALUOut[14]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[15]));
// synopsys translate_off
defparam \B[15]~I .input_async_reset = "none";
defparam \B[15]~I .input_power_up = "low";
defparam \B[15]~I .input_register_mode = "none";
defparam \B[15]~I .input_sync_reset = "none";
defparam \B[15]~I .oe_async_reset = "none";
defparam \B[15]~I .oe_power_up = "low";
defparam \B[15]~I .oe_register_mode = "none";
defparam \B[15]~I .oe_sync_reset = "none";
defparam \B[15]~I .operation_mode = "input";
defparam \B[15]~I .output_async_reset = "none";
defparam \B[15]~I .output_power_up = "low";
defparam \B[15]~I .output_register_mode = "none";
defparam \B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[12]));
// synopsys translate_off
defparam \B[12]~I .input_async_reset = "none";
defparam \B[12]~I .input_power_up = "low";
defparam \B[12]~I .input_register_mode = "none";
defparam \B[12]~I .input_sync_reset = "none";
defparam \B[12]~I .oe_async_reset = "none";
defparam \B[12]~I .oe_power_up = "low";
defparam \B[12]~I .oe_register_mode = "none";
defparam \B[12]~I .oe_sync_reset = "none";
defparam \B[12]~I .operation_mode = "input";
defparam \B[12]~I .output_async_reset = "none";
defparam \B[12]~I .output_power_up = "low";
defparam \B[12]~I .output_register_mode = "none";
defparam \B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\A~combout [15] & ((\B~combout [15] & (\Add0~29  & VCC)) # (!\B~combout [15] & (!\Add0~29 )))) # (!\A~combout [15] & ((\B~combout [15] & (!\Add0~29 )) # (!\B~combout [15] & ((\Add0~29 ) # (GND)))))
// \Add0~31  = CARRY((\A~combout [15] & (!\B~combout [15] & !\Add0~29 )) # (!\A~combout [15] & ((!\Add0~29 ) # (!\B~combout [15]))))

	.dataa(\A~combout [15]),
	.datab(\B~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h9617;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\A~combout [16] & ((\Mux4~0_combout ) # ((\Add0~30_combout  & \Mux33~0_combout )))) # (!\A~combout [16] & (((\Add0~30_combout  & \Mux33~0_combout ))))

	.dataa(\A~combout [16]),
	.datab(\Mux4~0_combout ),
	.datac(\Add0~30_combout ),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hF888;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneii_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux17~0_combout ) # ((\Mux9~1_combout  & \A~combout [15]))

	.dataa(\Mux9~1_combout ),
	.datab(\Mux17~0_combout ),
	.datac(vcc),
	.datad(\A~combout [15]),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hEECC;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneii_lcell_comb \ALUOut[15]$latch (
// Equation(s):
// \ALUOut[15]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux17~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[15]$latch~combout ))

	.dataa(\ALUOut[15]$latch~combout ),
	.datab(\Mux17~1_combout ),
	.datac(vcc),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[15]$latch .lut_mask = 16'hCCAA;
defparam \ALUOut[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[16]));
// synopsys translate_off
defparam \B[16]~I .input_async_reset = "none";
defparam \B[16]~I .input_power_up = "low";
defparam \B[16]~I .input_register_mode = "none";
defparam \B[16]~I .input_sync_reset = "none";
defparam \B[16]~I .oe_async_reset = "none";
defparam \B[16]~I .oe_power_up = "low";
defparam \B[16]~I .oe_register_mode = "none";
defparam \B[16]~I .oe_sync_reset = "none";
defparam \B[16]~I .operation_mode = "input";
defparam \B[16]~I .output_async_reset = "none";
defparam \B[16]~I .output_power_up = "low";
defparam \B[16]~I .output_register_mode = "none";
defparam \B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneii_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = ((\A~combout [16] $ (\B~combout [16] $ (!\Add0~31 )))) # (GND)
// \Add0~33  = CARRY((\A~combout [16] & ((\B~combout [16]) # (!\Add0~31 ))) # (!\A~combout [16] & (\B~combout [16] & !\Add0~31 )))

	.dataa(\A~combout [16]),
	.datab(\B~combout [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h698E;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\A~combout [17] & ((\Mux4~0_combout ) # ((\Add0~32_combout  & \Mux33~0_combout )))) # (!\A~combout [17] & (((\Add0~32_combout  & \Mux33~0_combout ))))

	.dataa(\A~combout [17]),
	.datab(\Mux4~0_combout ),
	.datac(\Add0~32_combout ),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hF888;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[16]));
// synopsys translate_off
defparam \A[16]~I .input_async_reset = "none";
defparam \A[16]~I .input_power_up = "low";
defparam \A[16]~I .input_register_mode = "none";
defparam \A[16]~I .input_sync_reset = "none";
defparam \A[16]~I .oe_async_reset = "none";
defparam \A[16]~I .oe_power_up = "low";
defparam \A[16]~I .oe_register_mode = "none";
defparam \A[16]~I .oe_sync_reset = "none";
defparam \A[16]~I .operation_mode = "input";
defparam \A[16]~I .output_async_reset = "none";
defparam \A[16]~I .output_power_up = "low";
defparam \A[16]~I .output_register_mode = "none";
defparam \A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N28
cycloneii_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux18~0_combout ) # ((\Mux9~1_combout  & \A~combout [16]))

	.dataa(\Mux9~1_combout ),
	.datab(\Mux18~0_combout ),
	.datac(\A~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hECEC;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneii_lcell_comb \ALUOut[16]$latch (
// Equation(s):
// \ALUOut[16]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Mux18~1_combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\ALUOut[16]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux18~1_combout ),
	.datac(\ALUOut[16]$latch~combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[16]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[16]$latch .lut_mask = 16'hCCF0;
defparam \ALUOut[16]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[18]));
// synopsys translate_off
defparam \A[18]~I .input_async_reset = "none";
defparam \A[18]~I .input_power_up = "low";
defparam \A[18]~I .input_register_mode = "none";
defparam \A[18]~I .input_sync_reset = "none";
defparam \A[18]~I .oe_async_reset = "none";
defparam \A[18]~I .oe_power_up = "low";
defparam \A[18]~I .oe_register_mode = "none";
defparam \A[18]~I .oe_sync_reset = "none";
defparam \A[18]~I .operation_mode = "input";
defparam \A[18]~I .output_async_reset = "none";
defparam \A[18]~I .output_power_up = "low";
defparam \A[18]~I .output_register_mode = "none";
defparam \A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N30
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\Add0~34_combout  & ((\Mux33~0_combout ) # ((\Mux4~0_combout  & \A~combout [18])))) # (!\Add0~34_combout  & (\Mux4~0_combout  & (\A~combout [18])))

	.dataa(\Add0~34_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\A~combout [18]),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hEAC0;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[17]));
// synopsys translate_off
defparam \A[17]~I .input_async_reset = "none";
defparam \A[17]~I .input_power_up = "low";
defparam \A[17]~I .input_register_mode = "none";
defparam \A[17]~I .input_sync_reset = "none";
defparam \A[17]~I .oe_async_reset = "none";
defparam \A[17]~I .oe_power_up = "low";
defparam \A[17]~I .oe_register_mode = "none";
defparam \A[17]~I .oe_sync_reset = "none";
defparam \A[17]~I .operation_mode = "input";
defparam \A[17]~I .output_async_reset = "none";
defparam \A[17]~I .output_power_up = "low";
defparam \A[17]~I .output_register_mode = "none";
defparam \A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N8
cycloneii_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux19~0_combout ) # ((\Mux9~1_combout  & \A~combout [17]))

	.dataa(\Mux9~1_combout ),
	.datab(\Mux19~0_combout ),
	.datac(\A~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hECEC;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N6
cycloneii_lcell_comb \ALUOut[17]$latch (
// Equation(s):
// \ALUOut[17]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux19~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[17]$latch~combout ))

	.dataa(\ALUOut[17]$latch~combout ),
	.datab(\Mux19~1_combout ),
	.datac(vcc),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[17]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[17]$latch .lut_mask = 16'hCCAA;
defparam \ALUOut[17]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[19]));
// synopsys translate_off
defparam \A[19]~I .input_async_reset = "none";
defparam \A[19]~I .input_power_up = "low";
defparam \A[19]~I .input_register_mode = "none";
defparam \A[19]~I .input_sync_reset = "none";
defparam \A[19]~I .oe_async_reset = "none";
defparam \A[19]~I .oe_power_up = "low";
defparam \A[19]~I .oe_register_mode = "none";
defparam \A[19]~I .oe_sync_reset = "none";
defparam \A[19]~I .operation_mode = "input";
defparam \A[19]~I .output_async_reset = "none";
defparam \A[19]~I .output_power_up = "low";
defparam \A[19]~I .output_register_mode = "none";
defparam \A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\Add0~36_combout  & ((\Mux33~0_combout ) # ((\A~combout [19] & \Mux4~0_combout )))) # (!\Add0~36_combout  & (\A~combout [19] & ((\Mux4~0_combout ))))

	.dataa(\Add0~36_combout ),
	.datab(\A~combout [19]),
	.datac(\Mux33~0_combout ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hECA0;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneii_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux20~0_combout ) # ((\A~combout [18] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [18]),
	.datac(\Mux20~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hFCF0;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneii_lcell_comb \ALUOut[18]$latch (
// Equation(s):
// \ALUOut[18]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux20~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[18]$latch~combout ))

	.dataa(\ALUOut[18]$latch~combout ),
	.datab(vcc),
	.datac(\Mux20~1_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[18]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[18]$latch .lut_mask = 16'hF0AA;
defparam \ALUOut[18]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[20]));
// synopsys translate_off
defparam \A[20]~I .input_async_reset = "none";
defparam \A[20]~I .input_power_up = "low";
defparam \A[20]~I .input_register_mode = "none";
defparam \A[20]~I .input_sync_reset = "none";
defparam \A[20]~I .oe_async_reset = "none";
defparam \A[20]~I .oe_power_up = "low";
defparam \A[20]~I .oe_register_mode = "none";
defparam \A[20]~I .oe_sync_reset = "none";
defparam \A[20]~I .operation_mode = "input";
defparam \A[20]~I .output_async_reset = "none";
defparam \A[20]~I .output_power_up = "low";
defparam \A[20]~I .output_register_mode = "none";
defparam \A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\Add0~38_combout  & ((\Mux33~0_combout ) # ((\A~combout [20] & \Mux4~0_combout )))) # (!\Add0~38_combout  & (\A~combout [20] & ((\Mux4~0_combout ))))

	.dataa(\Add0~38_combout ),
	.datab(\A~combout [20]),
	.datac(\Mux33~0_combout ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hECA0;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneii_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\Mux21~0_combout ) # ((\A~combout [19] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [19]),
	.datac(\Mux21~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hFCF0;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneii_lcell_comb \ALUOut[19]$latch (
// Equation(s):
// \ALUOut[19]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux21~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[19]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[19]$latch~combout ),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\ALUOut[19]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[19]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[19]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[21]));
// synopsys translate_off
defparam \A[21]~I .input_async_reset = "none";
defparam \A[21]~I .input_power_up = "low";
defparam \A[21]~I .input_register_mode = "none";
defparam \A[21]~I .input_sync_reset = "none";
defparam \A[21]~I .oe_async_reset = "none";
defparam \A[21]~I .oe_power_up = "low";
defparam \A[21]~I .oe_register_mode = "none";
defparam \A[21]~I .oe_sync_reset = "none";
defparam \A[21]~I .operation_mode = "input";
defparam \A[21]~I .output_async_reset = "none";
defparam \A[21]~I .output_power_up = "low";
defparam \A[21]~I .output_register_mode = "none";
defparam \A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[19]));
// synopsys translate_off
defparam \B[19]~I .input_async_reset = "none";
defparam \B[19]~I .input_power_up = "low";
defparam \B[19]~I .input_register_mode = "none";
defparam \B[19]~I .input_sync_reset = "none";
defparam \B[19]~I .oe_async_reset = "none";
defparam \B[19]~I .oe_power_up = "low";
defparam \B[19]~I .oe_register_mode = "none";
defparam \B[19]~I .oe_sync_reset = "none";
defparam \B[19]~I .operation_mode = "input";
defparam \B[19]~I .output_async_reset = "none";
defparam \B[19]~I .output_power_up = "low";
defparam \B[19]~I .output_register_mode = "none";
defparam \B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[17]));
// synopsys translate_off
defparam \B[17]~I .input_async_reset = "none";
defparam \B[17]~I .input_power_up = "low";
defparam \B[17]~I .input_register_mode = "none";
defparam \B[17]~I .input_sync_reset = "none";
defparam \B[17]~I .oe_async_reset = "none";
defparam \B[17]~I .oe_power_up = "low";
defparam \B[17]~I .oe_register_mode = "none";
defparam \B[17]~I .oe_sync_reset = "none";
defparam \B[17]~I .operation_mode = "input";
defparam \B[17]~I .output_async_reset = "none";
defparam \B[17]~I .output_power_up = "low";
defparam \B[17]~I .output_register_mode = "none";
defparam \B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneii_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = ((\B~combout [20] $ (\A~combout [20] $ (!\Add0~39 )))) # (GND)
// \Add0~41  = CARRY((\B~combout [20] & ((\A~combout [20]) # (!\Add0~39 ))) # (!\B~combout [20] & (\A~combout [20] & !\Add0~39 )))

	.dataa(\B~combout [20]),
	.datab(\A~combout [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h698E;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\Mux4~0_combout  & ((\A~combout [21]) # ((\Mux33~0_combout  & \Add0~40_combout )))) # (!\Mux4~0_combout  & (((\Mux33~0_combout  & \Add0~40_combout ))))

	.dataa(\Mux4~0_combout ),
	.datab(\A~combout [21]),
	.datac(\Mux33~0_combout ),
	.datad(\Add0~40_combout ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hF888;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneii_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\Mux22~0_combout ) # ((\A~combout [20] & \Mux9~1_combout ))

	.dataa(\A~combout [20]),
	.datab(vcc),
	.datac(\Mux9~1_combout ),
	.datad(\Mux22~0_combout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hFFA0;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneii_lcell_comb \ALUOut[20]$latch (
// Equation(s):
// \ALUOut[20]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux22~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[20]$latch~combout ))

	.dataa(\ALUOut[20]$latch~combout ),
	.datab(\Mux22~1_combout ),
	.datac(vcc),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[20]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[20]$latch .lut_mask = 16'hCCAA;
defparam \ALUOut[20]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneii_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\B~combout [21] & ((\A~combout [21] & (\Add0~41  & VCC)) # (!\A~combout [21] & (!\Add0~41 )))) # (!\B~combout [21] & ((\A~combout [21] & (!\Add0~41 )) # (!\A~combout [21] & ((\Add0~41 ) # (GND)))))
// \Add0~43  = CARRY((\B~combout [21] & (!\A~combout [21] & !\Add0~41 )) # (!\B~combout [21] & ((!\Add0~41 ) # (!\A~combout [21]))))

	.dataa(\B~combout [21]),
	.datab(\A~combout [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h9617;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\A~combout [22] & ((\Mux4~0_combout ) # ((\Add0~42_combout  & \Mux33~0_combout )))) # (!\A~combout [22] & (\Add0~42_combout  & (\Mux33~0_combout )))

	.dataa(\A~combout [22]),
	.datab(\Add0~42_combout ),
	.datac(\Mux33~0_combout ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hEAC0;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneii_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout ) # ((\A~combout [21] & \Mux9~1_combout ))

	.dataa(vcc),
	.datab(\A~combout [21]),
	.datac(\Mux23~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hFCF0;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneii_lcell_comb \ALUOut[21]$latch (
// Equation(s):
// \ALUOut[21]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux23~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[21]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[21]$latch~combout ),
	.datac(\Mux23~1_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[21]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[21]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[21]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[22]));
// synopsys translate_off
defparam \A[22]~I .input_async_reset = "none";
defparam \A[22]~I .input_power_up = "low";
defparam \A[22]~I .input_register_mode = "none";
defparam \A[22]~I .input_sync_reset = "none";
defparam \A[22]~I .oe_async_reset = "none";
defparam \A[22]~I .oe_power_up = "low";
defparam \A[22]~I .oe_register_mode = "none";
defparam \A[22]~I .oe_sync_reset = "none";
defparam \A[22]~I .operation_mode = "input";
defparam \A[22]~I .output_async_reset = "none";
defparam \A[22]~I .output_power_up = "low";
defparam \A[22]~I .output_register_mode = "none";
defparam \A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneii_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = ((\B~combout [22] $ (\A~combout [22] $ (!\Add0~43 )))) # (GND)
// \Add0~45  = CARRY((\B~combout [22] & ((\A~combout [22]) # (!\Add0~43 ))) # (!\B~combout [22] & (\A~combout [22] & !\Add0~43 )))

	.dataa(\B~combout [22]),
	.datab(\A~combout [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h698E;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[23]));
// synopsys translate_off
defparam \A[23]~I .input_async_reset = "none";
defparam \A[23]~I .input_power_up = "low";
defparam \A[23]~I .input_register_mode = "none";
defparam \A[23]~I .input_sync_reset = "none";
defparam \A[23]~I .oe_async_reset = "none";
defparam \A[23]~I .oe_power_up = "low";
defparam \A[23]~I .oe_register_mode = "none";
defparam \A[23]~I .oe_sync_reset = "none";
defparam \A[23]~I .operation_mode = "input";
defparam \A[23]~I .output_async_reset = "none";
defparam \A[23]~I .output_power_up = "low";
defparam \A[23]~I .output_register_mode = "none";
defparam \A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\Mux4~0_combout  & ((\A~combout [23]) # ((\Add0~44_combout  & \Mux33~0_combout )))) # (!\Mux4~0_combout  & (\Add0~44_combout  & ((\Mux33~0_combout ))))

	.dataa(\Mux4~0_combout ),
	.datab(\Add0~44_combout ),
	.datac(\A~combout [23]),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hECA0;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneii_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\Mux24~0_combout ) # ((\Mux9~1_combout  & \A~combout [22]))

	.dataa(vcc),
	.datab(\Mux24~0_combout ),
	.datac(\Mux9~1_combout ),
	.datad(\A~combout [22]),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hFCCC;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneii_lcell_comb \ALUOut[22]$latch (
// Equation(s):
// \ALUOut[22]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux24~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[22]$latch~combout ))

	.dataa(\ALUOut[22]$latch~combout ),
	.datab(vcc),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\Mux24~1_combout ),
	.cin(gnd),
	.combout(\ALUOut[22]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[22]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[22]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[24]));
// synopsys translate_off
defparam \A[24]~I .input_async_reset = "none";
defparam \A[24]~I .input_power_up = "low";
defparam \A[24]~I .input_register_mode = "none";
defparam \A[24]~I .input_sync_reset = "none";
defparam \A[24]~I .oe_async_reset = "none";
defparam \A[24]~I .oe_power_up = "low";
defparam \A[24]~I .oe_register_mode = "none";
defparam \A[24]~I .oe_sync_reset = "none";
defparam \A[24]~I .operation_mode = "input";
defparam \A[24]~I .output_async_reset = "none";
defparam \A[24]~I .output_power_up = "low";
defparam \A[24]~I .output_register_mode = "none";
defparam \A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[23]));
// synopsys translate_off
defparam \B[23]~I .input_async_reset = "none";
defparam \B[23]~I .input_power_up = "low";
defparam \B[23]~I .input_register_mode = "none";
defparam \B[23]~I .input_sync_reset = "none";
defparam \B[23]~I .oe_async_reset = "none";
defparam \B[23]~I .oe_power_up = "low";
defparam \B[23]~I .oe_register_mode = "none";
defparam \B[23]~I .oe_sync_reset = "none";
defparam \B[23]~I .operation_mode = "input";
defparam \B[23]~I .output_async_reset = "none";
defparam \B[23]~I .output_power_up = "low";
defparam \B[23]~I .output_register_mode = "none";
defparam \B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneii_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\A~combout [23] & ((\B~combout [23] & (\Add0~45  & VCC)) # (!\B~combout [23] & (!\Add0~45 )))) # (!\A~combout [23] & ((\B~combout [23] & (!\Add0~45 )) # (!\B~combout [23] & ((\Add0~45 ) # (GND)))))
// \Add0~47  = CARRY((\A~combout [23] & (!\B~combout [23] & !\Add0~45 )) # (!\A~combout [23] & ((!\Add0~45 ) # (!\B~combout [23]))))

	.dataa(\A~combout [23]),
	.datab(\B~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h9617;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\Mux4~0_combout  & ((\A~combout [24]) # ((\Add0~46_combout  & \Mux33~0_combout )))) # (!\Mux4~0_combout  & (((\Add0~46_combout  & \Mux33~0_combout ))))

	.dataa(\Mux4~0_combout ),
	.datab(\A~combout [24]),
	.datac(\Add0~46_combout ),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hF888;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneii_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\Mux25~0_combout ) # ((\Mux9~1_combout  & \A~combout [23]))

	.dataa(vcc),
	.datab(\Mux25~0_combout ),
	.datac(\Mux9~1_combout ),
	.datad(\A~combout [23]),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hFCCC;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneii_lcell_comb \ALUOut[23]$latch (
// Equation(s):
// \ALUOut[23]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux25~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[23]$latch~combout ))

	.dataa(\ALUOut[23]$latch~combout ),
	.datab(vcc),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\Mux25~1_combout ),
	.cin(gnd),
	.combout(\ALUOut[23]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[23]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[23]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneii_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = ((\B~combout [24] $ (\A~combout [24] $ (!\Add0~47 )))) # (GND)
// \Add0~49  = CARRY((\B~combout [24] & ((\A~combout [24]) # (!\Add0~47 ))) # (!\B~combout [24] & (\A~combout [24] & !\Add0~47 )))

	.dataa(\B~combout [24]),
	.datab(\A~combout [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h698E;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[25]));
// synopsys translate_off
defparam \A[25]~I .input_async_reset = "none";
defparam \A[25]~I .input_power_up = "low";
defparam \A[25]~I .input_register_mode = "none";
defparam \A[25]~I .input_sync_reset = "none";
defparam \A[25]~I .oe_async_reset = "none";
defparam \A[25]~I .oe_power_up = "low";
defparam \A[25]~I .oe_register_mode = "none";
defparam \A[25]~I .oe_sync_reset = "none";
defparam \A[25]~I .operation_mode = "input";
defparam \A[25]~I .output_async_reset = "none";
defparam \A[25]~I .output_power_up = "low";
defparam \A[25]~I .output_register_mode = "none";
defparam \A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\Mux4~0_combout  & ((\A~combout [25]) # ((\Add0~48_combout  & \Mux33~0_combout )))) # (!\Mux4~0_combout  & (\Add0~48_combout  & ((\Mux33~0_combout ))))

	.dataa(\Mux4~0_combout ),
	.datab(\Add0~48_combout ),
	.datac(\A~combout [25]),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hECA0;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneii_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\Mux26~0_combout ) # ((\A~combout [24] & \Mux9~1_combout ))

	.dataa(\A~combout [24]),
	.datab(\Mux26~0_combout ),
	.datac(\Mux9~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hECEC;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneii_lcell_comb \ALUOut[24]$latch (
// Equation(s):
// \ALUOut[24]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux26~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[24]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[24]$latch~combout ),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\Mux26~1_combout ),
	.cin(gnd),
	.combout(\ALUOut[24]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[24]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[24]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[25]));
// synopsys translate_off
defparam \B[25]~I .input_async_reset = "none";
defparam \B[25]~I .input_power_up = "low";
defparam \B[25]~I .input_register_mode = "none";
defparam \B[25]~I .input_sync_reset = "none";
defparam \B[25]~I .oe_async_reset = "none";
defparam \B[25]~I .oe_power_up = "low";
defparam \B[25]~I .oe_register_mode = "none";
defparam \B[25]~I .oe_sync_reset = "none";
defparam \B[25]~I .operation_mode = "input";
defparam \B[25]~I .output_async_reset = "none";
defparam \B[25]~I .output_power_up = "low";
defparam \B[25]~I .output_register_mode = "none";
defparam \B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneii_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\A~combout [25] & ((\B~combout [25] & (\Add0~49  & VCC)) # (!\B~combout [25] & (!\Add0~49 )))) # (!\A~combout [25] & ((\B~combout [25] & (!\Add0~49 )) # (!\B~combout [25] & ((\Add0~49 ) # (GND)))))
// \Add0~51  = CARRY((\A~combout [25] & (!\B~combout [25] & !\Add0~49 )) # (!\A~combout [25] & ((!\Add0~49 ) # (!\B~combout [25]))))

	.dataa(\A~combout [25]),
	.datab(\B~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h9617;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[26]));
// synopsys translate_off
defparam \A[26]~I .input_async_reset = "none";
defparam \A[26]~I .input_power_up = "low";
defparam \A[26]~I .input_register_mode = "none";
defparam \A[26]~I .input_sync_reset = "none";
defparam \A[26]~I .oe_async_reset = "none";
defparam \A[26]~I .oe_power_up = "low";
defparam \A[26]~I .oe_register_mode = "none";
defparam \A[26]~I .oe_sync_reset = "none";
defparam \A[26]~I .operation_mode = "input";
defparam \A[26]~I .output_async_reset = "none";
defparam \A[26]~I .output_power_up = "low";
defparam \A[26]~I .output_register_mode = "none";
defparam \A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneii_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\Mux4~0_combout  & ((\A~combout [26]) # ((\Add0~50_combout  & \Mux33~0_combout )))) # (!\Mux4~0_combout  & (\Add0~50_combout  & ((\Mux33~0_combout ))))

	.dataa(\Mux4~0_combout ),
	.datab(\Add0~50_combout ),
	.datac(\A~combout [26]),
	.datad(\Mux33~0_combout ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hECA0;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneii_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\Mux27~0_combout ) # ((\Mux9~1_combout  & \A~combout [25]))

	.dataa(vcc),
	.datab(\Mux27~0_combout ),
	.datac(\Mux9~1_combout ),
	.datad(\A~combout [25]),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hFCCC;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneii_lcell_comb \ALUOut[25]$latch (
// Equation(s):
// \ALUOut[25]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux27~1_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[25]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[25]$latch~combout ),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\ALUOut[25]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[25]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[25]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[27]));
// synopsys translate_off
defparam \A[27]~I .input_async_reset = "none";
defparam \A[27]~I .input_power_up = "low";
defparam \A[27]~I .input_register_mode = "none";
defparam \A[27]~I .input_sync_reset = "none";
defparam \A[27]~I .oe_async_reset = "none";
defparam \A[27]~I .oe_power_up = "low";
defparam \A[27]~I .oe_register_mode = "none";
defparam \A[27]~I .oe_sync_reset = "none";
defparam \A[27]~I .operation_mode = "input";
defparam \A[27]~I .output_async_reset = "none";
defparam \A[27]~I .output_power_up = "low";
defparam \A[27]~I .output_register_mode = "none";
defparam \A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N20
cycloneii_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (\A~combout [26] & ((\Mux9~1_combout ) # ((\A~combout [27] & \Mux4~0_combout )))) # (!\A~combout [26] & (\A~combout [27] & (\Mux4~0_combout )))

	.dataa(\A~combout [26]),
	.datab(\A~combout [27]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hEAC0;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[26]));
// synopsys translate_off
defparam \B[26]~I .input_async_reset = "none";
defparam \B[26]~I .input_power_up = "low";
defparam \B[26]~I .input_register_mode = "none";
defparam \B[26]~I .input_sync_reset = "none";
defparam \B[26]~I .oe_async_reset = "none";
defparam \B[26]~I .oe_power_up = "low";
defparam \B[26]~I .oe_register_mode = "none";
defparam \B[26]~I .oe_sync_reset = "none";
defparam \B[26]~I .operation_mode = "input";
defparam \B[26]~I .output_async_reset = "none";
defparam \B[26]~I .output_power_up = "low";
defparam \B[26]~I .output_register_mode = "none";
defparam \B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneii_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = ((\A~combout [26] $ (\B~combout [26] $ (!\Add0~51 )))) # (GND)
// \Add0~53  = CARRY((\A~combout [26] & ((\B~combout [26]) # (!\Add0~51 ))) # (!\A~combout [26] & (\B~combout [26] & !\Add0~51 )))

	.dataa(\A~combout [26]),
	.datab(\B~combout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'h698E;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N4
cycloneii_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (\Mux28~2_combout ) # ((\ALUctl~combout [0] & (\ALUctl~combout [1] & \Add0~52_combout )))

	.dataa(\ALUctl~combout [0]),
	.datab(\ALUctl~combout [1]),
	.datac(\Mux28~2_combout ),
	.datad(\Add0~52_combout ),
	.cin(gnd),
	.combout(\Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = 16'hF8F0;
defparam \Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N6
cycloneii_lcell_comb \ALUOut[26]$latch (
// Equation(s):
// \ALUOut[26]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux28~3_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[26]$latch~combout ))

	.dataa(\ALUOut[26]$latch~combout ),
	.datab(vcc),
	.datac(\Mux28~3_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[26]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[26]$latch .lut_mask = 16'hF0AA;
defparam \ALUOut[26]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N2
cycloneii_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (\A~combout [28] & ((\Mux4~0_combout ) # ((\A~combout [27] & \Mux9~1_combout )))) # (!\A~combout [28] & (\A~combout [27] & ((\Mux9~1_combout ))))

	.dataa(\A~combout [28]),
	.datab(\A~combout [27]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hECA0;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[27]));
// synopsys translate_off
defparam \B[27]~I .input_async_reset = "none";
defparam \B[27]~I .input_power_up = "low";
defparam \B[27]~I .input_register_mode = "none";
defparam \B[27]~I .input_sync_reset = "none";
defparam \B[27]~I .oe_async_reset = "none";
defparam \B[27]~I .oe_power_up = "low";
defparam \B[27]~I .oe_register_mode = "none";
defparam \B[27]~I .oe_sync_reset = "none";
defparam \B[27]~I .operation_mode = "input";
defparam \B[27]~I .output_async_reset = "none";
defparam \B[27]~I .output_power_up = "low";
defparam \B[27]~I .output_register_mode = "none";
defparam \B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneii_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (\A~combout [27] & ((\B~combout [27] & (\Add0~53  & VCC)) # (!\B~combout [27] & (!\Add0~53 )))) # (!\A~combout [27] & ((\B~combout [27] & (!\Add0~53 )) # (!\B~combout [27] & ((\Add0~53 ) # (GND)))))
// \Add0~55  = CARRY((\A~combout [27] & (!\B~combout [27] & !\Add0~53 )) # (!\A~combout [27] & ((!\Add0~53 ) # (!\B~combout [27]))))

	.dataa(\A~combout [27]),
	.datab(\B~combout [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h9617;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N30
cycloneii_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (\Mux29~2_combout ) # ((\ALUctl~combout [0] & (\Add0~54_combout  & \ALUctl~combout [1])))

	.dataa(\ALUctl~combout [0]),
	.datab(\Mux29~2_combout ),
	.datac(\Add0~54_combout ),
	.datad(\ALUctl~combout [1]),
	.cin(gnd),
	.combout(\Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = 16'hECCC;
defparam \Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N12
cycloneii_lcell_comb \ALUOut[27]$latch (
// Equation(s):
// \ALUOut[27]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux29~3_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[27]$latch~combout ))

	.dataa(\ALUOut[27]$latch~combout ),
	.datab(\Mux29~3_combout ),
	.datac(vcc),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[27]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[27]$latch .lut_mask = 16'hCCAA;
defparam \ALUOut[27]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[29]));
// synopsys translate_off
defparam \A[29]~I .input_async_reset = "none";
defparam \A[29]~I .input_power_up = "low";
defparam \A[29]~I .input_register_mode = "none";
defparam \A[29]~I .input_sync_reset = "none";
defparam \A[29]~I .oe_async_reset = "none";
defparam \A[29]~I .oe_power_up = "low";
defparam \A[29]~I .oe_register_mode = "none";
defparam \A[29]~I .oe_sync_reset = "none";
defparam \A[29]~I .operation_mode = "input";
defparam \A[29]~I .output_async_reset = "none";
defparam \A[29]~I .output_power_up = "low";
defparam \A[29]~I .output_register_mode = "none";
defparam \A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N16
cycloneii_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\A~combout [28] & ((\Mux9~1_combout ) # ((\A~combout [29] & \Mux4~0_combout )))) # (!\A~combout [28] & (\A~combout [29] & (\Mux4~0_combout )))

	.dataa(\A~combout [28]),
	.datab(\A~combout [29]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hEAC0;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[28]));
// synopsys translate_off
defparam \A[28]~I .input_async_reset = "none";
defparam \A[28]~I .input_power_up = "low";
defparam \A[28]~I .input_register_mode = "none";
defparam \A[28]~I .input_sync_reset = "none";
defparam \A[28]~I .oe_async_reset = "none";
defparam \A[28]~I .oe_power_up = "low";
defparam \A[28]~I .oe_register_mode = "none";
defparam \A[28]~I .oe_sync_reset = "none";
defparam \A[28]~I .operation_mode = "input";
defparam \A[28]~I .output_async_reset = "none";
defparam \A[28]~I .output_power_up = "low";
defparam \A[28]~I .output_register_mode = "none";
defparam \A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneii_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = ((\B~combout [28] $ (\A~combout [28] $ (!\Add0~55 )))) # (GND)
// \Add0~57  = CARRY((\B~combout [28] & ((\A~combout [28]) # (!\Add0~55 ))) # (!\B~combout [28] & (\A~combout [28] & !\Add0~55 )))

	.dataa(\B~combout [28]),
	.datab(\A~combout [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h698E;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N8
cycloneii_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (\Mux30~2_combout ) # ((\ALUctl~combout [0] & (\ALUctl~combout [1] & \Add0~56_combout )))

	.dataa(\ALUctl~combout [0]),
	.datab(\ALUctl~combout [1]),
	.datac(\Mux30~2_combout ),
	.datad(\Add0~56_combout ),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'hF8F0;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N26
cycloneii_lcell_comb \ALUOut[28]$latch (
// Equation(s):
// \ALUOut[28]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux30~3_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[28]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[28]$latch~combout ),
	.datac(\Mux30~3_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[28]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[28]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[28]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneii_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (\B~combout [29] & ((\A~combout [29] & (\Add0~57  & VCC)) # (!\A~combout [29] & (!\Add0~57 )))) # (!\B~combout [29] & ((\A~combout [29] & (!\Add0~57 )) # (!\A~combout [29] & ((\Add0~57 ) # (GND)))))
// \Add0~59  = CARRY((\B~combout [29] & (!\A~combout [29] & !\Add0~57 )) # (!\B~combout [29] & ((!\Add0~57 ) # (!\A~combout [29]))))

	.dataa(\B~combout [29]),
	.datab(\A~combout [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h9617;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[30]));
// synopsys translate_off
defparam \A[30]~I .input_async_reset = "none";
defparam \A[30]~I .input_power_up = "low";
defparam \A[30]~I .input_register_mode = "none";
defparam \A[30]~I .input_sync_reset = "none";
defparam \A[30]~I .oe_async_reset = "none";
defparam \A[30]~I .oe_power_up = "low";
defparam \A[30]~I .oe_register_mode = "none";
defparam \A[30]~I .oe_sync_reset = "none";
defparam \A[30]~I .operation_mode = "input";
defparam \A[30]~I .output_async_reset = "none";
defparam \A[30]~I .output_power_up = "low";
defparam \A[30]~I .output_register_mode = "none";
defparam \A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N18
cycloneii_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (\A~combout [29] & ((\Mux9~1_combout ) # ((\A~combout [30] & \Mux4~0_combout )))) # (!\A~combout [29] & (\A~combout [30] & (\Mux4~0_combout )))

	.dataa(\A~combout [29]),
	.datab(\A~combout [30]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hEAC0;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N14
cycloneii_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (\Mux31~2_combout ) # ((\ALUctl~combout [0] & (\ALUctl~combout [1] & \Add0~58_combout )))

	.dataa(\ALUctl~combout [0]),
	.datab(\ALUctl~combout [1]),
	.datac(\Add0~58_combout ),
	.datad(\Mux31~2_combout ),
	.cin(gnd),
	.combout(\Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = 16'hFF80;
defparam \Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N0
cycloneii_lcell_comb \ALUOut[29]$latch (
// Equation(s):
// \ALUOut[29]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux31~3_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[29]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[29]$latch~combout ),
	.datac(\Mux31~3_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[29]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[29]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[29]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N28
cycloneii_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\A~combout [31] & ((\Mux4~0_combout ) # ((\A~combout [30] & \Mux9~1_combout )))) # (!\A~combout [31] & (\A~combout [30] & ((\Mux9~1_combout ))))

	.dataa(\A~combout [31]),
	.datab(\A~combout [30]),
	.datac(\Mux4~0_combout ),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'hECA0;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[30]));
// synopsys translate_off
defparam \B[30]~I .input_async_reset = "none";
defparam \B[30]~I .input_power_up = "low";
defparam \B[30]~I .input_register_mode = "none";
defparam \B[30]~I .input_sync_reset = "none";
defparam \B[30]~I .oe_async_reset = "none";
defparam \B[30]~I .oe_power_up = "low";
defparam \B[30]~I .oe_register_mode = "none";
defparam \B[30]~I .oe_sync_reset = "none";
defparam \B[30]~I .operation_mode = "input";
defparam \B[30]~I .output_async_reset = "none";
defparam \B[30]~I .output_power_up = "low";
defparam \B[30]~I .output_register_mode = "none";
defparam \B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneii_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = ((\A~combout [30] $ (\B~combout [30] $ (!\Add0~59 )))) # (GND)
// \Add0~61  = CARRY((\A~combout [30] & ((\B~combout [30]) # (!\Add0~59 ))) # (!\A~combout [30] & (\B~combout [30] & !\Add0~59 )))

	.dataa(\A~combout [30]),
	.datab(\B~combout [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h698E;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N24
cycloneii_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = (\Mux32~2_combout ) # ((\ALUctl~combout [0] & (\ALUctl~combout [1] & \Add0~60_combout )))

	.dataa(\ALUctl~combout [0]),
	.datab(\Mux32~2_combout ),
	.datac(\ALUctl~combout [1]),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~3 .lut_mask = 16'hECCC;
defparam \Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N22
cycloneii_lcell_comb \ALUOut[30]$latch (
// Equation(s):
// \ALUOut[30]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux32~3_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[30]$latch~combout ))

	.dataa(vcc),
	.datab(\ALUOut[30]$latch~combout ),
	.datac(\Mux32~3_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[30]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[30]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[30]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[31]));
// synopsys translate_off
defparam \A[31]~I .input_async_reset = "none";
defparam \A[31]~I .input_power_up = "low";
defparam \A[31]~I .input_register_mode = "none";
defparam \A[31]~I .input_sync_reset = "none";
defparam \A[31]~I .oe_async_reset = "none";
defparam \A[31]~I .oe_power_up = "low";
defparam \A[31]~I .oe_register_mode = "none";
defparam \A[31]~I .oe_sync_reset = "none";
defparam \A[31]~I .operation_mode = "input";
defparam \A[31]~I .output_async_reset = "none";
defparam \A[31]~I .output_power_up = "low";
defparam \A[31]~I .output_register_mode = "none";
defparam \A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneii_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = (\A~combout [31] & ((\ALUctl~combout [2] & (!\ALUctl~combout [1])) # (!\ALUctl~combout [2] & (\ALUctl~combout [1] & !\ALUctl~combout [0]))))

	.dataa(\ALUctl~combout [2]),
	.datab(\ALUctl~combout [1]),
	.datac(\ALUctl~combout [0]),
	.datad(\A~combout [31]),
	.cin(gnd),
	.combout(\Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~1 .lut_mask = 16'h2600;
defparam \Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneii_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = \B~combout [31] $ (\A~combout [31] $ (\Add0~61 ))

	.dataa(\B~combout [31]),
	.datab(\A~combout [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h9696;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
cycloneii_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (\Mux33~1_combout ) # ((\ALUctl~combout [2] & (\Mux33~0_combout  & \Add0~62_combout )))

	.dataa(\ALUctl~combout [2]),
	.datab(\Mux33~1_combout ),
	.datac(\Mux33~0_combout ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'hECCC;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N10
cycloneii_lcell_comb \ALUOut[31]$latch (
// Equation(s):
// \ALUOut[31]$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux33~2_combout ))) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & (\ALUOut[31]$latch~combout ))

	.dataa(\ALUOut[31]$latch~combout ),
	.datab(vcc),
	.datac(\Mux34~0clkctrl_outclk ),
	.datad(\Mux33~2_combout ),
	.cin(gnd),
	.combout(\ALUOut[31]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[31]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[31]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneii_lcell_comb \Equal0~15 (
// Equation(s):
// \Equal0~15_combout  = (\B~combout [24] & (\A~combout [24] & (\B~combout [25] $ (!\A~combout [25])))) # (!\B~combout [24] & (!\A~combout [24] & (\B~combout [25] $ (!\A~combout [25]))))

	.dataa(\B~combout [24]),
	.datab(\A~combout [24]),
	.datac(\B~combout [25]),
	.datad(\A~combout [25]),
	.cin(gnd),
	.combout(\Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~15 .lut_mask = 16'h9009;
defparam \Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneii_lcell_comb \Equal0~17 (
// Equation(s):
// \Equal0~17_combout  = (!\Equal0~16_combout  & (\Equal0~15_combout  & (\A~combout [26] $ (!\B~combout [26]))))

	.dataa(\Equal0~16_combout ),
	.datab(\Equal0~15_combout ),
	.datac(\A~combout [26]),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~17 .lut_mask = 16'h4004;
defparam \Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[29]));
// synopsys translate_off
defparam \B[29]~I .input_async_reset = "none";
defparam \B[29]~I .input_power_up = "low";
defparam \B[29]~I .input_register_mode = "none";
defparam \B[29]~I .input_sync_reset = "none";
defparam \B[29]~I .oe_async_reset = "none";
defparam \B[29]~I .oe_power_up = "low";
defparam \B[29]~I .oe_register_mode = "none";
defparam \B[29]~I .oe_sync_reset = "none";
defparam \B[29]~I .operation_mode = "input";
defparam \B[29]~I .output_async_reset = "none";
defparam \B[29]~I .output_power_up = "low";
defparam \B[29]~I .output_register_mode = "none";
defparam \B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[28]));
// synopsys translate_off
defparam \B[28]~I .input_async_reset = "none";
defparam \B[28]~I .input_power_up = "low";
defparam \B[28]~I .input_register_mode = "none";
defparam \B[28]~I .input_sync_reset = "none";
defparam \B[28]~I .oe_async_reset = "none";
defparam \B[28]~I .oe_power_up = "low";
defparam \B[28]~I .oe_register_mode = "none";
defparam \B[28]~I .oe_sync_reset = "none";
defparam \B[28]~I .operation_mode = "input";
defparam \B[28]~I .output_async_reset = "none";
defparam \B[28]~I .output_power_up = "low";
defparam \B[28]~I .output_register_mode = "none";
defparam \B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N10
cycloneii_lcell_comb \Equal0~18 (
// Equation(s):
// \Equal0~18_combout  = (\A~combout [29] & (\B~combout [29] & (\B~combout [28] $ (!\A~combout [28])))) # (!\A~combout [29] & (!\B~combout [29] & (\B~combout [28] $ (!\A~combout [28]))))

	.dataa(\A~combout [29]),
	.datab(\B~combout [29]),
	.datac(\B~combout [28]),
	.datad(\A~combout [28]),
	.cin(gnd),
	.combout(\Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~18 .lut_mask = 16'h9009;
defparam \Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[20]));
// synopsys translate_off
defparam \B[20]~I .input_async_reset = "none";
defparam \B[20]~I .input_power_up = "low";
defparam \B[20]~I .input_register_mode = "none";
defparam \B[20]~I .input_sync_reset = "none";
defparam \B[20]~I .oe_async_reset = "none";
defparam \B[20]~I .oe_power_up = "low";
defparam \B[20]~I .oe_register_mode = "none";
defparam \B[20]~I .oe_sync_reset = "none";
defparam \B[20]~I .operation_mode = "input";
defparam \B[20]~I .output_async_reset = "none";
defparam \B[20]~I .output_power_up = "low";
defparam \B[20]~I .output_register_mode = "none";
defparam \B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneii_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = (\B~combout [21] & (\A~combout [21] & (\A~combout [20] $ (!\B~combout [20])))) # (!\B~combout [21] & (!\A~combout [21] & (\A~combout [20] $ (!\B~combout [20]))))

	.dataa(\B~combout [21]),
	.datab(\A~combout [21]),
	.datac(\A~combout [20]),
	.datad(\B~combout [20]),
	.cin(gnd),
	.combout(\Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~12 .lut_mask = 16'h9009;
defparam \Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneii_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = (\B~combout [18] & (\A~combout [18] & (\B~combout [19] $ (!\A~combout [19])))) # (!\B~combout [18] & (!\A~combout [18] & (\B~combout [19] $ (!\A~combout [19]))))

	.dataa(\B~combout [18]),
	.datab(\B~combout [19]),
	.datac(\A~combout [18]),
	.datad(\A~combout [19]),
	.cin(gnd),
	.combout(\Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~11 .lut_mask = 16'h8421;
defparam \Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[22]));
// synopsys translate_off
defparam \B[22]~I .input_async_reset = "none";
defparam \B[22]~I .input_power_up = "low";
defparam \B[22]~I .input_register_mode = "none";
defparam \B[22]~I .input_sync_reset = "none";
defparam \B[22]~I .oe_async_reset = "none";
defparam \B[22]~I .oe_power_up = "low";
defparam \B[22]~I .oe_register_mode = "none";
defparam \B[22]~I .oe_sync_reset = "none";
defparam \B[22]~I .operation_mode = "input";
defparam \B[22]~I .output_async_reset = "none";
defparam \B[22]~I .output_power_up = "low";
defparam \B[22]~I .output_register_mode = "none";
defparam \B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneii_lcell_comb \Equal0~13 (
// Equation(s):
// \Equal0~13_combout  = (\B~combout [23] & (\A~combout [23] & (\B~combout [22] $ (!\A~combout [22])))) # (!\B~combout [23] & (!\A~combout [23] & (\B~combout [22] $ (!\A~combout [22]))))

	.dataa(\B~combout [23]),
	.datab(\B~combout [22]),
	.datac(\A~combout [23]),
	.datad(\A~combout [22]),
	.cin(gnd),
	.combout(\Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~13 .lut_mask = 16'h8421;
defparam \Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneii_lcell_comb \Equal0~14 (
// Equation(s):
// \Equal0~14_combout  = (\Equal0~10_combout  & (\Equal0~12_combout  & (\Equal0~11_combout  & \Equal0~13_combout )))

	.dataa(\Equal0~10_combout ),
	.datab(\Equal0~12_combout ),
	.datac(\Equal0~11_combout ),
	.datad(\Equal0~13_combout ),
	.cin(gnd),
	.combout(\Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~14 .lut_mask = 16'h8000;
defparam \Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
cycloneii_lcell_comb \Equal0~20 (
// Equation(s):
// \Equal0~20_combout  = (\Equal0~19_combout  & (\Equal0~17_combout  & (\Equal0~18_combout  & \Equal0~14_combout )))

	.dataa(\Equal0~19_combout ),
	.datab(\Equal0~17_combout ),
	.datac(\Equal0~18_combout ),
	.datad(\Equal0~14_combout ),
	.cin(gnd),
	.combout(\Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~20 .lut_mask = 16'h8000;
defparam \Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[13]));
// synopsys translate_off
defparam \B[13]~I .input_async_reset = "none";
defparam \B[13]~I .input_power_up = "low";
defparam \B[13]~I .input_register_mode = "none";
defparam \B[13]~I .input_sync_reset = "none";
defparam \B[13]~I .oe_async_reset = "none";
defparam \B[13]~I .oe_power_up = "low";
defparam \B[13]~I .oe_register_mode = "none";
defparam \B[13]~I .oe_sync_reset = "none";
defparam \B[13]~I .operation_mode = "input";
defparam \B[13]~I .output_async_reset = "none";
defparam \B[13]~I .output_power_up = "low";
defparam \B[13]~I .output_register_mode = "none";
defparam \B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
cycloneii_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\A~combout [12] & (\B~combout [12] & (\A~combout [13] $ (!\B~combout [13])))) # (!\A~combout [12] & (!\B~combout [12] & (\A~combout [13] $ (!\B~combout [13]))))

	.dataa(\A~combout [12]),
	.datab(\A~combout [13]),
	.datac(\B~combout [12]),
	.datad(\B~combout [13]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8421;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneii_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\B~combout [11] & (\A~combout [11] & (\A~combout [10] $ (!\B~combout [10])))) # (!\B~combout [11] & (!\A~combout [11] & (\A~combout [10] $ (!\B~combout [10]))))

	.dataa(\B~combout [11]),
	.datab(\A~combout [10]),
	.datac(\B~combout [10]),
	.datad(\A~combout [11]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8241;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[8]));
// synopsys translate_off
defparam \B[8]~I .input_async_reset = "none";
defparam \B[8]~I .input_power_up = "low";
defparam \B[8]~I .input_register_mode = "none";
defparam \B[8]~I .input_sync_reset = "none";
defparam \B[8]~I .oe_async_reset = "none";
defparam \B[8]~I .oe_power_up = "low";
defparam \B[8]~I .oe_register_mode = "none";
defparam \B[8]~I .oe_sync_reset = "none";
defparam \B[8]~I .operation_mode = "input";
defparam \B[8]~I .output_async_reset = "none";
defparam \B[8]~I .output_power_up = "low";
defparam \B[8]~I .output_register_mode = "none";
defparam \B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (\A~combout [9] & (\B~combout [9] & (\B~combout [8] $ (!\A~combout [8])))) # (!\A~combout [9] & (!\B~combout [9] & (\B~combout [8] $ (!\A~combout [8]))))

	.dataa(\A~combout [9]),
	.datab(\B~combout [8]),
	.datac(\A~combout [8]),
	.datad(\B~combout [9]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h8241;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N6
cycloneii_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~8_combout  & (\Equal0~7_combout  & (\Equal0~6_combout  & \Equal0~5_combout )))

	.dataa(\Equal0~8_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = \ALUctl~combout [0] $ (((\Equal0~4_combout  & (\Equal0~20_combout  & \Equal0~9_combout ))))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~20_combout ),
	.datac(\ALUctl~combout [0]),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h78F0;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N4
cycloneii_lcell_comb Zero$latch(
// Equation(s):
// \Zero$latch~combout  = (GLOBAL(\Mux34~0clkctrl_outclk ) & (\Zero$latch~combout )) # (!GLOBAL(\Mux34~0clkctrl_outclk ) & ((\Mux11~0_combout )))

	.dataa(vcc),
	.datab(\Zero$latch~combout ),
	.datac(\Mux11~0_combout ),
	.datad(\Mux34~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Zero$latch~combout ),
	.cout());
// synopsys translate_off
defparam Zero$latch.lut_mask = 16'hCCF0;
defparam Zero$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[0]~I (
	.datain(\ALUOut[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[0]));
// synopsys translate_off
defparam \ALUOut[0]~I .input_async_reset = "none";
defparam \ALUOut[0]~I .input_power_up = "low";
defparam \ALUOut[0]~I .input_register_mode = "none";
defparam \ALUOut[0]~I .input_sync_reset = "none";
defparam \ALUOut[0]~I .oe_async_reset = "none";
defparam \ALUOut[0]~I .oe_power_up = "low";
defparam \ALUOut[0]~I .oe_register_mode = "none";
defparam \ALUOut[0]~I .oe_sync_reset = "none";
defparam \ALUOut[0]~I .operation_mode = "output";
defparam \ALUOut[0]~I .output_async_reset = "none";
defparam \ALUOut[0]~I .output_power_up = "low";
defparam \ALUOut[0]~I .output_register_mode = "none";
defparam \ALUOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[1]~I (
	.datain(\ALUOut[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[1]));
// synopsys translate_off
defparam \ALUOut[1]~I .input_async_reset = "none";
defparam \ALUOut[1]~I .input_power_up = "low";
defparam \ALUOut[1]~I .input_register_mode = "none";
defparam \ALUOut[1]~I .input_sync_reset = "none";
defparam \ALUOut[1]~I .oe_async_reset = "none";
defparam \ALUOut[1]~I .oe_power_up = "low";
defparam \ALUOut[1]~I .oe_register_mode = "none";
defparam \ALUOut[1]~I .oe_sync_reset = "none";
defparam \ALUOut[1]~I .operation_mode = "output";
defparam \ALUOut[1]~I .output_async_reset = "none";
defparam \ALUOut[1]~I .output_power_up = "low";
defparam \ALUOut[1]~I .output_register_mode = "none";
defparam \ALUOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[2]~I (
	.datain(\ALUOut[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[2]));
// synopsys translate_off
defparam \ALUOut[2]~I .input_async_reset = "none";
defparam \ALUOut[2]~I .input_power_up = "low";
defparam \ALUOut[2]~I .input_register_mode = "none";
defparam \ALUOut[2]~I .input_sync_reset = "none";
defparam \ALUOut[2]~I .oe_async_reset = "none";
defparam \ALUOut[2]~I .oe_power_up = "low";
defparam \ALUOut[2]~I .oe_register_mode = "none";
defparam \ALUOut[2]~I .oe_sync_reset = "none";
defparam \ALUOut[2]~I .operation_mode = "output";
defparam \ALUOut[2]~I .output_async_reset = "none";
defparam \ALUOut[2]~I .output_power_up = "low";
defparam \ALUOut[2]~I .output_register_mode = "none";
defparam \ALUOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[3]~I (
	.datain(\ALUOut[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[3]));
// synopsys translate_off
defparam \ALUOut[3]~I .input_async_reset = "none";
defparam \ALUOut[3]~I .input_power_up = "low";
defparam \ALUOut[3]~I .input_register_mode = "none";
defparam \ALUOut[3]~I .input_sync_reset = "none";
defparam \ALUOut[3]~I .oe_async_reset = "none";
defparam \ALUOut[3]~I .oe_power_up = "low";
defparam \ALUOut[3]~I .oe_register_mode = "none";
defparam \ALUOut[3]~I .oe_sync_reset = "none";
defparam \ALUOut[3]~I .operation_mode = "output";
defparam \ALUOut[3]~I .output_async_reset = "none";
defparam \ALUOut[3]~I .output_power_up = "low";
defparam \ALUOut[3]~I .output_register_mode = "none";
defparam \ALUOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[4]~I (
	.datain(\ALUOut[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[4]));
// synopsys translate_off
defparam \ALUOut[4]~I .input_async_reset = "none";
defparam \ALUOut[4]~I .input_power_up = "low";
defparam \ALUOut[4]~I .input_register_mode = "none";
defparam \ALUOut[4]~I .input_sync_reset = "none";
defparam \ALUOut[4]~I .oe_async_reset = "none";
defparam \ALUOut[4]~I .oe_power_up = "low";
defparam \ALUOut[4]~I .oe_register_mode = "none";
defparam \ALUOut[4]~I .oe_sync_reset = "none";
defparam \ALUOut[4]~I .operation_mode = "output";
defparam \ALUOut[4]~I .output_async_reset = "none";
defparam \ALUOut[4]~I .output_power_up = "low";
defparam \ALUOut[4]~I .output_register_mode = "none";
defparam \ALUOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[5]~I (
	.datain(\ALUOut[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[5]));
// synopsys translate_off
defparam \ALUOut[5]~I .input_async_reset = "none";
defparam \ALUOut[5]~I .input_power_up = "low";
defparam \ALUOut[5]~I .input_register_mode = "none";
defparam \ALUOut[5]~I .input_sync_reset = "none";
defparam \ALUOut[5]~I .oe_async_reset = "none";
defparam \ALUOut[5]~I .oe_power_up = "low";
defparam \ALUOut[5]~I .oe_register_mode = "none";
defparam \ALUOut[5]~I .oe_sync_reset = "none";
defparam \ALUOut[5]~I .operation_mode = "output";
defparam \ALUOut[5]~I .output_async_reset = "none";
defparam \ALUOut[5]~I .output_power_up = "low";
defparam \ALUOut[5]~I .output_register_mode = "none";
defparam \ALUOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[6]~I (
	.datain(\ALUOut[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[6]));
// synopsys translate_off
defparam \ALUOut[6]~I .input_async_reset = "none";
defparam \ALUOut[6]~I .input_power_up = "low";
defparam \ALUOut[6]~I .input_register_mode = "none";
defparam \ALUOut[6]~I .input_sync_reset = "none";
defparam \ALUOut[6]~I .oe_async_reset = "none";
defparam \ALUOut[6]~I .oe_power_up = "low";
defparam \ALUOut[6]~I .oe_register_mode = "none";
defparam \ALUOut[6]~I .oe_sync_reset = "none";
defparam \ALUOut[6]~I .operation_mode = "output";
defparam \ALUOut[6]~I .output_async_reset = "none";
defparam \ALUOut[6]~I .output_power_up = "low";
defparam \ALUOut[6]~I .output_register_mode = "none";
defparam \ALUOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[7]~I (
	.datain(\ALUOut[7]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[7]));
// synopsys translate_off
defparam \ALUOut[7]~I .input_async_reset = "none";
defparam \ALUOut[7]~I .input_power_up = "low";
defparam \ALUOut[7]~I .input_register_mode = "none";
defparam \ALUOut[7]~I .input_sync_reset = "none";
defparam \ALUOut[7]~I .oe_async_reset = "none";
defparam \ALUOut[7]~I .oe_power_up = "low";
defparam \ALUOut[7]~I .oe_register_mode = "none";
defparam \ALUOut[7]~I .oe_sync_reset = "none";
defparam \ALUOut[7]~I .operation_mode = "output";
defparam \ALUOut[7]~I .output_async_reset = "none";
defparam \ALUOut[7]~I .output_power_up = "low";
defparam \ALUOut[7]~I .output_register_mode = "none";
defparam \ALUOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[8]~I (
	.datain(\ALUOut[8]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[8]));
// synopsys translate_off
defparam \ALUOut[8]~I .input_async_reset = "none";
defparam \ALUOut[8]~I .input_power_up = "low";
defparam \ALUOut[8]~I .input_register_mode = "none";
defparam \ALUOut[8]~I .input_sync_reset = "none";
defparam \ALUOut[8]~I .oe_async_reset = "none";
defparam \ALUOut[8]~I .oe_power_up = "low";
defparam \ALUOut[8]~I .oe_register_mode = "none";
defparam \ALUOut[8]~I .oe_sync_reset = "none";
defparam \ALUOut[8]~I .operation_mode = "output";
defparam \ALUOut[8]~I .output_async_reset = "none";
defparam \ALUOut[8]~I .output_power_up = "low";
defparam \ALUOut[8]~I .output_register_mode = "none";
defparam \ALUOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[9]~I (
	.datain(\ALUOut[9]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[9]));
// synopsys translate_off
defparam \ALUOut[9]~I .input_async_reset = "none";
defparam \ALUOut[9]~I .input_power_up = "low";
defparam \ALUOut[9]~I .input_register_mode = "none";
defparam \ALUOut[9]~I .input_sync_reset = "none";
defparam \ALUOut[9]~I .oe_async_reset = "none";
defparam \ALUOut[9]~I .oe_power_up = "low";
defparam \ALUOut[9]~I .oe_register_mode = "none";
defparam \ALUOut[9]~I .oe_sync_reset = "none";
defparam \ALUOut[9]~I .operation_mode = "output";
defparam \ALUOut[9]~I .output_async_reset = "none";
defparam \ALUOut[9]~I .output_power_up = "low";
defparam \ALUOut[9]~I .output_register_mode = "none";
defparam \ALUOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[10]~I (
	.datain(\ALUOut[10]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[10]));
// synopsys translate_off
defparam \ALUOut[10]~I .input_async_reset = "none";
defparam \ALUOut[10]~I .input_power_up = "low";
defparam \ALUOut[10]~I .input_register_mode = "none";
defparam \ALUOut[10]~I .input_sync_reset = "none";
defparam \ALUOut[10]~I .oe_async_reset = "none";
defparam \ALUOut[10]~I .oe_power_up = "low";
defparam \ALUOut[10]~I .oe_register_mode = "none";
defparam \ALUOut[10]~I .oe_sync_reset = "none";
defparam \ALUOut[10]~I .operation_mode = "output";
defparam \ALUOut[10]~I .output_async_reset = "none";
defparam \ALUOut[10]~I .output_power_up = "low";
defparam \ALUOut[10]~I .output_register_mode = "none";
defparam \ALUOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[11]~I (
	.datain(\ALUOut[11]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[11]));
// synopsys translate_off
defparam \ALUOut[11]~I .input_async_reset = "none";
defparam \ALUOut[11]~I .input_power_up = "low";
defparam \ALUOut[11]~I .input_register_mode = "none";
defparam \ALUOut[11]~I .input_sync_reset = "none";
defparam \ALUOut[11]~I .oe_async_reset = "none";
defparam \ALUOut[11]~I .oe_power_up = "low";
defparam \ALUOut[11]~I .oe_register_mode = "none";
defparam \ALUOut[11]~I .oe_sync_reset = "none";
defparam \ALUOut[11]~I .operation_mode = "output";
defparam \ALUOut[11]~I .output_async_reset = "none";
defparam \ALUOut[11]~I .output_power_up = "low";
defparam \ALUOut[11]~I .output_register_mode = "none";
defparam \ALUOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[12]~I (
	.datain(\ALUOut[12]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[12]));
// synopsys translate_off
defparam \ALUOut[12]~I .input_async_reset = "none";
defparam \ALUOut[12]~I .input_power_up = "low";
defparam \ALUOut[12]~I .input_register_mode = "none";
defparam \ALUOut[12]~I .input_sync_reset = "none";
defparam \ALUOut[12]~I .oe_async_reset = "none";
defparam \ALUOut[12]~I .oe_power_up = "low";
defparam \ALUOut[12]~I .oe_register_mode = "none";
defparam \ALUOut[12]~I .oe_sync_reset = "none";
defparam \ALUOut[12]~I .operation_mode = "output";
defparam \ALUOut[12]~I .output_async_reset = "none";
defparam \ALUOut[12]~I .output_power_up = "low";
defparam \ALUOut[12]~I .output_register_mode = "none";
defparam \ALUOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[13]~I (
	.datain(\ALUOut[13]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[13]));
// synopsys translate_off
defparam \ALUOut[13]~I .input_async_reset = "none";
defparam \ALUOut[13]~I .input_power_up = "low";
defparam \ALUOut[13]~I .input_register_mode = "none";
defparam \ALUOut[13]~I .input_sync_reset = "none";
defparam \ALUOut[13]~I .oe_async_reset = "none";
defparam \ALUOut[13]~I .oe_power_up = "low";
defparam \ALUOut[13]~I .oe_register_mode = "none";
defparam \ALUOut[13]~I .oe_sync_reset = "none";
defparam \ALUOut[13]~I .operation_mode = "output";
defparam \ALUOut[13]~I .output_async_reset = "none";
defparam \ALUOut[13]~I .output_power_up = "low";
defparam \ALUOut[13]~I .output_register_mode = "none";
defparam \ALUOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[14]~I (
	.datain(\ALUOut[14]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[14]));
// synopsys translate_off
defparam \ALUOut[14]~I .input_async_reset = "none";
defparam \ALUOut[14]~I .input_power_up = "low";
defparam \ALUOut[14]~I .input_register_mode = "none";
defparam \ALUOut[14]~I .input_sync_reset = "none";
defparam \ALUOut[14]~I .oe_async_reset = "none";
defparam \ALUOut[14]~I .oe_power_up = "low";
defparam \ALUOut[14]~I .oe_register_mode = "none";
defparam \ALUOut[14]~I .oe_sync_reset = "none";
defparam \ALUOut[14]~I .operation_mode = "output";
defparam \ALUOut[14]~I .output_async_reset = "none";
defparam \ALUOut[14]~I .output_power_up = "low";
defparam \ALUOut[14]~I .output_register_mode = "none";
defparam \ALUOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[15]~I (
	.datain(\ALUOut[15]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[15]));
// synopsys translate_off
defparam \ALUOut[15]~I .input_async_reset = "none";
defparam \ALUOut[15]~I .input_power_up = "low";
defparam \ALUOut[15]~I .input_register_mode = "none";
defparam \ALUOut[15]~I .input_sync_reset = "none";
defparam \ALUOut[15]~I .oe_async_reset = "none";
defparam \ALUOut[15]~I .oe_power_up = "low";
defparam \ALUOut[15]~I .oe_register_mode = "none";
defparam \ALUOut[15]~I .oe_sync_reset = "none";
defparam \ALUOut[15]~I .operation_mode = "output";
defparam \ALUOut[15]~I .output_async_reset = "none";
defparam \ALUOut[15]~I .output_power_up = "low";
defparam \ALUOut[15]~I .output_register_mode = "none";
defparam \ALUOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[16]~I (
	.datain(\ALUOut[16]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[16]));
// synopsys translate_off
defparam \ALUOut[16]~I .input_async_reset = "none";
defparam \ALUOut[16]~I .input_power_up = "low";
defparam \ALUOut[16]~I .input_register_mode = "none";
defparam \ALUOut[16]~I .input_sync_reset = "none";
defparam \ALUOut[16]~I .oe_async_reset = "none";
defparam \ALUOut[16]~I .oe_power_up = "low";
defparam \ALUOut[16]~I .oe_register_mode = "none";
defparam \ALUOut[16]~I .oe_sync_reset = "none";
defparam \ALUOut[16]~I .operation_mode = "output";
defparam \ALUOut[16]~I .output_async_reset = "none";
defparam \ALUOut[16]~I .output_power_up = "low";
defparam \ALUOut[16]~I .output_register_mode = "none";
defparam \ALUOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[17]~I (
	.datain(\ALUOut[17]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[17]));
// synopsys translate_off
defparam \ALUOut[17]~I .input_async_reset = "none";
defparam \ALUOut[17]~I .input_power_up = "low";
defparam \ALUOut[17]~I .input_register_mode = "none";
defparam \ALUOut[17]~I .input_sync_reset = "none";
defparam \ALUOut[17]~I .oe_async_reset = "none";
defparam \ALUOut[17]~I .oe_power_up = "low";
defparam \ALUOut[17]~I .oe_register_mode = "none";
defparam \ALUOut[17]~I .oe_sync_reset = "none";
defparam \ALUOut[17]~I .operation_mode = "output";
defparam \ALUOut[17]~I .output_async_reset = "none";
defparam \ALUOut[17]~I .output_power_up = "low";
defparam \ALUOut[17]~I .output_register_mode = "none";
defparam \ALUOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[18]~I (
	.datain(\ALUOut[18]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[18]));
// synopsys translate_off
defparam \ALUOut[18]~I .input_async_reset = "none";
defparam \ALUOut[18]~I .input_power_up = "low";
defparam \ALUOut[18]~I .input_register_mode = "none";
defparam \ALUOut[18]~I .input_sync_reset = "none";
defparam \ALUOut[18]~I .oe_async_reset = "none";
defparam \ALUOut[18]~I .oe_power_up = "low";
defparam \ALUOut[18]~I .oe_register_mode = "none";
defparam \ALUOut[18]~I .oe_sync_reset = "none";
defparam \ALUOut[18]~I .operation_mode = "output";
defparam \ALUOut[18]~I .output_async_reset = "none";
defparam \ALUOut[18]~I .output_power_up = "low";
defparam \ALUOut[18]~I .output_register_mode = "none";
defparam \ALUOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[19]~I (
	.datain(\ALUOut[19]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[19]));
// synopsys translate_off
defparam \ALUOut[19]~I .input_async_reset = "none";
defparam \ALUOut[19]~I .input_power_up = "low";
defparam \ALUOut[19]~I .input_register_mode = "none";
defparam \ALUOut[19]~I .input_sync_reset = "none";
defparam \ALUOut[19]~I .oe_async_reset = "none";
defparam \ALUOut[19]~I .oe_power_up = "low";
defparam \ALUOut[19]~I .oe_register_mode = "none";
defparam \ALUOut[19]~I .oe_sync_reset = "none";
defparam \ALUOut[19]~I .operation_mode = "output";
defparam \ALUOut[19]~I .output_async_reset = "none";
defparam \ALUOut[19]~I .output_power_up = "low";
defparam \ALUOut[19]~I .output_register_mode = "none";
defparam \ALUOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[20]~I (
	.datain(\ALUOut[20]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[20]));
// synopsys translate_off
defparam \ALUOut[20]~I .input_async_reset = "none";
defparam \ALUOut[20]~I .input_power_up = "low";
defparam \ALUOut[20]~I .input_register_mode = "none";
defparam \ALUOut[20]~I .input_sync_reset = "none";
defparam \ALUOut[20]~I .oe_async_reset = "none";
defparam \ALUOut[20]~I .oe_power_up = "low";
defparam \ALUOut[20]~I .oe_register_mode = "none";
defparam \ALUOut[20]~I .oe_sync_reset = "none";
defparam \ALUOut[20]~I .operation_mode = "output";
defparam \ALUOut[20]~I .output_async_reset = "none";
defparam \ALUOut[20]~I .output_power_up = "low";
defparam \ALUOut[20]~I .output_register_mode = "none";
defparam \ALUOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[21]~I (
	.datain(\ALUOut[21]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[21]));
// synopsys translate_off
defparam \ALUOut[21]~I .input_async_reset = "none";
defparam \ALUOut[21]~I .input_power_up = "low";
defparam \ALUOut[21]~I .input_register_mode = "none";
defparam \ALUOut[21]~I .input_sync_reset = "none";
defparam \ALUOut[21]~I .oe_async_reset = "none";
defparam \ALUOut[21]~I .oe_power_up = "low";
defparam \ALUOut[21]~I .oe_register_mode = "none";
defparam \ALUOut[21]~I .oe_sync_reset = "none";
defparam \ALUOut[21]~I .operation_mode = "output";
defparam \ALUOut[21]~I .output_async_reset = "none";
defparam \ALUOut[21]~I .output_power_up = "low";
defparam \ALUOut[21]~I .output_register_mode = "none";
defparam \ALUOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[22]~I (
	.datain(\ALUOut[22]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[22]));
// synopsys translate_off
defparam \ALUOut[22]~I .input_async_reset = "none";
defparam \ALUOut[22]~I .input_power_up = "low";
defparam \ALUOut[22]~I .input_register_mode = "none";
defparam \ALUOut[22]~I .input_sync_reset = "none";
defparam \ALUOut[22]~I .oe_async_reset = "none";
defparam \ALUOut[22]~I .oe_power_up = "low";
defparam \ALUOut[22]~I .oe_register_mode = "none";
defparam \ALUOut[22]~I .oe_sync_reset = "none";
defparam \ALUOut[22]~I .operation_mode = "output";
defparam \ALUOut[22]~I .output_async_reset = "none";
defparam \ALUOut[22]~I .output_power_up = "low";
defparam \ALUOut[22]~I .output_register_mode = "none";
defparam \ALUOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[23]~I (
	.datain(\ALUOut[23]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[23]));
// synopsys translate_off
defparam \ALUOut[23]~I .input_async_reset = "none";
defparam \ALUOut[23]~I .input_power_up = "low";
defparam \ALUOut[23]~I .input_register_mode = "none";
defparam \ALUOut[23]~I .input_sync_reset = "none";
defparam \ALUOut[23]~I .oe_async_reset = "none";
defparam \ALUOut[23]~I .oe_power_up = "low";
defparam \ALUOut[23]~I .oe_register_mode = "none";
defparam \ALUOut[23]~I .oe_sync_reset = "none";
defparam \ALUOut[23]~I .operation_mode = "output";
defparam \ALUOut[23]~I .output_async_reset = "none";
defparam \ALUOut[23]~I .output_power_up = "low";
defparam \ALUOut[23]~I .output_register_mode = "none";
defparam \ALUOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[24]~I (
	.datain(\ALUOut[24]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[24]));
// synopsys translate_off
defparam \ALUOut[24]~I .input_async_reset = "none";
defparam \ALUOut[24]~I .input_power_up = "low";
defparam \ALUOut[24]~I .input_register_mode = "none";
defparam \ALUOut[24]~I .input_sync_reset = "none";
defparam \ALUOut[24]~I .oe_async_reset = "none";
defparam \ALUOut[24]~I .oe_power_up = "low";
defparam \ALUOut[24]~I .oe_register_mode = "none";
defparam \ALUOut[24]~I .oe_sync_reset = "none";
defparam \ALUOut[24]~I .operation_mode = "output";
defparam \ALUOut[24]~I .output_async_reset = "none";
defparam \ALUOut[24]~I .output_power_up = "low";
defparam \ALUOut[24]~I .output_register_mode = "none";
defparam \ALUOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[25]~I (
	.datain(\ALUOut[25]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[25]));
// synopsys translate_off
defparam \ALUOut[25]~I .input_async_reset = "none";
defparam \ALUOut[25]~I .input_power_up = "low";
defparam \ALUOut[25]~I .input_register_mode = "none";
defparam \ALUOut[25]~I .input_sync_reset = "none";
defparam \ALUOut[25]~I .oe_async_reset = "none";
defparam \ALUOut[25]~I .oe_power_up = "low";
defparam \ALUOut[25]~I .oe_register_mode = "none";
defparam \ALUOut[25]~I .oe_sync_reset = "none";
defparam \ALUOut[25]~I .operation_mode = "output";
defparam \ALUOut[25]~I .output_async_reset = "none";
defparam \ALUOut[25]~I .output_power_up = "low";
defparam \ALUOut[25]~I .output_register_mode = "none";
defparam \ALUOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[26]~I (
	.datain(\ALUOut[26]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[26]));
// synopsys translate_off
defparam \ALUOut[26]~I .input_async_reset = "none";
defparam \ALUOut[26]~I .input_power_up = "low";
defparam \ALUOut[26]~I .input_register_mode = "none";
defparam \ALUOut[26]~I .input_sync_reset = "none";
defparam \ALUOut[26]~I .oe_async_reset = "none";
defparam \ALUOut[26]~I .oe_power_up = "low";
defparam \ALUOut[26]~I .oe_register_mode = "none";
defparam \ALUOut[26]~I .oe_sync_reset = "none";
defparam \ALUOut[26]~I .operation_mode = "output";
defparam \ALUOut[26]~I .output_async_reset = "none";
defparam \ALUOut[26]~I .output_power_up = "low";
defparam \ALUOut[26]~I .output_register_mode = "none";
defparam \ALUOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[27]~I (
	.datain(\ALUOut[27]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[27]));
// synopsys translate_off
defparam \ALUOut[27]~I .input_async_reset = "none";
defparam \ALUOut[27]~I .input_power_up = "low";
defparam \ALUOut[27]~I .input_register_mode = "none";
defparam \ALUOut[27]~I .input_sync_reset = "none";
defparam \ALUOut[27]~I .oe_async_reset = "none";
defparam \ALUOut[27]~I .oe_power_up = "low";
defparam \ALUOut[27]~I .oe_register_mode = "none";
defparam \ALUOut[27]~I .oe_sync_reset = "none";
defparam \ALUOut[27]~I .operation_mode = "output";
defparam \ALUOut[27]~I .output_async_reset = "none";
defparam \ALUOut[27]~I .output_power_up = "low";
defparam \ALUOut[27]~I .output_register_mode = "none";
defparam \ALUOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[28]~I (
	.datain(\ALUOut[28]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[28]));
// synopsys translate_off
defparam \ALUOut[28]~I .input_async_reset = "none";
defparam \ALUOut[28]~I .input_power_up = "low";
defparam \ALUOut[28]~I .input_register_mode = "none";
defparam \ALUOut[28]~I .input_sync_reset = "none";
defparam \ALUOut[28]~I .oe_async_reset = "none";
defparam \ALUOut[28]~I .oe_power_up = "low";
defparam \ALUOut[28]~I .oe_register_mode = "none";
defparam \ALUOut[28]~I .oe_sync_reset = "none";
defparam \ALUOut[28]~I .operation_mode = "output";
defparam \ALUOut[28]~I .output_async_reset = "none";
defparam \ALUOut[28]~I .output_power_up = "low";
defparam \ALUOut[28]~I .output_register_mode = "none";
defparam \ALUOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[29]~I (
	.datain(\ALUOut[29]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[29]));
// synopsys translate_off
defparam \ALUOut[29]~I .input_async_reset = "none";
defparam \ALUOut[29]~I .input_power_up = "low";
defparam \ALUOut[29]~I .input_register_mode = "none";
defparam \ALUOut[29]~I .input_sync_reset = "none";
defparam \ALUOut[29]~I .oe_async_reset = "none";
defparam \ALUOut[29]~I .oe_power_up = "low";
defparam \ALUOut[29]~I .oe_register_mode = "none";
defparam \ALUOut[29]~I .oe_sync_reset = "none";
defparam \ALUOut[29]~I .operation_mode = "output";
defparam \ALUOut[29]~I .output_async_reset = "none";
defparam \ALUOut[29]~I .output_power_up = "low";
defparam \ALUOut[29]~I .output_register_mode = "none";
defparam \ALUOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[30]~I (
	.datain(\ALUOut[30]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[30]));
// synopsys translate_off
defparam \ALUOut[30]~I .input_async_reset = "none";
defparam \ALUOut[30]~I .input_power_up = "low";
defparam \ALUOut[30]~I .input_register_mode = "none";
defparam \ALUOut[30]~I .input_sync_reset = "none";
defparam \ALUOut[30]~I .oe_async_reset = "none";
defparam \ALUOut[30]~I .oe_power_up = "low";
defparam \ALUOut[30]~I .oe_register_mode = "none";
defparam \ALUOut[30]~I .oe_sync_reset = "none";
defparam \ALUOut[30]~I .operation_mode = "output";
defparam \ALUOut[30]~I .output_async_reset = "none";
defparam \ALUOut[30]~I .output_power_up = "low";
defparam \ALUOut[30]~I .output_register_mode = "none";
defparam \ALUOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOut[31]~I (
	.datain(\ALUOut[31]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[31]));
// synopsys translate_off
defparam \ALUOut[31]~I .input_async_reset = "none";
defparam \ALUOut[31]~I .input_power_up = "low";
defparam \ALUOut[31]~I .input_register_mode = "none";
defparam \ALUOut[31]~I .input_sync_reset = "none";
defparam \ALUOut[31]~I .oe_async_reset = "none";
defparam \ALUOut[31]~I .oe_power_up = "low";
defparam \ALUOut[31]~I .oe_register_mode = "none";
defparam \ALUOut[31]~I .oe_sync_reset = "none";
defparam \ALUOut[31]~I .operation_mode = "output";
defparam \ALUOut[31]~I .output_async_reset = "none";
defparam \ALUOut[31]~I .output_power_up = "low";
defparam \ALUOut[31]~I .output_register_mode = "none";
defparam \ALUOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Zero~I (
	.datain(\Zero$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Zero));
// synopsys translate_off
defparam \Zero~I .input_async_reset = "none";
defparam \Zero~I .input_power_up = "low";
defparam \Zero~I .input_register_mode = "none";
defparam \Zero~I .input_sync_reset = "none";
defparam \Zero~I .oe_async_reset = "none";
defparam \Zero~I .oe_power_up = "low";
defparam \Zero~I .oe_register_mode = "none";
defparam \Zero~I .oe_sync_reset = "none";
defparam \Zero~I .operation_mode = "output";
defparam \Zero~I .output_async_reset = "none";
defparam \Zero~I .output_power_up = "low";
defparam \Zero~I .output_register_mode = "none";
defparam \Zero~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
