# system info xcvr_8B10B on 2019.08.07.14:34:06
system_info:
name,value
DEVICE,10AX066N3F40E2SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1565159645
#
#
# Files generated for xcvr_8B10B on 2019.08.07.14:34:06
files:
filepath,kind,attributes,module,is_top
sim/xcvr_8B10B.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,xcvr_8B10B,true
altera_xcvr_atx_pll_a10_181/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/plain_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/mentor_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/cadence_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/synopsys_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/aldec_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_atx_pll_rcfg_opt_logic_ubmonnq.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq,false
altera_xcvr_native_a10_181/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/twentynm_pcs.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/twentynm_pma.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/twentynm_xcvr_native.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/mentor/twentynm_pcs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/mentor/twentynm_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/mentor/twentynm_xcvr_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_pipe_retry.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_avmm_csr.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_prbs_accum.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_odi_accel.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_rcfg_arb.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/altera_xcvr_native_pcie_dfe_params_h.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_commands_h.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_functions_h.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_program.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_cpu.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/pcie_mgmt_master.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/altera_xcvr_native_pcie_dfe_ip.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/plain_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/mentor_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/cadence_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/synopsys_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/aldec_files.txt,OTHER,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/docs/xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony_parameters.csv,OTHER,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_native_a10_181/sim/alt_xcvr_native_rcfg_opt_logic_b5mzony.sv,SYSTEM_VERILOG,,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony,false
altera_xcvr_reset_control_181/sim/altera_xcvr_functions.sv,SYSTEM_VERILOG,,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/mentor/altera_xcvr_functions.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/altera_xcvr_reset_control.sv,SYSTEM_VERILOG,,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/alt_xcvr_reset_counter.sv,SYSTEM_VERILOG,,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/mentor/altera_xcvr_reset_control.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/mentor/alt_xcvr_reset_counter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/plain_files.txt,OTHER,,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/mentor_files.txt,OTHER,,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/cadence_files.txt,OTHER,,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/synopsys_files.txt,OTHER,,altera_xcvr_reset_control,false
altera_xcvr_reset_control_181/sim/aldec_files.txt,OTHER,,altera_xcvr_reset_control,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
xcvr_8B10B.xcvr_native_a10_0,xcvr_8B10B_altera_xcvr_native_a10_181_b5mzony
xcvr_8B10B.xcvr_reset_control_0,altera_xcvr_reset_control
xcvr_8B10B.xcvr_atx_pll_a10_0,xcvr_8B10B_altera_xcvr_atx_pll_a10_181_ubmonnq
