<profile>

<section name = "Vitis HLS Report for 'sin_or_cos_double_s'" level="0">
<item name = "Date">Wed Mar 22 02:30:30 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">cluster</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.046 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32, 32, 0.320 us, 0.320 us, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3895, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 54, 2955, 1395, -</column>
<column name="Memory">8, -, 213, 852, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 3757, 576, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 24, 6, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_170s_53ns_170_5_1_U18">mul_170s_53ns_170_5_1, 0, 18, 441, 256, 0</column>
<column name="mul_35ns_25ns_60_2_1_U28">mul_35ns_25ns_60_2_1, 0, 2, 187, 69, 0</column>
<column name="mul_42ns_33ns_75_2_1_U27">mul_42ns_33ns_75_2_1, 0, 4, 205, 88, 0</column>
<column name="mul_49ns_44s_93_5_1_U26">mul_49ns_44s_93_5_1, 0, 4, 334, 84, 0</column>
<column name="mul_49ns_49ns_98_5_1_U22">mul_49ns_49ns_98_5_1, 0, 4, 334, 84, 0</column>
<column name="mul_49ns_49ns_98_5_1_U23">mul_49ns_49ns_98_5_1, 0, 4, 334, 84, 0</column>
<column name="mul_49ns_49ns_98_5_1_U24">mul_49ns_49ns_98_5_1, 0, 4, 334, 84, 0</column>
<column name="mul_56ns_52s_108_5_1_U25">mul_56ns_52s_108_5_1, 0, 5, 345, 218, 0</column>
<column name="mul_64s_63ns_126_5_1_U29">mul_64s_63ns_126_5_1, 0, 9, 441, 256, 0</column>
<column name="mux_164_1_1_1_U20">mux_164_1_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_1_1_1_U21">mux_164_1_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_83_1_1_1_U19">mux_83_1_1_1, 0, 0, 0, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fourth_order_double_sin_cos_K0_V_U">sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R, 0, 59, 236, 0, 256, 59, 1, 15104</column>
<column name="fourth_order_double_sin_cos_K1_V_U">sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R, 0, 52, 208, 0, 256, 52, 1, 13312</column>
<column name="fourth_order_double_sin_cos_K2_V_U">sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R, 0, 44, 176, 0, 256, 44, 1, 11264</column>
<column name="fourth_order_double_sin_cos_K3_V_U">sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R, 0, 33, 132, 0, 256, 33, 1, 8448</column>
<column name="fourth_order_double_sin_cos_K4_V_U">sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R, 0, 25, 100, 0, 256, 25, 1, 6400</column>
<column name="ref_4oPi_table_256_V_U">sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R, 8, 0, 0, 0, 10, 256, 1, 2560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Ex_V_fu_505_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln214_fu_330_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln451_1_fu_1151_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln451_2_fu_1206_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln451_fu_1130_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln461_fu_1256_p2">+, 0, 0, 12, 12, 10</column>
<column name="ret_V_6_fu_916_p2">+, 0, 0, 64, 64, 64</column>
<column name="ret_V_7_fu_925_p2">+, 0, 0, 64, 64, 64</column>
<column name="ret_V_8_fu_960_p2">+, 0, 0, 64, 64, 64</column>
<column name="ret_V_fu_968_p2">+, 0, 0, 64, 64, 64</column>
<column name="Ex_V_3_fu_544_p2">-, 0, 0, 12, 11, 11</column>
<column name="Mx_bits_V_1_fu_441_p2">-, 0, 0, 131, 1, 124</column>
<column name="newexp_fu_1266_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln1512_fu_707_p2">-, 0, 0, 12, 1, 12</column>
<column name="and_ln300_2_fu_1377_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln300_fu_676_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln453_1_fu_1221_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln453_2_fu_1225_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln453_fu_1216_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_435_p2">and, 0, 0, 2, 1, 1</column>
<column name="results_sign_V_1_fu_698_p2">and, 0, 0, 2, 1, 1</column>
<column name="closepath_fu_320_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln1019_1_fu_363_p2">icmp, 0, 0, 24, 52, 1</column>
<column name="icmp_ln1019_2_fu_681_p2">icmp, 0, 0, 11, 11, 2</column>
<column name="icmp_ln1019_fu_671_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="icmp_ln1653_fu_1070_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln453_1_fu_1145_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln453_2_fu_1157_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln453_fu_1125_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="r_V_fu_728_p2">lshr, 0, 0, 179, 63, 63</column>
<column name="or_ln300_fu_686_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln453_fu_1237_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln462_fu_1280_p2">or, 0, 0, 2, 1, 1</column>
<column name="Ex_V_4_fu_1163_p3">select, 0, 0, 11, 1, 11</column>
<column name="Mx_V_2_fu_951_p3">select, 0, 0, 63, 1, 63</column>
<column name="Mx_bits_V_3_fu_446_p3">select, 0, 0, 124, 1, 124</column>
<column name="addr_fu_336_p3">select, 0, 0, 11, 1, 7</column>
<column name="k_V_1_fu_517_p3">select, 0, 0, 3, 1, 1</column>
<column name="r_V_16_fu_738_p3">select, 0, 0, 63, 1, 63</column>
<column name="results_exp_V_fu_1304_p3">select, 0, 0, 11, 1, 11</column>
<column name="results_sig_V_fu_1402_p3">select, 0, 0, 52, 1, 52</column>
<column name="results_sign_V_fu_663_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln300_1_fu_1296_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln300_3_fu_1395_p3">select, 0, 0, 52, 1, 1</column>
<column name="select_ln300_4_fu_1387_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln300_fu_1289_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln453_1_fu_1243_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln453_2_fu_1248_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln453_3_fu_1338_p3">select, 0, 0, 52, 1, 52</column>
<column name="select_ln453_4_fu_1363_p3">select, 0, 0, 52, 1, 52</column>
<column name="select_ln453_5_fu_1370_p3">select, 0, 0, 52, 1, 52</column>
<column name="select_ln453_fu_1230_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln482_fu_510_p3">select, 0, 0, 11, 1, 11</column>
<column name="ush_fu_713_p3">select, 0, 0, 12, 1, 12</column>
<column name="r_V_15_fu_372_p2">shl, 0, 0, 950, 256, 256</column>
<column name="r_V_2_fu_733_p2">shl, 0, 0, 179, 63, 63</column>
<column name="r_fu_529_p2">shl, 0, 0, 409, 124, 124</column>
<column name="shl_ln1454_1_fu_1140_p2">shl, 0, 0, 179, 63, 63</column>
<column name="shl_ln1454_2_fu_1201_p2">shl, 0, 0, 179, 63, 63</column>
<column name="shl_ln1454_3_fu_1314_p2">shl, 0, 0, 179, 63, 63</column>
<column name="shl_ln1454_fu_1065_p2">shl, 0, 0, 179, 63, 63</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1027_fu_430_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln300_1_fu_1381_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln300_fu_692_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln453_fu_1211_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_V_reg_1555">56, 0, 56, 0</column>
<column name="B_squared_V_reg_1589">49, 0, 49, 0</column>
<column name="B_trunc_reg_1560">49, 0, 49, 0</column>
<column name="Ex_V_3_reg_1510">11, 0, 11, 0</column>
<column name="Med_V_reg_1466">170, 0, 170, 0</column>
<column name="Mx_V_2_reg_1717">63, 0, 63, 0</column>
<column name="Mx_V_reg_1503">63, 0, 63, 0</column>
<column name="Mx_bits_V_3_reg_1492">124, 0, 124, 0</column>
<column name="Mx_bits_V_reg_1481">124, 0, 124, 0</column>
<column name="Mx_zeros_reg_1497">7, 0, 7, 0</column>
<column name="add_ln451_1_reg_1810">32, 0, 32, 0</column>
<column name="add_ln451_reg_1793">32, 0, 32, 0</column>
<column name="and_ln300_reg_1534">1, 0, 1, 0</column>
<column name="and_ln453_2_reg_1832">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="closepath_reg_1433">1, 0, 1, 0</column>
<column name="din_exp_V_reg_1426">11, 0, 11, 0</column>
<column name="fourth_order_double_sin_cos_K0_V_load_reg_1647">59, 0, 59, 0</column>
<column name="fourth_order_double_sin_cos_K1_V_load_reg_1595">52, 0, 52, 0</column>
<column name="fourth_order_double_sin_cos_K2_V_load_reg_1600">44, 0, 44, 0</column>
<column name="fourth_order_double_sin_cos_K3_V_load_reg_1667">33, 0, 33, 0</column>
<column name="fourth_order_double_sin_cos_K4_V_load_reg_1677">25, 0, 25, 0</column>
<column name="icmp_ln1019_1_reg_1455">1, 0, 1, 0</column>
<column name="icmp_ln1019_reg_1529">1, 0, 1, 0</column>
<column name="icmp_ln1653_reg_1775">1, 0, 1, 0</column>
<column name="icmp_ln1653_reg_1775_pp0_iter30_reg">1, 0, 1, 0</column>
<column name="icmp_ln453_1_reg_1804">1, 0, 1, 0</column>
<column name="icmp_ln453_2_reg_1816">1, 0, 1, 0</column>
<column name="icmp_ln453_reg_1785">1, 0, 1, 0</column>
<column name="icmp_ln453_reg_1785_pp0_iter31_reg">1, 0, 1, 0</column>
<column name="isNeg_reg_1516">1, 0, 1, 0</column>
<column name="k_V_reg_1487">3, 0, 3, 0</column>
<column name="k_V_reg_1487_pp0_iter8_reg">3, 0, 3, 0</column>
<column name="or_ln300_reg_1539">1, 0, 1, 0</column>
<column name="or_ln453_reg_1837">1, 0, 1, 0</column>
<column name="or_ln462_reg_1842">1, 0, 1, 0</column>
<column name="p_Result_11_reg_1421">1, 0, 1, 0</column>
<column name="p_Result_12_reg_1440">52, 0, 52, 0</column>
<column name="p_Result_31_1_reg_1748">16, 0, 16, 0</column>
<column name="p_Result_31_1_reg_1748_pp0_iter29_reg">16, 0, 16, 0</column>
<column name="p_Result_31_2_reg_1753">16, 0, 16, 0</column>
<column name="p_Result_31_2_reg_1753_pp0_iter29_reg">16, 0, 16, 0</column>
<column name="p_Result_s_43_reg_1743">16, 0, 16, 0</column>
<column name="result_V_reg_1737">63, 0, 63, 0</column>
<column name="results_exp_V_reg_1847">11, 0, 11, 0</column>
<column name="results_sign_V_1_reg_1545">1, 0, 1, 0</column>
<column name="ret_V_5_reg_1476">170, 0, 170, 0</column>
<column name="ret_V_7_reg_1702">64, 0, 64, 0</column>
<column name="ret_V_7_reg_1702_pp0_iter22_reg">64, 0, 64, 0</column>
<column name="ret_V_reg_1722">64, 0, 64, 0</column>
<column name="rhs_1_reg_1652">56, 0, 56, 0</column>
<column name="rhs_2_reg_1657">48, 0, 48, 0</column>
<column name="rhs_4_reg_1707">29, 0, 29, 0</column>
<column name="shl_ln1454_1_reg_1798">63, 0, 63, 0</column>
<column name="shl_ln1454_1_reg_1798_pp0_iter31_reg">63, 0, 63, 0</column>
<column name="shl_ln1454_2_reg_1826">63, 0, 63, 0</column>
<column name="shl_ln1454_reg_1769">63, 0, 63, 0</column>
<column name="sin_basis_reg_1522">1, 0, 1, 0</column>
<column name="table_256_V_reg_1461">256, 0, 256, 0</column>
<column name="tmp_2_reg_1550">7, 0, 7, 0</column>
<column name="tmp_5_reg_1758">15, 0, 15, 0</column>
<column name="tmp_7_2_reg_1780">32, 0, 32, 0</column>
<column name="tmp_7_3_reg_1821">32, 0, 32, 0</column>
<column name="tmp_7_reg_1763">32, 0, 32, 0</column>
<column name="tmp_7_reg_1763_pp0_iter30_reg">32, 0, 32, 0</column>
<column name="trunc_ln1270_1_reg_1672">35, 0, 35, 0</column>
<column name="trunc_ln1_reg_1662">42, 0, 42, 0</column>
<column name="trunc_ln2_reg_1712">37, 0, 37, 0</column>
<column name="trunc_ln628_reg_1450">7, 0, 7, 0</column>
<column name="trunc_ln628_reg_1450_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="zext_ln1271_reg_1565">49, 0, 98, 49</column>
<column name="zext_ln541_reg_1572">8, 0, 64, 56</column>
<column name="B_V_reg_1555">64, 32, 56, 0</column>
<column name="Ex_V_3_reg_1510">64, 32, 11, 0</column>
<column name="Mx_V_reg_1503">64, 32, 63, 0</column>
<column name="and_ln300_reg_1534">64, 32, 1, 0</column>
<column name="closepath_reg_1433">64, 32, 1, 0</column>
<column name="din_exp_V_reg_1426">64, 32, 11, 0</column>
<column name="icmp_ln1019_1_reg_1455">64, 32, 1, 0</column>
<column name="icmp_ln1019_reg_1529">64, 32, 1, 0</column>
<column name="or_ln300_reg_1539">64, 32, 1, 0</column>
<column name="p_Result_11_reg_1421">64, 32, 1, 0</column>
<column name="p_Result_12_reg_1440">64, 32, 52, 0</column>
<column name="results_sign_V_1_reg_1545">64, 32, 1, 0</column>
<column name="shl_ln1454_reg_1769">64, 32, 63, 0</column>
<column name="sin_basis_reg_1522">64, 32, 1, 0</column>
<column name="tmp_2_reg_1550">64, 32, 7, 0</column>
<column name="tmp_5_reg_1758">64, 32, 15, 0</column>
<column name="zext_ln1271_reg_1565">64, 32, 98, 49</column>
<column name="zext_ln541_reg_1572">64, 32, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sin_or_cos&lt;double&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sin_or_cos&lt;double&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sin_or_cos&lt;double&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sin_or_cos&lt;double&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sin_or_cos&lt;double&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sin_or_cos&lt;double&gt;, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, sin_or_cos&lt;double&gt;, return value</column>
<column name="t_in">in, 64, ap_none, t_in, scalar</column>
</table>
</item>
</section>
</profile>
