[INFO]: Current run directory is /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 1
[INFO]: Changing netlist from 0 to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/synthesis/i2c_master_top.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 2
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 3
[INFO]: Core area width: 187.22
[INFO]: Core area height: 184.96
[INFO]: Changing layout from 0 to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/floorplan/3-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 4
[INFO]: Changing layout from /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/floorplan/3-verilog2def_openroad.def to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/floorplan/4-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 5
[INFO]: Changing layout from /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/floorplan/4-ioPlacer.def to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/floorplan/i2c_master_top.floorplan.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 6
[INFO]: Screenshot taken.
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 7
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/floorplan/i2c_master_top.floorplan.def to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/floorplan/7-pdn.def
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 8
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/floorplan/7-pdn.def to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/placement/8-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[INFO]: Changing layout from /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/placement/8-replace.def to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/tmp/placement/8-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 9
[INFO]: Changing netlist from /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/synthesis/i2c_master_top.synthesis.v to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/synthesis/i2c_master_top.synthesis_optimized.v
[INFO]: Running LEC: /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/synthesis/i2c_master_top.synthesis_optimized.v.without_power_pins.v Vs. /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/synthesis/i2c_master_top.synthesis.v
[INFO]: current step index: 10
[ERROR]: /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/synthesis/i2c_master_top.synthesis_optimized.v.without_power_pins.v is not logically equivalent to /openLANE_flow/designs/i2c/runs/4th_run_clk20_util35_tardens0.45_flat1_doubleQuotations_edited_config_of_design/results/synthesis/i2c_master_top.synthesis.v
