Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: Sorter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sorter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sorter"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Sorter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" into library work
Parsing entity <CachedMemory>.
Parsing architecture <Behavioral> of entity <cachedmemory>.
Parsing VHDL file "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd" into library work
Parsing entity <Sorter>.
Parsing architecture <Behavioral> of entity <sorter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Sorter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd" Line 41: Using initial value '0' for mem_clk since it is never assigned
WARNING:HDLCompiler:871 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd" Line 44: Using initial value '0' for mem_reset since it is never assigned
WARNING:HDLCompiler:871 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd" Line 48: Using initial value "00000000" for mem_data_in since it is never assigned

Elaborating entity <CachedMemory> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 57: <memory> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 287: buffer_cachefrommem_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 292: buffer_cachefrommem_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 293: buffer_cachefrommem_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 294: buffer_cachefrommem_d should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 295: buffer_cachefrommem_v should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 309: buffer_cachefrommain_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 328: buffer_cachefrommain_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 329: buffer_cachefrommain_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 330: buffer_cachefrommain_d should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd" Line 331: buffer_cachefrommain_v should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd" Line 71: addr_start should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Sorter>.
    Related source file is "/home/daalta/Rechnerarchitektur2015/Uebung 2/A3_Sorter/Sorter.vhd".
    Found 1-bit register for signal <mem_init>.
    Found 32-bit register for signal <execute.initDelay>.
    Found 8-bit register for signal <mem_addr>.
    Found 1-bit register for signal <mem_we>.
    Found 1-bit register for signal <mem_re>.
    Found 1-bit register for signal <execute.getOutput>.
    Found 8-bit register for signal <execute.firstValue>.
    Found 1-bit register for signal <execute.firstValueValid>.
    Found 8-bit register for signal <execute.currentValue>.
    Found 1-bit register for signal <execute.currentValueValid>.
    Found 8-bit register for signal <execute.nextValue>.
    Found 1-bit register for signal <execute.nextValueValid>.
    Found 8-bit register for signal <execute.pointer>.
    Found 1-bit register for signal <execute.replaceCurrentValue>.
    Found 1-bit register for signal <execute.sortAgain>.
    Found 32-bit register for signal <execute.amountCorrectLastDigits>.
    Found 1-bit register for signal <mem_dump>.
    Found 1-bit register for signal <execute.isRunning>.
    Found 8-bit adder for signal <execute.pointer[7]_GND_6_o_add_15_OUT> created at line 140.
    Found 32-bit adder for signal <GND_6_o_execute.amountCorrectLastDigits[31]_add_20_OUT> created at line 196.
    Found 32-bit adder for signal <execute.amountCorrectLastDigits[31]_GND_6_o_add_22_OUT> created at line 199.
    Found 32-bit subtractor for signal <execute.initDelay[31]_GND_6_o_sub_3_OUT<31:0>> created at line 106.
    Found 32-bit comparator lessequal for signal <execute.initDelay[31]_GND_6_o_LessThan_2_o> created at line 104
    Found 8-bit comparator greater for signal <execute.nextValue[7]_execute.currentValue[7]_LessThan_17_o> created at line 175
    Found 32-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_22_o> created at line 196
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 115 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <Sorter> synthesized.

Synthesizing Unit <CachedMemory>.
    Related source file is "/home/daalta/Rechnerarchitektur2015/Uebung 2/A2_CachedMemory/CachedMemory.vhd".
    Found 1-bit register for signal <buffer_mem_clk>.
    Found 1-bit register for signal <mem_init>.
    Found 1-bit register for signal <mem_reset>.
    Found 1-bit register for signal <mem_re>.
    Found 1-bit register for signal <mem_we>.
    Found 8-bit register for signal <mem_addr>.
    Found 8-bit register for signal <mem_data_in>.
    Found 3-bit register for signal <memDriver.lastMemRequest>.
    Found 8-bit register for signal <memDriver.lastMemAddr>.
    Found 1-bit register for signal <memState>.
    Found 3-bit register for signal <memContentState>.
    Found 8-bit register for signal <buffer_cacheFromMem_addr>.
    Found 8-bit register for signal <buffer_cacheFromMem_data>.
    Found 1-bit register for signal <buffer_cacheFromMem_d>.
    Found 1-bit register for signal <buffer_cacheFromMem_v>.
    Found 3-bit register for signal <cacheRequestFromMem>.
    Found 1-bit register for signal <bufferAck>.
    Found 8-bit register for signal <bufferOut>.
    Found 3-bit register for signal <memRequest>.
    Found 3-bit register for signal <cacheRequestFromMain>.
    Found 8-bit register for signal <buffer_cacheFromMain_addr>.
    Found 8-bit register for signal <buffer_cacheFromMain_data>.
    Found 1-bit register for signal <buffer_cacheFromMain_d>.
    Found 1-bit register for signal <buffer_cacheFromMain_v>.
    Found 32-bit register for signal <mem_clk_process.clkCnt>.
    Found 32-bit adder for signal <mem_clk_process.clkCnt[31]_GND_7_o_add_1_OUT> created at line 140.
    Found 8x3-bit Read Only RAM for signal <GND_7_o_GND_7_o_mux_46_OUT>
    Found 4-bit 16-to-1 multiplexer for signal <addr[3]_cache[15]_tag[3]_wide_mux_10_OUT> created at line 210.
    Found 8-bit 16-to-1 multiplexer for signal <addr[3]_cache[15]_data[7]_wide_mux_15_OUT> created at line 211.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_cache[15]_v_Mux_366_o> created at line 417.
    Found 1-bit 16-to-1 multiplexer for signal <addr[3]_cache[15]_d_Mux_376_o> created at line 461.
    Found 1-bit 4-to-1 multiplexer for signal <_n2980> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n2988> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n2996> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3004> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3012> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3020> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3028> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3036> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3044> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3052> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3060> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3068> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3076> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3084> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3092> created at line 312.
    Found 1-bit 4-to-1 multiplexer for signal <_n3100> created at line 312.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMem<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMem<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMem<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[0]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[1]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[2]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[3]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[4]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[5]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[6]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[7]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[8]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[9]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[10]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[11]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[12]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[13]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[14]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_v>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_tag<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_tag<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_tag<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_tag<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cache[15]_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMain<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMain<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cacheDriver.prevRequestFromMain<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator equal for signal <n0093> created at line 283
    Found 3-bit comparator equal for signal <n0194> created at line 305
    Found 4-bit comparator equal for signal <addr[7]_INV_39_o> created at line 418
    WARNING:Xst:2404 -  FFs/Latches <mem_dump<0:0>> (without init value) have a constant value of 0 in block <CachedMemory>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 121 D-type flip-flop(s).
	inferred 230 Latch(s).
	inferred   3 Comparator(s).
	inferred 1267 Multiplexer(s).
Unit <CachedMemory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Registers                                            : 42
 1-bit register                                        : 21
 3-bit register                                        : 5
 32-bit register                                       : 3
 8-bit register                                        : 13
# Latches                                              : 230
 1-bit latch                                           : 230
# Comparators                                          : 6
 3-bit comparator equal                                : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1304
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1208
 1-bit 4-to-1 multiplexer                              : 16
 3-bit 2-to-1 multiplexer                              : 15
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 45

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <buffer_cacheFromMain_v> in Unit <mem> is equivalent to the following FF/Latch, which will be removed : <buffer_cacheFromMain_d> 
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMem_v hinder the constant cleaning in the block mem.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMain_v hinder the constant cleaning in the block mem.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_14> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_15> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_16> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_17> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_18> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_19> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_20> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_21> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_22> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_23> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_24> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_25> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_26> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_27> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_28> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_29> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferAck> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memRequest_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memRequest_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memRequest_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cacheRequestFromMain_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cacheRequestFromMain_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cacheRequestFromMain_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_31> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_30> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_v> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_addr_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_addr_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_addr_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_addr_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_addr_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_addr_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_addr_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_addr_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_13> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_12> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_11> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_10> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_9> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_8> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_clk_process.clkCnt_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_mem_clk> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheRequestFromMem_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheRequestFromMem_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheRequestFromMem_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memContentState_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMain_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMain_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMain_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemRequest_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemRequest_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemRequest_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memContentState_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memContentState_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memState> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_v> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMem_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMem_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMem_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_re> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_init> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_reset> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_6> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_7> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_we> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_0> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_1> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_2> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_3> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_4> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_5> has a constant value of 0 in block <mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[0]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[1]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[2]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[3]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[4]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[5]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[6]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[7]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[8]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[9]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[10]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[11]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[12]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[13]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[14]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[15]_d> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_addr_4> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_addr_5> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_addr_6> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_addr_7> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_re> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_we> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[0]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[1]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[2]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[3]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[4]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[5]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[6]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[7]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[8]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[9]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[10]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[11]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[12]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[13]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[14]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[15]_v> is unconnected in block <mem>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_addr_3> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_addr_2> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_addr_1> is unconnected in block <Sorter>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mem_addr_0> is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_init> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_dump> of sequential type is unconnected in block <Sorter>.

Synthesizing (advanced) Unit <CachedMemory>.
The following registers are absorbed into counter <mem_clk_process.clkCnt>: 1 register on signal <mem_clk_process.clkCnt>.
INFO:Xst:3231 - The small RAM <Mram_GND_7_o_GND_7_o_mux_46_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memDriver.lastMemRequest> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CachedMemory> synthesized (advanced).

Synthesizing (advanced) Unit <Sorter>.
The following registers are absorbed into counter <execute.initDelay>: 1 register on signal <execute.initDelay>.
The following registers are absorbed into counter <execute.amountCorrectLastDigits>: 1 register on signal <execute.amountCorrectLastDigits>.
Unit <Sorter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 32-bit down counter                                   : 1
 32-bit up counter                                     : 2
# Registers                                            : 140
 Flip-Flops                                            : 140
# Comparators                                          : 6
 3-bit comparator equal                                : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1318
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 1224
 1-bit 4-to-1 multiplexer                              : 16
 3-bit 2-to-1 multiplexer                              : 15
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 43

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMem_v hinder the constant cleaning in the block CachedMemory.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMain_v hinder the constant cleaning in the block CachedMemory.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch buffer_cacheFromMain_d hinder the constant cleaning in the block CachedMemory.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_mem_clk> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cacheRequestFromMain_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cacheRequestFromMain_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cacheRequestFromMain_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memRequest_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memRequest_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memRequest_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferAck> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_3> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bufferOut_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_d> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_3> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_v> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <buffer_cacheFromMain_data_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMain_addr_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMain_addr_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMain_addr_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMain_addr_3> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemRequest_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemRequest_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMain_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMain_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMain_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMain_addr_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheRequestFromMem_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheRequestFromMem_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheRequestFromMem_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memContentState_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memContentState_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memContentState_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_3> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_data_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMain_addr_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMain_addr_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMain_addr_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memState> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_v> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_3> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemAddr_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memDriver.lastMemRequest_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_3> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_we> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <buffer_cacheFromMem_addr_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_3> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_data_in_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_init> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMem_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMem_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cacheDriver.prevRequestFromMem_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_re> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_7> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_6> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_5> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_4> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_3> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_2> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_1> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_addr_0> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_reset> has a constant value of 0 in block <CachedMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[0]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[1]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[2]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[3]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[4]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[5]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[6]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[7]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[8]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[9]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[10]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[11]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[12]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[13]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[14]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[15]_d> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[0]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[1]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[2]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[3]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[4]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[5]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[6]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[7]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[8]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[9]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[10]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[11]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[12]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[13]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[14]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cache[15]_v> is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_tag_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_tag_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_tag_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_tag_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[0]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[1]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[2]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[3]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[4]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[5]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[6]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[7]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[8]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[9]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[10]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[11]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[12]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[13]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[14]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_data_6> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_data_7> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_data_3> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_data_5> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_data_4> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_data_0> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_data_2> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <cache[15]_data_1> of sequential type is unconnected in block <CachedMemory>.
WARNING:Xst:2677 - Node <mem_init> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValue_0> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValue_1> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValue_2> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValue_3> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValue_4> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValue_5> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValue_6> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValue_7> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValue_0> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValue_1> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValue_2> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValue_3> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValue_4> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValue_5> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValue_6> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValue_7> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.sortAgain> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_dump> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_re> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.isRunning> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValueValid> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.replaceCurrentValue> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.nextValueValid> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_we> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_addr_0> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_addr_1> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_addr_2> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_addr_3> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_addr_4> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_addr_5> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_addr_6> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <mem_addr_7> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.firstValueValid> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.getOutput> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValue_0> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValue_1> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValue_2> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValue_3> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValue_4> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValue_5> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValue_6> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.currentValue_7> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.pointer_0> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.pointer_1> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.pointer_2> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.pointer_3> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.pointer_4> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.pointer_5> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.pointer_6> of sequential type is unconnected in block <Sorter>.
WARNING:Xst:2677 - Node <execute.pointer_7> of sequential type is unconnected in block <Sorter>.

Optimizing unit <Sorter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sorter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Sorter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1
#      GND                         : 1
# Others                           : 1
#      Memory                      : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                   0  out of    210     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 36.90 secs
 
--> 


Total memory usage is 522124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  791 (   0 filtered)
Number of infos    :    2 (   0 filtered)

