/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_1z;
  wire [41:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [35:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~((celloutsig_1_3z[27] | in_data[119]) & (in_data[110] | celloutsig_1_0z[28]));
  assign celloutsig_1_8z = ~((celloutsig_1_5z | in_data[166]) & (celloutsig_1_2z[2] | celloutsig_1_7z));
  assign celloutsig_1_9z = ~((in_data[127] | celloutsig_1_6z[7]) & (celloutsig_1_5z | celloutsig_1_8z));
  assign celloutsig_1_3z = in_data[145:110] % { 1'h1, in_data[128:100], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z } % { 1'h1, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[42] ? in_data[86:80] : in_data[49:43];
  assign celloutsig_1_1z = in_data[183] ? in_data[127:125] : in_data[134:132];
  assign celloutsig_1_0z = in_data[163] ? in_data[145:104] : in_data[146:105];
  assign celloutsig_1_2z = in_data[122:120] >> celloutsig_1_1z;
  assign celloutsig_1_6z = { celloutsig_1_3z[33:25], celloutsig_1_1z, celloutsig_1_2z } >> { in_data[179:169], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_0z[31:23], celloutsig_1_5z, celloutsig_1_18z } >> { celloutsig_1_0z[24:15], celloutsig_1_9z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[4:0];
  assign celloutsig_1_4z = ~((in_data[122] & celloutsig_1_2z[0]) | (celloutsig_1_2z[2] & celloutsig_1_3z[20]));
  assign celloutsig_1_7z = ~((celloutsig_1_0z[13] & celloutsig_1_5z) | (celloutsig_1_2z[0] & celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_4z & celloutsig_1_4z) | (celloutsig_1_13z[2] & celloutsig_1_4z));
  assign { out_data[128], out_data[106:96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
