
*** Running vivado
    with args -log myFIFO_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myFIFO_tb.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source myFIFO_tb.tcl -notrace
Command: synth_design -top myFIFO_tb -part xa7s50ftgb196-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21370 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.555 ; gain = 77.734 ; free physical = 26227 ; free virtual = 31036
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myFIFO_tb' [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:8]
	Parameter number_of_registers bound to: 4 - type: integer 
	Parameter bit_length_registers bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'myFIFO' declared at '/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:6' bound to instance 'uut' of component 'myFIFO' [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:41]
INFO: [Synth 8-638] synthesizing module 'myFIFO' [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:22]
	Parameter number_of_registers bound to: 4 - type: integer 
	Parameter bit_length_registers bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element en_dff_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[3] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[2] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[1] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[0] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:61]
WARNING: [Synth 8-3848] Net data_out in module/entity myFIFO does not have driver. [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:16]
WARNING: [Synth 8-3848] Net fifo_full_status in module/entity myFIFO does not have driver. [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:17]
WARNING: [Synth 8-3848] Net fifo_empty_status in module/entity myFIFO does not have driver. [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myFIFO' (1#1) [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO.vhd:22]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:55]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:64]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'myFIFO_tb' (2#1) [/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.srcs/sources_1/new/myFIFO_tb.vhd:8]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_out[7]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_out[6]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_out[5]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_out[4]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_out[3]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_out[2]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_out[1]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_out[0]
WARNING: [Synth 8-3331] design myFIFO has unconnected port fifo_full_status
WARNING: [Synth 8-3331] design myFIFO has unconnected port fifo_empty_status
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_in[7]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_in[6]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_in[5]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_in[4]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_in[3]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_in[2]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_in[1]
WARNING: [Synth 8-3331] design myFIFO has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.164 ; gain = 122.344 ; free physical = 26238 ; free virtual = 31050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.164 ; gain = 122.344 ; free physical = 26237 ; free virtual = 31049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7s50ftgb196-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.168 ; gain = 130.348 ; free physical = 26237 ; free virtual = 31049
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7s50ftgb196-1I
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.176 ; gain = 138.355 ; free physical = 26235 ; free virtual = 31047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26117 ; free virtual = 30932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.176 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1401.184 ; gain = 213.355 ; free physical = 26116 ; free virtual = 30931
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.246 ; gain = 304.691 ; free physical = 26082 ; free virtual = 30897
INFO: [Common 17-1381] The checkpoint '/home/lauro199471/Documents/VHDL-Tutorial/project_1_fifo_memoy/project_1_fifo_memoy.runs/synth_1/myFIFO_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file myFIFO_tb_utilization_synth.rpt -pb myFIFO_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1516.258 ; gain = 0.000 ; free physical = 26083 ; free virtual = 30899
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 21:10:46 2018...
