$date
	Sat Oct 22 18:56:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#773683
b11000 !
1"
#773686
b11000 &
b11000 %
1$
#773687
0"
#773690
b1100 &
b1100 %
#773694
b110 &
b110 %
#773698
b11 &
b11 %
#773702
b1010 &
b1010 %
#773706
b101 &
b101 %
#773710
b10000 &
b10000 %
#773714
b1000 &
b1000 %
#773718
b100 &
b100 %
#773722
b10 &
b10 %
#773726
b1 &
1#
b1 %
#773730
b0 &
b0 %
0#
0$
#1778459
b111 !
1"
#1778462
b111 &
b111 %
1$
#1778463
0"
#1778466
b10110 &
b10110 %
#1778470
b1011 &
b1011 %
#1778474
b100010 &
b100010 %
#1778478
b10001 &
b10001 %
#1778482
b110100 &
b110100 %
#1778486
b11010 &
b11010 %
#1778490
b1101 &
b1101 %
#1778494
b101000 &
b101000 %
#1778498
b10100 &
b10100 %
#1778502
b1010 &
b1010 %
#1778506
b101 &
b101 %
#1778510
b10000 &
b10000 %
#1778514
b1000 &
b1000 %
#1778518
b100 &
b100 %
#1778522
b10 &
b10 %
#1778526
b1 &
1#
b1 %
#1778530
b0 &
b0 %
0#
0$
#2772846
b10100 &
b10100 %
1$
b10100 !
1"
#2772847
0"
#2772850
b1010 &
b1010 %
#2772854
b101 &
b101 %
#2772858
b10000 &
b10000 %
#2772862
b1000 &
b1000 %
#2772866
b100 &
b100 %
#2772870
b10 &
b10 %
#2772874
b1 &
b1 %
1#
#2772878
b0 &
0#
b0 %
0$
#4500012
