<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>External registers</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="alphindextitle">External registers</h1><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcfgr.html unchanged">AMCFGR</span>:
        Activity Monitors Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcgcr.html unchanged">AMCGCR</span>:
        Activity Monitors Counter Group Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcidr0.html unchanged">AMCIDR0</span>:
        Activity Monitors Component Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcidr1.html unchanged">AMCIDR1</span>:
        Activity Monitors Component Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcidr2.html unchanged">AMCIDR2</span>:
        Activity Monitors Component Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcidr3.html unchanged">AMCIDR3</span>:
        Activity Monitors Component Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcntenclr0.html unchanged">AMCNTENCLR0</span>:
        Activity Monitors Count Enable Clear Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcntenclr1.html unchanged">AMCNTENCLR1</span>:
        Activity Monitors Count Enable Clear Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcntenset0.html unchanged">AMCNTENSET0</span>:
        Activity Monitors Count Enable Set Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcntenset1.html unchanged">AMCNTENSET1</span>:
        Activity Monitors Count Enable Set Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amcr.html unchanged">AMCR</span>:
        Activity Monitors Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amdevaff0.html unchanged">AMDEVAFF0</span>:
        Activity Monitors Device Affinity Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amdevaff1.html unchanged">AMDEVAFF1</span>:
        Activity Monitors Device Affinity Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amdevarch.html unchanged">AMDEVARCH</span>:
        Activity Monitors Device Architecture Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amdevtype.html unchanged">AMDEVTYPE</span>:
        Activity Monitors Device Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amevcntr0n.html unchanged">AMEVCNTR0&lt;n></span>:
        Activity Monitors Event Counter Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amevcntr1n.html unchanged">AMEVCNTR1&lt;n></span>:
        Activity Monitors Event Counter Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amevtyper0n.html unchanged">AMEVTYPER0&lt;n></span>:
        Activity Monitors Event Type Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amevtyper1n.html unchanged">AMEVTYPER1&lt;n></span>:
        Activity Monitors Event Type Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-amiidr.html unchanged">AMIIDR</span>:
        Activity Monitors Implementation Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ampidr0.html unchanged">AMPIDR0</span>:
        Activity Monitors Peripheral Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ampidr1.html unchanged">AMPIDR1</span>:
        Activity Monitors Peripheral Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ampidr2.html unchanged">AMPIDR2</span>:
        Activity Monitors Peripheral Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ampidr3.html unchanged">AMPIDR3</span>:
        Activity Monitors Peripheral Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ampidr4.html unchanged">AMPIDR4</span>:
        Activity Monitors Peripheral Identification Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-asicctl.html">ASICCTL</a></span>:
        CTI External Multiplexer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntacrn.html unchanged">CNTACR&lt;n></span>:
        Counter-timer Access Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntcr.html unchanged">CNTCR</span>:
        Counter Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntcv.html unchanged">CNTCV</span>:
        Counter Count Value register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntel0acr.html unchanged">CNTEL0ACR</span>:
        Counter-timer EL0 Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntfid0.html unchanged">CNTFID0</span>:
        Counter Frequency ID</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntfidn.html unchanged">CNTFID&lt;n></span>:
        Counter Frequency IDs, n > 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntfrq.html unchanged">CNTFRQ</span>:
        Counter-timer Frequency</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntid.html unchanged">CNTID</span>:
        Counter Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntnsar.html unchanged">CNTNSAR</span>:
        Counter-timer Non-secure Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT</span>:
        Counter-timer Physical Count</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntp_ctl.html unchanged">CNTP_CTL</span>:
        Counter-timer Physical Timer Control</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntp_cval.html unchanged">CNTP_CVAL</span>:
        Counter-timer Physical Timer CompareValue</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntp_tval.html unchanged">CNTP_TVAL</span>:
        Counter-timer Physical Timer TimerValue</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntscr.html unchanged">CNTSCR</span>:
        Counter Scale Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntsr.html unchanged">CNTSR</span>:
        Counter Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cnttidr.html unchanged">CNTTIDR</span>:
        Counter-timer Timer ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT</span>:
        Counter-timer Virtual Count</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntvoff.html unchanged">CNTVOFF</span>:
        Counter-timer Virtual Offset</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntvoffn.html unchanged">CNTVOFF&lt;n></span>:
        Counter-timer Virtual Offsets</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntv_ctl.html unchanged">CNTV_CTL</span>:
        Counter-timer Virtual Timer Control</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cntv_cval.html unchanged">CNTV_CVAL</span>:
        Counter-timer Virtual Timer CompareValue</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-cntv_tval.html">CNTV_TVAL</a></span>:
        Counter-timer Virtual Timer TimerValue</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span>:
        Counter ID registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctiappclear.html unchanged">CTIAPPCLEAR</span>:
        CTI Application Trigger Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctiapppulse.html unchanged">CTIAPPPULSE</span>:
        CTI Application Pulse register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctiappset.html unchanged">CTIAPPSET</span>:
        CTI Application Trigger Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctiauthstatus.html unchanged">CTIAUTHSTATUS</span>:
        CTI Authentication Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctichinstatus.html unchanged">CTICHINSTATUS</span>:
        CTI Channel In Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctichoutstatus.html unchanged">CTICHOUTSTATUS</span>:
        CTI Channel Out Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cticidr0.html unchanged">CTICIDR0</span>:
        CTI Component Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cticidr1.html unchanged">CTICIDR1</span>:
        CTI Component Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cticidr2.html unchanged">CTICIDR2</span>:
        CTI Component Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cticidr3.html unchanged">CTICIDR3</span>:
        CTI Component Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cticlaimclr.html unchanged">CTICLAIMCLR</span>:
        CTI CLAIM Tag Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cticlaimset.html unchanged">CTICLAIMSET</span>:
        CTI CLAIM Tag Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-cticontrol.html unchanged">CTICONTROL</span>:
        CTI Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctidevaff0.html unchanged">CTIDEVAFF0</span>:
        CTI Device Affinity register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctidevaff1.html unchanged">CTIDEVAFF1</span>:
        CTI Device Affinity register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctidevarch.html unchanged">CTIDEVARCH</span>:
        CTI Device Architecture register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctidevctl.html unchanged">CTIDEVCTL</span>:
        CTI Device Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctidevid.html unchanged">CTIDEVID</span>:
        CTI Device ID register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctidevid1.html unchanged">CTIDEVID1</span>:
        CTI Device ID register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctidevid2.html unchanged">CTIDEVID2</span>:
        CTI Device ID register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctidevtype.html unchanged">CTIDEVTYPE</span>:
        CTI Device Type register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctigate.html unchanged">CTIGATE</span>:
        CTI Channel Gate Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctiinenn.html unchanged">CTIINEN&lt;n></span>:
        CTI Input Trigger to Output Channel Enable registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctiintack.html unchanged">CTIINTACK</span>:
        CTI Output Trigger Acknowledge register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctiitctrl.html unchanged">CTIITCTRL</span>:
        CTI Integration mode Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctilar.html unchanged">CTILAR</span>:
        CTI Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctilsr.html unchanged">CTILSR</span>:
        CTI Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctioutenn.html unchanged">CTIOUTEN&lt;n></span>:
        CTI Input Channel to Output Trigger Enable registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctipidr0.html unchanged">CTIPIDR0</span>:
        CTI Peripheral Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctipidr1.html unchanged">CTIPIDR1</span>:
        CTI Peripheral Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctipidr2.html unchanged">CTIPIDR2</span>:
        CTI Peripheral Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctipidr3.html unchanged">CTIPIDR3</span>:
        CTI Peripheral Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctipidr4.html unchanged">CTIPIDR4</span>:
        CTI Peripheral Identification Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctitriginstatus.html unchanged">CTITRIGINSTATUS</span>:
        CTI Trigger In Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-ctitrigoutstatus.html unchanged">CTITRIGOUTSTATUS</span>:
        CTI Trigger Out Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a></span>:
        Debug Authentication Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a></span>:
        Debug Breakpoint Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-dbgbvrn_el1.html unchanged">DBGBVR&lt;n>_EL1</span>:
        Debug Breakpoint Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-dbgclaimclr_el1.html unchanged">DBGCLAIMCLR_EL1</span>:
        Debug CLAIM Tag Clear Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-dbgclaimset_el1.html unchanged">DBGCLAIMSET_EL1</span>:
        Debug CLAIM Tag Set Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-dbgdtrrx_el0.html unchanged">DBGDTRRX_EL0</span>:
        Debug Data Transfer Register, Receive</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-dbgdtrtx_el0.html unchanged">DBGDTRTX_EL0</span>:
        Debug Data Transfer Register, Transmit</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a></span>:
        Debug Watchpoint Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-dbgwvrn_el1.html unchanged">DBGWVR&lt;n>_EL1</span>:
        Debug Watchpoint Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edaa32pfr.html unchanged">EDAA32PFR</span>:
        External Debug Auxiliary Processor Feature Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-edacr.html">EDACR</a></span>:
        External Debug Auxiliary Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edcidr0.html unchanged">EDCIDR0</span>:
        External Debug Component Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edcidr1.html unchanged">EDCIDR1</span>:
        External Debug Component Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edcidr2.html unchanged">EDCIDR2</span>:
        External Debug Component Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edcidr3.html unchanged">EDCIDR3</span>:
        External Debug Component Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edcidsr.html unchanged">EDCIDSR</span>:
        External Debug Context ID Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-eddevaff0.html unchanged">EDDEVAFF0</span>:
        External Debug Device Affinity register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-eddevaff1.html unchanged">EDDEVAFF1</span>:
        External Debug Device Affinity register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-eddevarch.html">EDDEVARCH</a></span>:
        External Debug Device Architecture <ins>Register</ins><del>register</del></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-eddevid.html unchanged">EDDEVID</span>:
        External Debug Device ID register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-eddevid1.html">EDDEVID1</a></span>:
        External Debug Device ID <ins>Register</ins><del>register</del> 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-eddevid2.html unchanged">EDDEVID2</span>:
        External Debug Device ID register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-eddevtype.html unchanged">EDDEVTYPE</span>:
        External Debug Device Type register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-eddfr.html">EDDFR</a></span>:
        External Debug Feature Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-eddfr1.html">EDDFR1</a></span>:
        External Debug Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edeccr.html unchanged">EDECCR</span>:
        External Debug Exception Catch Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edecr.html unchanged">EDECR</span>:
        External Debug Execution Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edesr.html unchanged">EDESR</span>:
        External Debug Event Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-edhsr.html">EDHSR</a></span>:
        External Debug Halting Syndrome Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-editctrl.html unchanged">EDITCTRL</span>:
        External Debug Integration mode Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-editr.html unchanged">EDITR</span>:
        External Debug Instruction Transfer Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edlar.html unchanged">EDLAR</span>:
        External Debug Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edlsr.html unchanged">EDLSR</span>:
        External Debug Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edpcsr.html unchanged">EDPCSR</span>:
        External Debug Program Counter Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-edpfr.html">EDPFR</a></span>:
        External Debug Processor Feature Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edpidr0.html unchanged">EDPIDR0</span>:
        External Debug Peripheral Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edpidr1.html unchanged">EDPIDR1</span>:
        External Debug Peripheral Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edpidr2.html unchanged">EDPIDR2</span>:
        External Debug Peripheral Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edpidr3.html unchanged">EDPIDR3</span>:
        External Debug Peripheral Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edpidr4.html unchanged">EDPIDR4</span>:
        External Debug Peripheral Identification Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edprcr.html unchanged">EDPRCR</span>:
        External Debug Power/Reset Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edprsr.html unchanged">EDPRSR</span>:
        External Debug Processor Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edrcr.html unchanged">EDRCR</span>:
        External Debug Reserve Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edscr.html unchanged">EDSCR</span>:
        External Debug Status and Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-edscr2.html">EDSCR2</a></span>:
        External Debug Status and Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-edvidsr.html unchanged">EDVIDSR</span>:
        External Debug Virtual Context Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-edwar.html">EDWAR</a></span>:
        External Debug Watchpoint Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errnaddr.html">ERR&lt;n>ADDR</a></span>:
        Error Record &lt;n> Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errnctlr.html">ERR&lt;n>CTLR</a></span>:
        Error Record &lt;n> Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errnfr.html">ERR&lt;n>FR</a></span>:
        Error Record &lt;n> Feature Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errnmisc0.html">ERR&lt;n>MISC0</a></span>:
        Error Record &lt;n> Miscellaneous Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errnmisc1.html">ERR&lt;n>MISC1</a></span>:
        Error Record &lt;n> Miscellaneous Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errnmisc2.html">ERR&lt;n>MISC2</a></span>:
        Error Record &lt;n> Miscellaneous Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errnmisc3.html">ERR&lt;n>MISC3</a></span>:
        Error Record &lt;n> Miscellaneous Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errnpfgcdn.html unchanged">ERR&lt;n>PFGCDN</span>:
        Error Record &lt;n> Pseudo-fault Generation Countdown Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errnpfgctl.html unchanged">ERR&lt;n>PFGCTL</span>:
        Error Record &lt;n> Pseudo-fault Generation Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errnpfgf.html unchanged">ERR&lt;n>PFGF</span>:
        Error Record &lt;n> Pseudo-fault Generation Feature Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errnstatus.html">ERR&lt;n>STATUS</a></span>:
        Error Record &lt;n> Primary Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-erracr.html unchanged">ERRACR</span>:
        Access Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errcidr0.html unchanged">ERRCIDR0</span>:
        Component Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errcidr1.html unchanged">ERRCIDR1</span>:
        Component Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errcidr2.html unchanged">ERRCIDR2</span>:
        Component Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errcidr3.html unchanged">ERRCIDR3</span>:
        Component Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errcricr0.html unchanged">ERRCRICR0</span>:
        Critical Error Interrupt Configuration Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errcricr1.html unchanged">ERRCRICR1</span>:
        Critical Error Interrupt Configuration Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errcricr2.html">ERRCRICR2</a></span>:
        Critical Error Interrupt Configuration Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errdevaff.html">ERRDEVAFF</a></span>:
        Device Affinity Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errdevarch.html unchanged">ERRDEVARCH</span>:
        Device Architecture Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errdevid.html unchanged">ERRDEVID</span>:
        Device Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errericr0.html unchanged">ERRERICR0</span>:
        Error Recovery Interrupt Configuration Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errericr1.html unchanged">ERRERICR1</span>:
        Error Recovery Interrupt Configuration Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errericr2.html">ERRERICR2</a></span>:
        Error Recovery Interrupt Configuration Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errfhicr0.html unchanged">ERRFHICR0</span>:
        Fault Handling Interrupt Configuration Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errfhicr1.html unchanged">ERRFHICR1</span>:
        Fault Handling Interrupt Configuration Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-errfhicr2.html">ERRFHICR2</a></span>:
        Fault Handling Interrupt Configuration Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errgsr.html unchanged">ERRGSR</span>:
        Error Group Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-erriidr.html">ERRIIDR</a></span>:
        Implementation Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errimpdefn.html unchanged">ERRIMPDEF&lt;n></span>:
        IMPLEMENTATION DEFINED Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errirqcrn.html unchanged">ERRIRQCR&lt;n></span>:
        Generic Error Interrupt Configuration Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errirqsr.html unchanged">ERRIRQSR</span>:
        Error Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errpidr0.html unchanged">ERRPIDR0</span>:
        Peripheral Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errpidr1.html unchanged">ERRPIDR1</span>:
        Peripheral Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errpidr2.html unchanged">ERRPIDR2</span>:
        Peripheral Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errpidr3.html unchanged">ERRPIDR3</span>:
        Peripheral Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-errpidr4.html unchanged">ERRPIDR4</span>:
        Peripheral Identification Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_abpr.html unchanged">GICC_ABPR</span>:
        CPU Interface Aliased Binary Point Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_aeoir.html unchanged">GICC_AEOIR</span>:
        CPU Interface Aliased End Of Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_ahppir.html unchanged">GICC_AHPPIR</span>:
        CPU Interface Aliased Highest Priority Pending Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_aiar.html unchanged">GICC_AIAR</span>:
        CPU Interface Aliased Interrupt Acknowledge Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-gicc_aprn.html">GICC_APR&lt;n></a></span>:
        CPU Interface Active Priorities Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_bpr.html unchanged">GICC_BPR</span>:
        CPU Interface Binary Point Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_ctlr.html unchanged">GICC_CTLR</span>:
        CPU Interface Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_dir.html unchanged">GICC_DIR</span>:
        CPU Interface Deactivate Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_eoir.html unchanged">GICC_EOIR</span>:
        CPU Interface End Of Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_hppir.html unchanged">GICC_HPPIR</span>:
        CPU Interface Highest Priority Pending Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_iar.html unchanged">GICC_IAR</span>:
        CPU Interface Interrupt Acknowledge Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_iidr.html unchanged">GICC_IIDR</span>:
        CPU Interface Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-gicc_nsaprn.html">GICC_NSAPR&lt;n></a></span>:
        CPU Interface Non-secure Active Priorities Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_pmr.html unchanged">GICC_PMR</span>:
        CPU Interface Priority Mask Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_rpr.html unchanged">GICC_RPR</span>:
        CPU Interface Running Priority Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicc_statusr.html unchanged">GICC_STATUSR</span>:
        CPU Interface Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_clrspi_nsr.html unchanged">GICD_CLRSPI_NSR</span>:
        Clear Non-secure SPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_clrspi_sr.html unchanged">GICD_CLRSPI_SR</span>:
        Clear Secure SPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_cpendsgirn.html unchanged">GICD_CPENDSGIR&lt;n></span>:
        SGI Clear-Pending Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_ctlr.html unchanged">GICD_CTLR</span>:
        Distributor Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_icactivern.html unchanged">GICD_ICACTIVER&lt;n></span>:
        Interrupt Clear-Active Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_icactiverne.html unchanged">GICD_ICACTIVER&lt;n>E</span>:
        Interrupt Clear-Active Registers (extended SPI range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_icenablern.html unchanged">GICD_ICENABLER&lt;n></span>:
        Interrupt Clear-Enable Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_icenablerne.html unchanged">GICD_ICENABLER&lt;n>E</span>:
        Interrupt Clear-Enable Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_icfgrn.html unchanged">GICD_ICFGR&lt;n></span>:
        Interrupt Configuration Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_icfgrne.html unchanged">GICD_ICFGR&lt;n>E</span>:
        Interrupt Configuration Registers (Extended SPI Range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_icpendrn.html unchanged">GICD_ICPENDR&lt;n></span>:
        Interrupt Clear-Pending Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_icpendrne.html unchanged">GICD_ICPENDR&lt;n>E</span>:
        Interrupt Clear-Pending Registers (extended SPI range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_igrouprn.html unchanged">GICD_IGROUPR&lt;n></span>:
        Interrupt Group Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_igrouprne.html unchanged">GICD_IGROUPR&lt;n>E</span>:
        Interrupt Group Registers (extended SPI range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_igrpmodrn.html unchanged">GICD_IGRPMODR&lt;n></span>:
        Interrupt Group Modifier Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_igrpmodrne.html unchanged">GICD_IGRPMODR&lt;n>E</span>:
        Interrupt Group Modifier Registers (extended SPI range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_iidr.html unchanged">GICD_IIDR</span>:
        Distributor Implementer Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_inmirn.html unchanged">GICD_INMIR&lt;n></span>:
        Non-maskable Interrupt Registers, x = 0 to 31</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_inmirne.html unchanged">GICD_INMIR&lt;n>E</span>:
        Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_ipriorityrn.html unchanged">GICD_IPRIORITYR&lt;n></span>:
        Interrupt Priority Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_ipriorityrne.html unchanged">GICD_IPRIORITYR&lt;n>E</span>:
        Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_iroutern.html unchanged">GICD_IROUTER&lt;n></span>:
        Interrupt Routing Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_irouterne.html unchanged">GICD_IROUTER&lt;n>E</span>:
        Interrupt Routing Registers (Extended SPI Range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_isactivern.html unchanged">GICD_ISACTIVER&lt;n></span>:
        Interrupt Set-Active Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_isactiverne.html unchanged">GICD_ISACTIVER&lt;n>E</span>:
        Interrupt Set-Active Registers (extended SPI range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_isenablern.html unchanged">GICD_ISENABLER&lt;n></span>:
        Interrupt Set-Enable Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_isenablerne.html unchanged">GICD_ISENABLER&lt;n>E</span>:
        Interrupt Set-Enable Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_ispendrn.html unchanged">GICD_ISPENDR&lt;n></span>:
        Interrupt Set-Pending Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_ispendrne.html unchanged">GICD_ISPENDR&lt;n>E</span>:
        Interrupt Set-Pending Registers (extended SPI range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_itargetsrn.html unchanged">GICD_ITARGETSR&lt;n></span>:
        Interrupt Processor Targets Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_nsacrn.html unchanged">GICD_NSACR&lt;n></span>:
        Non-secure Access Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_nsacrne.html unchanged">GICD_NSACR&lt;n>E</span>:
        Non-secure Access Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_setspi_nsr.html unchanged">GICD_SETSPI_NSR</span>:
        Set Non-secure SPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_setspi_sr.html unchanged">GICD_SETSPI_SR</span>:
        Set Secure SPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_sgir.html unchanged">GICD_SGIR</span>:
        Software Generated Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_spendsgirn.html unchanged">GICD_SPENDSGIR&lt;n></span>:
        SGI Set-Pending Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_statusr.html unchanged">GICD_STATUSR</span>:
        Error Reporting Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_typer.html unchanged">GICD_TYPER</span>:
        Interrupt Controller Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicd_typer2.html unchanged">GICD_TYPER2</span>:
        Interrupt Controller Type Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gich_aprn.html unchanged">GICH_APR&lt;n></span>:
        Active Priorities Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gich_eisr.html unchanged">GICH_EISR</span>:
        End Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gich_elrsr.html unchanged">GICH_ELRSR</span>:
        Empty List Register Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gich_hcr.html unchanged">GICH_HCR</span>:
        Hypervisor Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gich_lrn.html unchanged">GICH_LR&lt;n></span>:
        List Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gich_misr.html unchanged">GICH_MISR</span>:
        Maintenance Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gich_vmcr.html unchanged">GICH_VMCR</span>:
        Virtual Machine Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gich_vtr.html unchanged">GICH_VTR</span>:
        Virtual Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicm_clrspi_nsr.html unchanged">GICM_CLRSPI_NSR</span>:
        Clear Non-secure SPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicm_clrspi_sr.html unchanged">GICM_CLRSPI_SR</span>:
        Clear Secure SPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicm_iidr.html unchanged">GICM_IIDR</span>:
        Distributor Implementer Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicm_setspi_nsr.html unchanged">GICM_SETSPI_NSR</span>:
        Set Non-secure SPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicm_setspi_sr.html unchanged">GICM_SETSPI_SR</span>:
        Set Secure SPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicm_typer.html unchanged">GICM_TYPER</span>:
        Distributor MSI Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_clrlpir.html unchanged">GICR_CLRLPIR</span>:
        Clear LPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_ctlr.html unchanged">GICR_CTLR</span>:
        Redistributor Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icactiver0.html unchanged">GICR_ICACTIVER0</span>:
        Interrupt Clear-Active Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icactiverne.html unchanged">GICR_ICACTIVER&lt;n>E</span>:
        Interrupt Clear-Active Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icenabler0.html unchanged">GICR_ICENABLER0</span>:
        Interrupt Clear-Enable Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icenablerne.html unchanged">GICR_ICENABLER&lt;n>E</span>:
        Interrupt Clear-Enable Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icfgr0.html unchanged">GICR_ICFGR0</span>:
        Interrupt Configuration Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icfgr1.html unchanged">GICR_ICFGR1</span>:
        Interrupt Configuration Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icfgrne.html unchanged">GICR_ICFGR&lt;n>E</span>:
        Interrupt configuration registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icpendr0.html unchanged">GICR_ICPENDR0</span>:
        Interrupt Clear-Pending Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_icpendrne.html unchanged">GICR_ICPENDR&lt;n>E</span>:
        Interrupt Clear-Pending Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_igroupr0.html unchanged">GICR_IGROUPR0</span>:
        Interrupt Group Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_igrouprne.html unchanged">GICR_IGROUPR&lt;n>E</span>:
        Interrupt Group Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_igrpmodr0.html unchanged">GICR_IGRPMODR0</span>:
        Interrupt Group Modifier Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_igrpmodrne.html unchanged">GICR_IGRPMODR&lt;n>E</span>:
        Interrupt Group Modifier Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_iidr.html unchanged">GICR_IIDR</span>:
        Redistributor Implementer Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-gicr_inmir0.html">GICR_INMIR0</a></span>:
        Non-maskable Interrupt Register <ins>0</ins><del>for PPIs.</del></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_inmirne.html unchanged">GICR_INMIR&lt;n>E</span>:
        Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_invallr.html unchanged">GICR_INVALLR</span>:
        Redistributor Invalidate All Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_invlpir.html unchanged">GICR_INVLPIR</span>:
        Redistributor Invalidate LPI Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_ipriorityrn.html unchanged">GICR_IPRIORITYR&lt;n></span>:
        Interrupt Priority Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_ipriorityrne.html unchanged">GICR_IPRIORITYR&lt;n>E</span>:
        Interrupt Priority Registers (extended PPI range)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_isactiver0.html unchanged">GICR_ISACTIVER0</span>:
        Interrupt Set-Active Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_isactiverne.html unchanged">GICR_ISACTIVER&lt;n>E</span>:
        Interrupt Set-Active Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_isenabler0.html unchanged">GICR_ISENABLER0</span>:
        Interrupt Set-Enable Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_isenablerne.html unchanged">GICR_ISENABLER&lt;n>E</span>:
        Interrupt Set-Enable Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_ispendr0.html unchanged">GICR_ISPENDR0</span>:
        Interrupt Set-Pending Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_ispendrne.html unchanged">GICR_ISPENDR&lt;n>E</span>:
        Interrupt Set-Pending Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_mpamidr.html unchanged">GICR_MPAMIDR</span>:
        Report maximum PARTID and PMG Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_nsacr.html unchanged">GICR_NSACR</span>:
        Non-secure Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_partidr.html unchanged">GICR_PARTIDR</span>:
        Set PARTID and PMG Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_pendbaser.html unchanged">GICR_PENDBASER</span>:
        Redistributor LPI Pending Table Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_propbaser.html unchanged">GICR_PROPBASER</span>:
        Redistributor Properties Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_setlpir.html unchanged">GICR_SETLPIR</span>:
        Set LPI Pending Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_statusr.html unchanged">GICR_STATUSR</span>:
        Error Reporting Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_syncr.html unchanged">GICR_SYNCR</span>:
        Redistributor Synchronize Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_typer.html unchanged">GICR_TYPER</span>:
        Redistributor Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_vpendbaser.html unchanged">GICR_VPENDBASER</span>:
        Virtual Redistributor LPI Pending Table Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_vpropbaser.html unchanged">GICR_VPROPBASER</span>:
        Virtual Redistributor Properties Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_vsgipendr.html unchanged">GICR_VSGIPENDR</span>:
        Redistributor virtual SGI pending state register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_vsgir.html unchanged">GICR_VSGIR</span>:
        Redistributor virtual SGI pending state request register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicr_waker.html unchanged">GICR_WAKER</span>:
        Redistributor Wake Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_abpr.html unchanged">GICV_ABPR</span>:
        Virtual Machine Aliased Binary Point Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_aeoir.html unchanged">GICV_AEOIR</span>:
        Virtual Machine Aliased End Of Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_ahppir.html unchanged">GICV_AHPPIR</span>:
        Virtual Machine Aliased Highest Priority Pending Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_aiar.html unchanged">GICV_AIAR</span>:
        Virtual Machine Aliased Interrupt Acknowledge Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_aprn.html unchanged">GICV_APR&lt;n></span>:
        Virtual Machine Active Priorities Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_bpr.html unchanged">GICV_BPR</span>:
        Virtual Machine Binary Point Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_ctlr.html unchanged">GICV_CTLR</span>:
        Virtual Machine Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_dir.html unchanged">GICV_DIR</span>:
        Virtual Machine Deactivate Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_eoir.html unchanged">GICV_EOIR</span>:
        Virtual Machine End Of Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_hppir.html unchanged">GICV_HPPIR</span>:
        Virtual Machine Highest Priority Pending Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_iar.html unchanged">GICV_IAR</span>:
        Virtual Machine Interrupt Acknowledge Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_iidr.html unchanged">GICV_IIDR</span>:
        Virtual Machine CPU Interface Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_pmr.html unchanged">GICV_PMR</span>:
        Virtual Machine Priority Mask Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_rpr.html unchanged">GICV_RPR</span>:
        Virtual Machine Running Priority Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gicv_statusr.html unchanged">GICV_STATUSR</span>:
        Virtual Machine Error Reporting Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_basern.html unchanged">GITS_BASER&lt;n></span>:
        ITS Translation Table Descriptors</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_cbaser.html unchanged">GITS_CBASER</span>:
        ITS Command Queue Descriptor</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_creadr.html unchanged">GITS_CREADR</span>:
        ITS Read Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_ctlr.html unchanged">GITS_CTLR</span>:
        ITS Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_cwriter.html unchanged">GITS_CWRITER</span>:
        ITS Write Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_iidr.html unchanged">GITS_IIDR</span>:
        ITS Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_mpamidr.html unchanged">GITS_MPAMIDR</span>:
        Report maximum PARTID and PMG Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_mpidr.html unchanged">GITS_MPIDR</span>:
        Report ITS's affinity.</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_partidr.html unchanged">GITS_PARTIDR</span>:
        Set PARTID and PMG Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_sgir.html unchanged">GITS_SGIR</span>:
        ITS SGI Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_statusr.html unchanged">GITS_STATUSR</span>:
        ITS Error Reporting Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_translater.html unchanged">GITS_TRANSLATER</span>:
        ITS Translation Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_typer.html unchanged">GITS_TYPER</span>:
        ITS Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-gits_umsir.html unchanged">GITS_UMSIR</span>:
        ITS Unmapped MSI register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-midr_el1.html unchanged">MIDR_EL1</span>:
        Main ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></span>:
        MPAM Cache Maximum Associativity Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></span>:
        MPAM Cache Maximum Capacity Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></span>:
        MPAM Cache Minimum Capacity Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></span>:
        MPAM Cache Portion Bitmap Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></span>:
        MPAM Partition Configuration Disable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></span>:
        MPAM Partition Configuration Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></span>:
        MPAM Partition Configuration Enable Flags Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></span>:
        MPAM Internal PARTID Narrowing Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></span>:
        MPAM Memory Bandwidth Maximum Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></span>:
        MPAM Memory Bandwidth Minimum Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></span>:
        MPAM Bandwidth Portion Bitmap Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></span>:
        MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></span>:
        MPAM Memory Bandwidth Partitioning Window Width Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></span>:
        MPAM Partition Configuration Selection Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></span>:
        MPAM Priority Partition Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></span>:
        MPAM Architecture Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></span>:
        MPAM Features Cache Capacity Partitioning ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></span>:
        MPAM Features Cache Portion Partitioning ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></span>:
        MPAM Features Cache Storage Usage Monitoring ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></span>:
        MPAM Error Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></span>:
        MPAM Error MSI High-part Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></span>:
        MPAM Error MSI Low-part Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></span>:
        MPAM Error MSI Write Attributes Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></span>:
        MPAM Error MSI Data Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></span>:
        MPAM Error MSI Write MPAM Information Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_esr.html">MPAMF_ESR</a></span>:
        MPAM Error Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_idr.html">MPAMF_IDR</a></span>:
        MPAM Features Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></span>:
        MPAM Implementation Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></span>:
        MPAM Implementation-Specific Partitioning Feature Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></span>:
        MPAM Features Memory Bandwidth Usage Monitoring ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></span>:
        MPAM Memory Bandwidth Partitioning Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></span>:
        MPAM Resource Monitoring Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></span>:
        MPAM PARTID Narrowing ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></span>:
        MPAM Priority Partitioning Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-mpamf_sidr.html">MPAMF_SIDR</a></span>:
        MPAM Features Secure Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></span>:
        MPAM Capture Event Generation Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></span>:
        MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></span>:
        MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></span>:
        MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></span>:
        MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></span>:
        MPAM Monitor Instance Selection Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_csu.html">MSMON_CSU</a></span>:
        MPAM Cache Storage Usage Monitor Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></span>:
        MPAM Cache Storage Usage Monitor Capture Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></span>:
        MPAM CSU Monitor Overflow Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></span>:
        MPAM Memory Bandwidth Usage Monitor Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></span>:
        MPAM Memory Bandwidth Usage Monitor Capture Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></span>:
        MPAM Long Memory Bandwidth Usage Monitor Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></span>:
        MPAM Long Memory Bandwidth Usage Monitor Capture Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></span>:
        MPAM MBWU Monitor Overflow Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></span>:
        MPAM Monitor Overflow MSI Write High-part Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></span>:
        MPAM Monitor Overflow MSI Low-part Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></span>:
        MPAM Monitor Overflow MSI Write Attributes Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></span>:
        MPAM Monitor Overflow MSI Write Data Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></span>:
        MPAM Monitor Overflow MSI Write MPAM Information Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></span>:
        MPAM Monitor Overflow Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-oslar_el1.html unchanged">OSLAR_EL1</span>:
        OS Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmauthstatus.html unchanged">PMAUTHSTATUS</span>:
        Performance Monitors Authentication Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmccfiltr_el0.html unchanged">PMCCFILTR_EL0</span>:
        Performance Monitors Cycle Counter Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmccidsr.html">PMCCIDSR</a></span>:
        CONTEXTIDR_ELx Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmccntr_el0.html unchanged">PMCCNTR_EL0</span>:
        Performance Monitors Cycle Counter</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmccntsvr_el1.html unchanged">PMCCNTSVR_EL1</span>:
        Performance Monitors Cycle Count Saved Value Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmceid0.html unchanged">PMCEID0</span>:
        Performance Monitors Common Event Identification register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmceid1.html unchanged">PMCEID1</span>:
        Performance Monitors Common Event Identification register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmceid2.html unchanged">PMCEID2</span>:
        Performance Monitors Common Event Identification register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmceid3.html unchanged">PMCEID3</span>:
        Performance Monitors Common Event Identification register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmcfgr.html">PMCFGR</a></span>:
        Performance Monitors Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmcgcr0.html unchanged">PMCGCR0</span>:
        Counter Group Configuration Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmcid1sr.html">PMCID1SR</a></span>:
        CONTEXTIDR_EL1 Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmcid2sr.html unchanged">PMCID2SR</span>:
        CONTEXTIDR_EL2 Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmcidr0.html unchanged">PMCIDR0</span>:
        Performance Monitors Component Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmcidr1.html unchanged">PMCIDR1</span>:
        Performance Monitors Component Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmcidr2.html unchanged">PMCIDR2</span>:
        Performance Monitors Component Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmcidr3.html unchanged">PMCIDR3</span>:
        Performance Monitors Component Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmcnten.html">PMCNTEN</a></span>:
        Performance Monitors Count Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmcntenclr_el0.html unchanged">PMCNTENCLR_EL0</span>:
        Performance Monitors Count Enable Clear Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmcntenset_el0.html unchanged">PMCNTENSET_EL0</span>:
        Performance Monitors Count Enable Set Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmcr_el0.html">PMCR_EL0</a></span>:
        Performance Monitors Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmdevaff.html unchanged">PMDEVAFF</span>:
        Performance Monitors Device Affinity register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmdevaff0.html unchanged">PMDEVAFF0</span>:
        Performance Monitors Device Affinity register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmdevaff1.html unchanged">PMDEVAFF1</span>:
        Performance Monitors Device Affinity register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmdevarch.html unchanged">PMDEVARCH</span>:
        Performance Monitors Device Architecture register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmdevid.html unchanged">PMDEVID</span>:
        Performance Monitors Device ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmdevtype.html unchanged">PMDEVTYPE</span>:
        Performance Monitors Device Type register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmevcntrn_el0.html unchanged">PMEVCNTR&lt;n>_EL0</span>:
        Performance Monitors Event Count Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmevcntsvrn_el1.html unchanged">PMEVCNTSVR&lt;n>_EL1</span>:
        Performance Monitors Event Count Saved Value Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmevfilt2rn.html">PMEVFILT2R&lt;n></a></span>:
        Performance Monitors Event Filter Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmevtypern_el0.html unchanged">PMEVTYPER&lt;n>_EL0</span>:
        Performance Monitors Event Type Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmicfiltr_el0.html unchanged">PMICFILTR_EL0</span>:
        Performance Monitors Instruction Counter Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmicntr_el0.html unchanged">PMICNTR_EL0</span>:
        Performance Monitors Instruction Counter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmicntsvr_el1.html unchanged">PMICNTSVR_EL1</span>:
        Performance Monitors Instruction Count Saved Value Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmiidr.html unchanged">PMIIDR</span>:
        Performance Monitors Implementation Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pminten.html">PMINTEN</a></span>:
        Performance Monitors Interrupt Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmintenclr_el1.html unchanged">PMINTENCLR_EL1</span>:
        Performance Monitors Interrupt Enable Clear Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmintenset_el1.html unchanged">PMINTENSET_EL1</span>:
        Performance Monitors Interrupt Enable Set Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmitctrl.html unchanged">PMITCTRL</span>:
        Performance Monitors Integration mode Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmlar.html unchanged">PMLAR</span>:
        Performance Monitors Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmlsr.html unchanged">PMLSR</span>:
        Performance Monitors Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmmir.html">PMMIR</a></span>:
        Performance Monitors Machine Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmovs.html">PMOVS</a></span>:
        Performance Monitors Overflow Flag Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a></span>:
        Performance Monitors Overflow Flag Status Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a></span>:
        Performance Monitors Overflow Flag Status Set Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmpcsctl.html">PMPCSCTL</a></span>:
        PC Sample-based Profiling Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmpcsr.html unchanged">PMPCSR</span>:
        Program Counter Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmpidr0.html unchanged">PMPIDR0</span>:
        Performance Monitors Peripheral Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmpidr1.html unchanged">PMPIDR1</span>:
        Performance Monitors Peripheral Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmpidr2.html unchanged">PMPIDR2</span>:
        Performance Monitors Peripheral Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmpidr3.html unchanged">PMPIDR3</span>:
        Performance Monitors Peripheral Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmpidr4.html unchanged">PMPIDR4</span>:
        Performance Monitors Peripheral Identification Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmsscr_el1.html unchanged">PMSSCR_EL1</span>:
        Performance Monitors Snapshot Status and Capture Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmswinc_el0.html unchanged">PMSWINC_EL0</span>:
        Performance Monitors Software Increment Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="pmu.pmvcidsr.html">PMVCIDSR</a></span>:
        CONTEXTIDR_EL1 and VMID Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmvidsr.html unchanged">PMVIDSR</span>:
        VMID Sample Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file pmu.pmzr_el0.html unchanged">PMZR_EL0</span>:
        Performance Monitors Zero with Mask</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbauthstatus.html">TRBAUTHSTATUS</a></span>:
        Authentication Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbbaser_el1.html">TRBBASER_EL1</a></span>:
        Trace Buffer Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbcidr0.html">TRBCIDR0</a></span>:
        Component Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbcidr1.html">TRBCIDR1</a></span>:
        Component Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbcidr2.html">TRBCIDR2</a></span>:
        Component Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbcidr3.html">TRBCIDR3</a></span>:
        Component Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbcr.html">TRBCR</a></span>:
        Trace Buffer Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbdevaff.html">TRBDEVAFF</a></span>:
        Device Affinity Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbdevarch.html">TRBDEVARCH</a></span>:
        Trace Buffer Device Architecture Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbdevid.html">TRBDEVID</a></span>:
        Device Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbdevid1.html">TRBDEVID1</a></span>:
        Device Configuration Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbdevid2.html">TRBDEVID2</a></span>:
        Device Configuration Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbdevtype.html">TRBDEVTYPE</a></span>:
        Device Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbidr_el1.html">TRBIDR_EL1</a></span>:
        Trace Buffer ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbitctrl.html">TRBITCTRL</a></span>:
        Integration Mode Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trblar.html">TRBLAR</a></span>:
        Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a></span>:
        Trace Buffer Limit Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trblsr.html">TRBLSR</a></span>:
        Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbmar_el1.html">TRBMAR_EL1</a></span>:
        Trace Buffer Memory Attribute Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbmpam_el1.html">TRBMPAM_EL1</a></span>:
        Trace Buffer MPAM Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbpidr0.html">TRBPIDR0</a></span>:
        Peripheral Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbpidr1.html">TRBPIDR1</a></span>:
        Peripheral Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbpidr2.html">TRBPIDR2</a></span>:
        Peripheral Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbpidr3.html">TRBPIDR3</a></span>:
        Peripheral Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbpidr4.html">TRBPIDR4</a></span>:
        Peripheral Identification Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbpidr5.html">TRBPIDR5</a></span>:
        Peripheral Identification Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbpidr6.html">TRBPIDR6</a></span>:
        Peripheral Identification Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbpidr7.html">TRBPIDR7</a></span>:
        Peripheral Identification Register 7</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbptr_el1.html">TRBPTR_EL1</a></span>:
        Trace Buffer Write Pointer Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbsr_el1.html">TRBSR_EL1</a></span>:
        Trace Buffer Status/syndrome Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trbtrg_el1.html">TRBTRG_EL1</a></span>:
        Trace Buffer Trigger Counter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcacatrn.html unchanged">TRCACATR&lt;n></span>:
        Address Comparator Access Type Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trcacvrn.html">TRCACVR&lt;n></a></span>:
        Address Comparator Value Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trcauthstatus.html">TRCAUTHSTATUS</a></span>:
        Authentication Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcauxctlr.html unchanged">TRCAUXCTLR</span>:
        Auxiliary Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcbbctlr.html unchanged">TRCBBCTLR</span>:
        Branch Broadcast Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcccctlr.html unchanged">TRCCCCTLR</span>:
        Cycle Count Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccidcctlr0.html unchanged">TRCCIDCCTLR0</span>:
        Context Identifier Comparator Control Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccidcctlr1.html unchanged">TRCCIDCCTLR1</span>:
        Context Identifier Comparator Control Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccidcvrn.html unchanged">TRCCIDCVR&lt;n></span>:
        Context Identifier Comparator Value Registers &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccidr0.html unchanged">TRCCIDR0</span>:
        Component Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccidr1.html unchanged">TRCCIDR1</span>:
        Component Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccidr2.html unchanged">TRCCIDR2</span>:
        Component Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccidr3.html unchanged">TRCCIDR3</span>:
        Component Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcclaimclr.html unchanged">TRCCLAIMCLR</span>:
        Claim Tag Clear Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcclaimset.html unchanged">TRCCLAIMSET</span>:
        Claim Tag Set Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccntctlrn.html unchanged">TRCCNTCTLR&lt;n></span>:
        Counter Control Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccntrldvrn.html unchanged">TRCCNTRLDVR&lt;n></span>:
        Counter Reload Value Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trccntvrn.html unchanged">TRCCNTVR&lt;n></span>:
        Counter Value Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcconfigr.html unchanged">TRCCONFIGR</span>:
        Trace Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcdevaff.html unchanged">TRCDEVAFF</span>:
        Device Affinity Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="ext-trcdevarch.html">TRCDEVARCH</a></span>:
        Device Architecture Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcdevid.html unchanged">TRCDEVID</span>:
        Device Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcdevid1.html unchanged">TRCDEVID1</span>:
        Device Configuration Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcdevid2.html unchanged">TRCDEVID2</span>:
        Device Configuration Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcdevtype.html unchanged">TRCDEVTYPE</span>:
        Device Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trceventctl0r.html unchanged">TRCEVENTCTL0R</span>:
        Event Control 0 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trceventctl1r.html unchanged">TRCEVENTCTL1R</span>:
        Event Control 1 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcextinselrn.html unchanged">TRCEXTINSELR&lt;n></span>:
        External Input Select Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr0.html unchanged">TRCIDR0</span>:
        ID Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr1.html unchanged">TRCIDR1</span>:
        ID Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr10.html unchanged">TRCIDR10</span>:
        ID Register 10</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr11.html unchanged">TRCIDR11</span>:
        ID Register 11</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr12.html unchanged">TRCIDR12</span>:
        ID Register 12</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr13.html unchanged">TRCIDR13</span>:
        ID Register 13</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr2.html unchanged">TRCIDR2</span>:
        ID Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr3.html unchanged">TRCIDR3</span>:
        ID Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr4.html unchanged">TRCIDR4</span>:
        ID Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr5.html unchanged">TRCIDR5</span>:
        ID Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr6.html unchanged">TRCIDR6</span>:
        ID Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr7.html unchanged">TRCIDR7</span>:
        ID Register 7</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr8.html unchanged">TRCIDR8</span>:
        ID Register 8</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcidr9.html unchanged">TRCIDR9</span>:
        ID Register 9</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcimspec0.html unchanged">TRCIMSPEC0</span>:
        IMP DEF Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcimspecn.html unchanged">TRCIMSPEC&lt;n></span>:
        IMP DEF Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcitctrl.html unchanged">TRCITCTRL</span>:
        Integration Mode Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trciteedcr.html unchanged">TRCITEEDCR</span>:
        Instrumentation Trace Extension External Debug Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trclar.html unchanged">TRCLAR</span>:
        Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trclsr.html unchanged">TRCLSR</span>:
        Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcoslsr.html unchanged">TRCOSLSR</span>:
        Trace OS Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpdcr.html unchanged">TRCPDCR</span>:
        PowerDown Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpdsr.html unchanged">TRCPDSR</span>:
        PowerDown Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpidr0.html unchanged">TRCPIDR0</span>:
        Peripheral Identification Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpidr1.html unchanged">TRCPIDR1</span>:
        Peripheral Identification Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpidr2.html unchanged">TRCPIDR2</span>:
        Peripheral Identification Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpidr3.html unchanged">TRCPIDR3</span>:
        Peripheral Identification Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpidr4.html unchanged">TRCPIDR4</span>:
        Peripheral Identification Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpidr5.html unchanged">TRCPIDR5</span>:
        Peripheral Identification Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpidr6.html unchanged">TRCPIDR6</span>:
        Peripheral Identification Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcpidr7.html unchanged">TRCPIDR7</span>:
        Peripheral Identification Register 7</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcprgctlr.html unchanged">TRCPRGCTLR</span>:
        Programming Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcqctlr.html unchanged">TRCQCTLR</span>:
        Q Element Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcrsctlrn.html unchanged">TRCRSCTLR&lt;n></span>:
        Resource Selection Control Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcrsr.html unchanged">TRCRSR</span>:
        Resources Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcseqevrn.html unchanged">TRCSEQEVR&lt;n></span>:
        Sequencer State Transition Control Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcseqrstevr.html unchanged">TRCSEQRSTEVR</span>:
        Sequencer Reset Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcseqstr.html unchanged">TRCSEQSTR</span>:
        Sequencer State Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcssccrn.html unchanged">TRCSSCCR&lt;n></span>:
        Single-shot Comparator Control Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcsscsrn.html unchanged">TRCSSCSR&lt;n></span>:
        Single-shot Comparator Control Status Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcsspcicrn.html unchanged">TRCSSPCICR&lt;n></span>:
        Single-shot Processing Element Comparator Input Control Register &lt;n></span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcstallctlr.html unchanged">TRCSTALLCTLR</span>:
        Stall Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcstatr.html unchanged">TRCSTATR</span>:
        Trace Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcsyncpr.html unchanged">TRCSYNCPR</span>:
        Synchronization Period Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trctraceidr.html unchanged">TRCTRACEIDR</span>:
        Trace ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trctsctlr.html unchanged">TRCTSCTLR</span>:
        Timestamp Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcvictlr.html unchanged">TRCVICTLR</span>:
        ViewInst Main Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcviiectlr.html unchanged">TRCVIIECTLR</span>:
        ViewInst Include/Exclude Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcvipcssctlr.html unchanged">TRCVIPCSSCTLR</span>:
        ViewInst Start/Stop PE Comparator Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcvissctlr.html unchanged">TRCVISSCTLR</span>:
        ViewInst Start/Stop Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcvmidcctlr0.html unchanged">TRCVMIDCCTLR0</span>:
        Virtual Context Identifier Comparator Control Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcvmidcctlr1.html unchanged">TRCVMIDCCTLR1</span>:
        Virtual Context Identifier Comparator Control Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file ext-trcvmidcvrn.html unchanged">TRCVMIDCVR&lt;n></span>:
        Virtual Context Identifier Comparator Value Register &lt;n></span></p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>16</ins><del>10</del></p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>