// Seed: 4016466258
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3
);
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri1 id_6
);
  always @(posedge -1) if (1) id_1 <= (id_5);
  assign id_6 = id_5;
  parameter id_8 = 1;
  logic id_9;
  assign #(1) id_1 = -1;
  logic id_10;
  ;
  tri1 id_11 = 1, id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
