$date
	Sun Oct 23 00:16:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#164173
b10111 !
1"
#164174
b10111 &
b10111 %
1$
#164175
0"
#164178
b1000110 &
b1000110 %
#164182
b100011 &
b100011 %
#164186
b1101010 &
b1101010 %
#164190
b110101 &
b110101 %
#164194
b10100000 &
b10100000 %
#164198
b1010000 &
b1010000 %
#164202
b101000 &
b101000 %
#164206
b10100 &
b10100 %
#164210
b1010 &
b1010 %
#164214
b101 &
b101 %
#164218
b10000 &
b10000 %
#164222
b1000 &
b1000 %
#164226
b100 &
b100 %
#164230
b10 &
b10 %
#164234
b1 &
b1 %
1#
#164238
b0 &
0#
b0 %
0$
#1168482
b101 &
b101 %
1$
b101 !
1"
#1168483
0"
#1168486
b10000 &
b10000 %
#1168490
b1000 &
b1000 %
#1168494
b100 &
b100 %
#1168498
b10 &
b10 %
#1168502
b1 &
1#
b1 %
#1168506
b0 &
b0 %
0#
0$
#2127638
b10001 &
b10001 %
1$
b10001 !
1"
#2127639
0"
#2127642
b110100 &
b110100 %
#2127646
b11010 &
b11010 %
#2127650
b1101 &
b1101 %
#2127654
b101000 &
b101000 %
#2127658
b10100 &
b10100 %
#2127662
b1010 &
b1010 %
#2127666
b101 &
b101 %
#2127670
b10000 &
b10000 %
#2127674
b1000 &
b1000 %
#2127678
b100 &
b100 %
#2127682
b10 &
b10 %
#2127686
b1 &
1#
b1 %
#2127690
b0 &
b0 %
0#
0$
#4500012
