// Seed: 1651581135
module module_0 ();
  wire id_1;
  supply0 id_2, id_3, id_4, id_5 = id_4;
  wire id_6, id_7, id_8, id_9;
  assign id_3 = 1 == !1;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri0 id_7,
    output uwire id_8,
    output supply0 id_9,
    input supply1 id_10,
    input uwire id_11,
    output wand id_12,
    input wor id_13,
    input tri0 id_14,
    output wand id_15,
    input wire id_16,
    output uwire id_17,
    input tri1 id_18,
    input wand id_19,
    input tri id_20,
    input tri0 id_21,
    output wire id_22,
    input supply0 id_23
);
  wire id_25, id_26;
  module_0();
endmodule
