
softwareTPmicrop.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b80  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08002d58  08002d58  00012d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002db8  08002db8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08002db8  08002db8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002db8  08002db8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002db8  08002db8  00012db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dbc  08002dbc  00012dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002dc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08002dc4  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08002dc4  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a179  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d85  00000000  00000000  0002a1ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002bf38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f0  00000000  00000000  0002c940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002a84  00000000  00000000  0002d230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008aab  00000000  00000000  0002fcb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e78d  00000000  00000000  0003875f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d6eec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002808  00000000  00000000  000d6f3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000004 	.word	0x20000004
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002d40 	.word	0x08002d40

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000008 	.word	0x20000008
 8000214:	08002d40 	.word	0x08002d40

08000218 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
 8000220:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000228:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800022c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000230:	683a      	ldr	r2, [r7, #0]
 8000232:	431a      	orrs	r2, r3
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	691b      	ldr	r3, [r3, #16]
 800023e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000242:	683a      	ldr	r2, [r7, #0]
 8000244:	2a00      	cmp	r2, #0
 8000246:	d002      	beq.n	800024e <LL_ADC_SetGainCompensation+0x36>
 8000248:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800024c:	e000      	b.n	8000250 <LL_ADC_SetGainCompensation+0x38>
 800024e:	2200      	movs	r2, #0
 8000250:	431a      	orrs	r2, r3
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	611a      	str	r2, [r3, #16]
}
 8000256:	bf00      	nop
 8000258:	370c      	adds	r7, #12
 800025a:	46bd      	mov	sp, r7
 800025c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000260:	4770      	bx	lr

08000262 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000262:	b480      	push	{r7}
 8000264:	b087      	sub	sp, #28
 8000266:	af00      	add	r7, sp, #0
 8000268:	60f8      	str	r0, [r7, #12]
 800026a:	60b9      	str	r1, [r7, #8]
 800026c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	3330      	adds	r3, #48	; 0x30
 8000272:	461a      	mov	r2, r3
 8000274:	68bb      	ldr	r3, [r7, #8]
 8000276:	0a1b      	lsrs	r3, r3, #8
 8000278:	009b      	lsls	r3, r3, #2
 800027a:	f003 030c 	and.w	r3, r3, #12
 800027e:	4413      	add	r3, r2
 8000280:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000282:	697b      	ldr	r3, [r7, #20]
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	68bb      	ldr	r3, [r7, #8]
 8000288:	f003 031f 	and.w	r3, r3, #31
 800028c:	211f      	movs	r1, #31
 800028e:	fa01 f303 	lsl.w	r3, r1, r3
 8000292:	43db      	mvns	r3, r3
 8000294:	401a      	ands	r2, r3
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	0e9b      	lsrs	r3, r3, #26
 800029a:	f003 011f 	and.w	r1, r3, #31
 800029e:	68bb      	ldr	r3, [r7, #8]
 80002a0:	f003 031f 	and.w	r3, r3, #31
 80002a4:	fa01 f303 	lsl.w	r3, r1, r3
 80002a8:	431a      	orrs	r2, r3
 80002aa:	697b      	ldr	r3, [r7, #20]
 80002ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80002ae:	bf00      	nop
 80002b0:	371c      	adds	r7, #28
 80002b2:	46bd      	mov	sp, r7
 80002b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b8:	4770      	bx	lr

080002ba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80002ba:	b480      	push	{r7}
 80002bc:	b087      	sub	sp, #28
 80002be:	af00      	add	r7, sp, #0
 80002c0:	60f8      	str	r0, [r7, #12]
 80002c2:	60b9      	str	r1, [r7, #8]
 80002c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	3314      	adds	r3, #20
 80002ca:	461a      	mov	r2, r3
 80002cc:	68bb      	ldr	r3, [r7, #8]
 80002ce:	0e5b      	lsrs	r3, r3, #25
 80002d0:	009b      	lsls	r3, r3, #2
 80002d2:	f003 0304 	and.w	r3, r3, #4
 80002d6:	4413      	add	r3, r2
 80002d8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	681a      	ldr	r2, [r3, #0]
 80002de:	68bb      	ldr	r3, [r7, #8]
 80002e0:	0d1b      	lsrs	r3, r3, #20
 80002e2:	f003 031f 	and.w	r3, r3, #31
 80002e6:	2107      	movs	r1, #7
 80002e8:	fa01 f303 	lsl.w	r3, r1, r3
 80002ec:	43db      	mvns	r3, r3
 80002ee:	401a      	ands	r2, r3
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	0d1b      	lsrs	r3, r3, #20
 80002f4:	f003 031f 	and.w	r3, r3, #31
 80002f8:	6879      	ldr	r1, [r7, #4]
 80002fa:	fa01 f303 	lsl.w	r3, r1, r3
 80002fe:	431a      	orrs	r2, r3
 8000300:	697b      	ldr	r3, [r7, #20]
 8000302:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000304:	bf00      	nop
 8000306:	371c      	adds	r7, #28
 8000308:	46bd      	mov	sp, r7
 800030a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030e:	4770      	bx	lr

08000310 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000310:	b480      	push	{r7}
 8000312:	b085      	sub	sp, #20
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000322:	68bb      	ldr	r3, [r7, #8]
 8000324:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000328:	43db      	mvns	r3, r3
 800032a:	401a      	ands	r2, r3
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	f003 0318 	and.w	r3, r3, #24
 8000332:	4908      	ldr	r1, [pc, #32]	; (8000354 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000334:	40d9      	lsrs	r1, r3
 8000336:	68bb      	ldr	r3, [r7, #8]
 8000338:	400b      	ands	r3, r1
 800033a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800033e:	431a      	orrs	r2, r3
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000346:	bf00      	nop
 8000348:	3714      	adds	r7, #20
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	0007ffff 	.word	0x0007ffff

08000358 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 8000360:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	691b      	ldr	r3, [r3, #16]
 8000366:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800036a:	f023 0303 	bic.w	r3, r3, #3
 800036e:	683a      	ldr	r2, [r7, #0]
 8000370:	431a      	orrs	r2, r3
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	611a      	str	r2, [r3, #16]
}
 8000376:	bf00      	nop
 8000378:	370c      	adds	r7, #12
 800037a:	46bd      	mov	sp, r7
 800037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000380:	4770      	bx	lr

08000382 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000382:	b480      	push	{r7}
 8000384:	b083      	sub	sp, #12
 8000386:	af00      	add	r7, sp, #0
 8000388:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	689b      	ldr	r3, [r3, #8]
 800038e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000392:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000396:	687a      	ldr	r2, [r7, #4]
 8000398:	6093      	str	r3, [r2, #8]
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr

080003a6 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80003a6:	b480      	push	{r7}
 80003a8:	b083      	sub	sp, #12
 80003aa:	af00      	add	r7, sp, #0
 80003ac:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	689b      	ldr	r3, [r3, #8]
 80003b2:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80003b6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80003ba:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80003c2:	bf00      	nop
 80003c4:	370c      	adds	r7, #12
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
	...

080003d0 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 80003d8:	4b0e      	ldr	r3, [pc, #56]	; (8000414 <LL_RCC_SetADCClockSource+0x44>)
 80003da:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	0c1b      	lsrs	r3, r3, #16
 80003e2:	f003 031f 	and.w	r3, r3, #31
 80003e6:	2103      	movs	r1, #3
 80003e8:	fa01 f303 	lsl.w	r3, r1, r3
 80003ec:	43db      	mvns	r3, r3
 80003ee:	401a      	ands	r2, r3
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	b2d9      	uxtb	r1, r3
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	0c1b      	lsrs	r3, r3, #16
 80003f8:	f003 031f 	and.w	r3, r3, #31
 80003fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000400:	4904      	ldr	r1, [pc, #16]	; (8000414 <LL_RCC_SetADCClockSource+0x44>)
 8000402:	4313      	orrs	r3, r2
 8000404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8000408:	bf00      	nop
 800040a:	370c      	adds	r7, #12
 800040c:	46bd      	mov	sp, r7
 800040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000412:	4770      	bx	lr
 8000414:	40021000 	.word	0x40021000

08000418 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000418:	b480      	push	{r7}
 800041a:	b085      	sub	sp, #20
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000420:	4b08      	ldr	r3, [pc, #32]	; (8000444 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000422:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000424:	4907      	ldr	r1, [pc, #28]	; (8000444 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4313      	orrs	r3, r2
 800042a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800042c:	4b05      	ldr	r3, [pc, #20]	; (8000444 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800042e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	4013      	ands	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000436:	68fb      	ldr	r3, [r7, #12]
}
 8000438:	bf00      	nop
 800043a:	3714      	adds	r7, #20
 800043c:	46bd      	mov	sp, r7
 800043e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000442:	4770      	bx	lr
 8000444:	40021000 	.word	0x40021000

08000448 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b094      	sub	sp, #80	; 0x50
 800044c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800044e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
 8000456:	605a      	str	r2, [r3, #4]
 8000458:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800045a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800045e:	2200      	movs	r2, #0
 8000460:	601a      	str	r2, [r3, #0]
 8000462:	605a      	str	r2, [r3, #4]
 8000464:	609a      	str	r2, [r3, #8]
 8000466:	60da      	str	r2, [r3, #12]
 8000468:	611a      	str	r2, [r3, #16]
 800046a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800046c:	f107 0318 	add.w	r3, r7, #24
 8000470:	2200      	movs	r2, #0
 8000472:	601a      	str	r2, [r3, #0]
 8000474:	605a      	str	r2, [r3, #4]
 8000476:	609a      	str	r2, [r3, #8]
 8000478:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047a:	463b      	mov	r3, r7
 800047c:	2200      	movs	r2, #0
 800047e:	601a      	str	r2, [r3, #0]
 8000480:	605a      	str	r2, [r3, #4]
 8000482:	609a      	str	r2, [r3, #8]
 8000484:	60da      	str	r2, [r3, #12]
 8000486:	611a      	str	r2, [r3, #16]
 8000488:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 800048a:	4840      	ldr	r0, [pc, #256]	; (800058c <MX_ADC1_Init+0x144>)
 800048c:	f7ff ffa0 	bl	80003d0 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8000490:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000494:	f7ff ffc0 	bl	8000418 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000498:	2001      	movs	r0, #1
 800049a:	f7ff ffbd 	bl	8000418 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 800049e:	2301      	movs	r3, #1
 80004a0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80004a2:	2303      	movs	r3, #3
 80004a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004a6:	2300      	movs	r3, #0
 80004a8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004aa:	463b      	mov	r3, r7
 80004ac:	4619      	mov	r1, r3
 80004ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004b2:	f001 fb08 	bl	8001ac6 <LL_GPIO_Init>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80004b6:	2300      	movs	r3, #0
 80004b8:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80004ba:	2300      	movs	r3, #0
 80004bc:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80004be:	2300      	movs	r3, #0
 80004c0:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80004c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80004c6:	4619      	mov	r1, r3
 80004c8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80004cc:	f001 f87a 	bl	80015c4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80004d0:	2300      	movs	r3, #0
 80004d2:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80004d4:	2300      	movs	r3, #0
 80004d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80004d8:	2300      	movs	r3, #0
 80004da:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80004dc:	2300      	movs	r3, #0
 80004de:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80004e0:	2300      	movs	r3, #0
 80004e2:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80004e4:	2300      	movs	r3, #0
 80004e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80004e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004ec:	4619      	mov	r1, r3
 80004ee:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80004f2:	f001 f88d 	bl	8001610 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 80004f6:	2100      	movs	r1, #0
 80004f8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80004fc:	f7ff fe8c 	bl	8000218 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8000500:	2100      	movs	r1, #0
 8000502:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000506:	f7ff ff27 	bl	8000358 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 800050a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800050e:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000510:	2300      	movs	r3, #0
 8000512:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8000514:	f107 0318 	add.w	r3, r7, #24
 8000518:	4619      	mov	r1, r3
 800051a:	481d      	ldr	r0, [pc, #116]	; (8000590 <MX_ADC1_Init+0x148>)
 800051c:	f001 f812 	bl	8001544 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8000520:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000524:	f7ff ff2d 	bl	8000382 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000528:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800052c:	f7ff ff3b 	bl	80003a6 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000530:	4b18      	ldr	r3, [pc, #96]	; (8000594 <MX_ADC1_Init+0x14c>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	099b      	lsrs	r3, r3, #6
 8000536:	4a18      	ldr	r2, [pc, #96]	; (8000598 <MX_ADC1_Init+0x150>)
 8000538:	fba2 2303 	umull	r2, r3, r2, r3
 800053c:	099a      	lsrs	r2, r3, #6
 800053e:	4613      	mov	r3, r2
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	4413      	add	r3, r2
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	461a      	mov	r2, r3
 8000548:	4b14      	ldr	r3, [pc, #80]	; (800059c <MX_ADC1_Init+0x154>)
 800054a:	fba3 2302 	umull	r2, r3, r3, r2
 800054e:	08db      	lsrs	r3, r3, #3
 8000550:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000552:	e002      	b.n	800055a <MX_ADC1_Init+0x112>
  {
    wait_loop_index--;
 8000554:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000556:	3b01      	subs	r3, #1
 8000558:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800055a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800055c:	2b00      	cmp	r3, #0
 800055e:	d1f9      	bne.n	8000554 <MX_ADC1_Init+0x10c>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8000560:	4a0f      	ldr	r2, [pc, #60]	; (80005a0 <MX_ADC1_Init+0x158>)
 8000562:	2106      	movs	r1, #6
 8000564:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000568:	f7ff fe7b 	bl	8000262 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800056c:	2200      	movs	r2, #0
 800056e:	490c      	ldr	r1, [pc, #48]	; (80005a0 <MX_ADC1_Init+0x158>)
 8000570:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000574:	f7ff fea1 	bl	80002ba <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8000578:	227f      	movs	r2, #127	; 0x7f
 800057a:	4909      	ldr	r1, [pc, #36]	; (80005a0 <MX_ADC1_Init+0x158>)
 800057c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000580:	f7ff fec6 	bl	8000310 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000584:	bf00      	nop
 8000586:	3750      	adds	r7, #80	; 0x50
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	001c0002 	.word	0x001c0002
 8000590:	50000300 	.word	0x50000300
 8000594:	20000000 	.word	0x20000000
 8000598:	053e2d63 	.word	0x053e2d63
 800059c:	cccccccd 	.word	0xcccccccd
 80005a0:	04300002 	.word	0x04300002

080005a4 <LL_DAC_SetSignedFormat>:
  *         @arg @ref LL_DAC_SIGNED_FORMAT_ENABLE
  *         @arg @ref LL_DAC_SIGNED_FORMAT_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_DAC_SetSignedFormat(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t SignedFormat)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	60b9      	str	r1, [r7, #8]
 80005ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(DACx->MCR,
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	f003 0310 	and.w	r3, r3, #16
 80005ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005be:	fa01 f303 	lsl.w	r3, r1, r3
 80005c2:	43db      	mvns	r3, r3
 80005c4:	401a      	ands	r2, r3
 80005c6:	68bb      	ldr	r3, [r7, #8]
 80005c8:	f003 0310 	and.w	r3, r3, #16
 80005cc:	6879      	ldr	r1, [r7, #4]
 80005ce:	fa01 f303 	lsl.w	r3, r1, r3
 80005d2:	431a      	orrs	r2, r3
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	63da      	str	r2, [r3, #60]	; 0x3c
             DAC_MCR_SINFORMAT1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
             SignedFormat << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 80005d8:	bf00      	nop
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <LL_DAC_DisableDMADoubleDataMode>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_DisableDMADoubleDataMode(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(DACx->MCR,
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	f003 0310 	and.w	r3, r3, #16
 80005f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000600:	43db      	mvns	r3, r3
 8000602:	401a      	ands	r2, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	63da      	str	r2, [r3, #60]	; 0x3c
            DAC_MCR_DMADOUBLE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <LL_DAC_DisableTrigger>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_DisableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(DACx->CR,
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	f003 0310 	and.w	r3, r3, #16
 8000628:	2102      	movs	r1, #2
 800062a:	fa01 f303 	lsl.w	r3, r1, r3
 800062e:	43db      	mvns	r3, r3
 8000630:	401a      	ands	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	601a      	str	r2, [r3, #0]
            DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK));
}
 8000636:	bf00      	nop
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
	...

08000644 <LL_AHB2_GRP1_EnableClock>:
{
 8000644:	b480      	push	{r7}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800064c:	4b08      	ldr	r3, [pc, #32]	; (8000670 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800064e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000650:	4907      	ldr	r1, [pc, #28]	; (8000670 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4313      	orrs	r3, r2
 8000656:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000658:	4b05      	ldr	r3, [pc, #20]	; (8000670 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800065a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	4013      	ands	r3, r2
 8000660:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000662:	68fb      	ldr	r3, [r7, #12]
}
 8000664:	bf00      	nop
 8000666:	3714      	adds	r7, #20
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr
 8000670:	40021000 	.word	0x40021000

08000674 <MX_DAC1_Init>:

/* USER CODE END 0 */

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08e      	sub	sp, #56	; 0x38
 8000678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  LL_DAC_InitTypeDef DAC_InitStruct = {0};
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
 8000688:	611a      	str	r2, [r3, #16]
 800068a:	615a      	str	r2, [r3, #20]
 800068c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]
 800069c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_DAC1);
 800069e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80006a2:	f7ff ffcf 	bl	8000644 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80006a6:	2001      	movs	r0, #1
 80006a8:	f7ff ffcc 	bl	8000644 <LL_AHB2_GRP1_EnableClock>
  /**DAC1 GPIO Configuration
  PA4   ------> DAC1_OUT1
  PA5   ------> DAC1_OUT2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80006ac:	2310      	movs	r3, #16
 80006ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80006b0:	2303      	movs	r3, #3
 80006b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b8:	1d3b      	adds	r3, r7, #4
 80006ba:	4619      	mov	r1, r3
 80006bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c0:	f001 fa01 	bl	8001ac6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80006c4:	2320      	movs	r3, #32
 80006c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80006c8:	2303      	movs	r3, #3
 80006ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	4619      	mov	r1, r3
 80006d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006d8:	f001 f9f5 	bl	8001ac6 <LL_GPIO_Init>

  /* USER CODE END DAC1_Init 1 */

  /** DAC channel OUT1 config
  */
  LL_DAC_SetSignedFormat(DAC1, LL_DAC_CHANNEL_1, LL_DAC_SIGNED_FORMAT_DISABLE);
 80006dc:	2200      	movs	r2, #0
 80006de:	491b      	ldr	r1, [pc, #108]	; (800074c <MX_DAC1_Init+0xd8>)
 80006e0:	481b      	ldr	r0, [pc, #108]	; (8000750 <MX_DAC1_Init+0xdc>)
 80006e2:	f7ff ff5f 	bl	80005a4 <LL_DAC_SetSignedFormat>
  DAC_InitStruct.TriggerSource = LL_DAC_TRIG_SOFTWARE;
 80006e6:	2300      	movs	r3, #0
 80006e8:	61fb      	str	r3, [r7, #28]
  DAC_InitStruct.TriggerSource2 = LL_DAC_TRIG_SOFTWARE;
 80006ea:	2300      	movs	r3, #0
 80006ec:	623b      	str	r3, [r7, #32]
  DAC_InitStruct.WaveAutoGeneration = LL_DAC_WAVE_AUTO_GENERATION_NONE;
 80006ee:	2300      	movs	r3, #0
 80006f0:	627b      	str	r3, [r7, #36]	; 0x24
  DAC_InitStruct.OutputBuffer = LL_DAC_OUTPUT_BUFFER_ENABLE;
 80006f2:	2300      	movs	r3, #0
 80006f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  DAC_InitStruct.OutputConnection = LL_DAC_OUTPUT_CONNECT_INTERNAL;
 80006f6:	2301      	movs	r3, #1
 80006f8:	633b      	str	r3, [r7, #48]	; 0x30
  DAC_InitStruct.OutputMode = LL_DAC_OUTPUT_MODE_NORMAL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	637b      	str	r3, [r7, #52]	; 0x34
  LL_DAC_Init(DAC1, LL_DAC_CHANNEL_1, &DAC_InitStruct);
 80006fe:	f107 031c 	add.w	r3, r7, #28
 8000702:	461a      	mov	r2, r3
 8000704:	4911      	ldr	r1, [pc, #68]	; (800074c <MX_DAC1_Init+0xd8>)
 8000706:	4812      	ldr	r0, [pc, #72]	; (8000750 <MX_DAC1_Init+0xdc>)
 8000708:	f000 ffeb 	bl	80016e2 <LL_DAC_Init>
  LL_DAC_DisableTrigger(DAC1, LL_DAC_CHANNEL_1);
 800070c:	490f      	ldr	r1, [pc, #60]	; (800074c <MX_DAC1_Init+0xd8>)
 800070e:	4810      	ldr	r0, [pc, #64]	; (8000750 <MX_DAC1_Init+0xdc>)
 8000710:	f7ff ff80 	bl	8000614 <LL_DAC_DisableTrigger>
  LL_DAC_DisableDMADoubleDataMode(DAC1, LL_DAC_CHANNEL_1);
 8000714:	490d      	ldr	r1, [pc, #52]	; (800074c <MX_DAC1_Init+0xd8>)
 8000716:	480e      	ldr	r0, [pc, #56]	; (8000750 <MX_DAC1_Init+0xdc>)
 8000718:	f7ff ff64 	bl	80005e4 <LL_DAC_DisableDMADoubleDataMode>

  /** DAC channel OUT2 config
  */
  LL_DAC_SetSignedFormat(DAC1, LL_DAC_CHANNEL_2, LL_DAC_SIGNED_FORMAT_DISABLE);
 800071c:	2200      	movs	r2, #0
 800071e:	490d      	ldr	r1, [pc, #52]	; (8000754 <MX_DAC1_Init+0xe0>)
 8000720:	480b      	ldr	r0, [pc, #44]	; (8000750 <MX_DAC1_Init+0xdc>)
 8000722:	f7ff ff3f 	bl	80005a4 <LL_DAC_SetSignedFormat>
  LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &DAC_InitStruct);
 8000726:	f107 031c 	add.w	r3, r7, #28
 800072a:	461a      	mov	r2, r3
 800072c:	4909      	ldr	r1, [pc, #36]	; (8000754 <MX_DAC1_Init+0xe0>)
 800072e:	4808      	ldr	r0, [pc, #32]	; (8000750 <MX_DAC1_Init+0xdc>)
 8000730:	f000 ffd7 	bl	80016e2 <LL_DAC_Init>
  LL_DAC_DisableTrigger(DAC1, LL_DAC_CHANNEL_2);
 8000734:	4907      	ldr	r1, [pc, #28]	; (8000754 <MX_DAC1_Init+0xe0>)
 8000736:	4806      	ldr	r0, [pc, #24]	; (8000750 <MX_DAC1_Init+0xdc>)
 8000738:	f7ff ff6c 	bl	8000614 <LL_DAC_DisableTrigger>
  LL_DAC_DisableDMADoubleDataMode(DAC1, LL_DAC_CHANNEL_2);
 800073c:	4905      	ldr	r1, [pc, #20]	; (8000754 <MX_DAC1_Init+0xe0>)
 800073e:	4804      	ldr	r0, [pc, #16]	; (8000750 <MX_DAC1_Init+0xdc>)
 8000740:	f7ff ff50 	bl	80005e4 <LL_DAC_DisableDMADoubleDataMode>
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000744:	bf00      	nop
 8000746:	3738      	adds	r7, #56	; 0x38
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	02110001 	.word	0x02110001
 8000750:	50000800 	.word	0x50000800
 8000754:	354200f2 	.word	0x354200f2

08000758 <LL_AHB2_GRP1_EnableClock>:
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000762:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000764:	4907      	ldr	r1, [pc, #28]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4313      	orrs	r3, r2
 800076a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800076e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4013      	ands	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000776:	68fb      	ldr	r3, [r7, #12]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	40021000 	.word	0x40021000

08000788 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800078c:	2001      	movs	r0, #1
 800078e:	f7ff ffe3 	bl	8000758 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000792:	2002      	movs	r0, #2
 8000794:	f7ff ffe0 	bl	8000758 <LL_AHB2_GRP1_EnableClock>

}
 8000798:	bf00      	nop
 800079a:	bd80      	pop	{r7, pc}

0800079c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f003 0307 	and.w	r3, r3, #7
 80007aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007ac:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <__NVIC_SetPriorityGrouping+0x44>)
 80007ae:	68db      	ldr	r3, [r3, #12]
 80007b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007b2:	68ba      	ldr	r2, [r7, #8]
 80007b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007b8:	4013      	ands	r3, r2
 80007ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ce:	4a04      	ldr	r2, [pc, #16]	; (80007e0 <__NVIC_SetPriorityGrouping+0x44>)
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	60d3      	str	r3, [r2, #12]
}
 80007d4:	bf00      	nop
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e8:	4b04      	ldr	r3, [pc, #16]	; (80007fc <__NVIC_GetPriorityGrouping+0x18>)
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	0a1b      	lsrs	r3, r3, #8
 80007ee:	f003 0307 	and.w	r3, r3, #7
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	6039      	str	r1, [r7, #0]
 800080a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800080c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000810:	2b00      	cmp	r3, #0
 8000812:	db0a      	blt.n	800082a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	b2da      	uxtb	r2, r3
 8000818:	490c      	ldr	r1, [pc, #48]	; (800084c <__NVIC_SetPriority+0x4c>)
 800081a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081e:	0112      	lsls	r2, r2, #4
 8000820:	b2d2      	uxtb	r2, r2
 8000822:	440b      	add	r3, r1
 8000824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000828:	e00a      	b.n	8000840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	4908      	ldr	r1, [pc, #32]	; (8000850 <__NVIC_SetPriority+0x50>)
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	f003 030f 	and.w	r3, r3, #15
 8000836:	3b04      	subs	r3, #4
 8000838:	0112      	lsls	r2, r2, #4
 800083a:	b2d2      	uxtb	r2, r2
 800083c:	440b      	add	r3, r1
 800083e:	761a      	strb	r2, [r3, #24]
}
 8000840:	bf00      	nop
 8000842:	370c      	adds	r7, #12
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	e000e100 	.word	0xe000e100
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000854:	b480      	push	{r7}
 8000856:	b089      	sub	sp, #36	; 0x24
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	f003 0307 	and.w	r3, r3, #7
 8000866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000868:	69fb      	ldr	r3, [r7, #28]
 800086a:	f1c3 0307 	rsb	r3, r3, #7
 800086e:	2b04      	cmp	r3, #4
 8000870:	bf28      	it	cs
 8000872:	2304      	movcs	r3, #4
 8000874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	3304      	adds	r3, #4
 800087a:	2b06      	cmp	r3, #6
 800087c:	d902      	bls.n	8000884 <NVIC_EncodePriority+0x30>
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	3b03      	subs	r3, #3
 8000882:	e000      	b.n	8000886 <NVIC_EncodePriority+0x32>
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000888:	f04f 32ff 	mov.w	r2, #4294967295
 800088c:	69bb      	ldr	r3, [r7, #24]
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	43da      	mvns	r2, r3
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	401a      	ands	r2, r3
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800089c:	f04f 31ff 	mov.w	r1, #4294967295
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	fa01 f303 	lsl.w	r3, r1, r3
 80008a6:	43d9      	mvns	r1, r3
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008ac:	4313      	orrs	r3, r2
         );
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3724      	adds	r7, #36	; 0x24
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
	...

080008bc <LL_RCC_HSI_Enable>:
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <LL_RCC_HSI_Enable+0x1c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a04      	ldr	r2, [pc, #16]	; (80008d8 <LL_RCC_HSI_Enable+0x1c>)
 80008c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008ca:	6013      	str	r3, [r2, #0]
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	40021000 	.word	0x40021000

080008dc <LL_RCC_HSI_IsReady>:
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80008e0:	4b07      	ldr	r3, [pc, #28]	; (8000900 <LL_RCC_HSI_IsReady+0x24>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80008ec:	d101      	bne.n	80008f2 <LL_RCC_HSI_IsReady+0x16>
 80008ee:	2301      	movs	r3, #1
 80008f0:	e000      	b.n	80008f4 <LL_RCC_HSI_IsReady+0x18>
 80008f2:	2300      	movs	r3, #0
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000

08000904 <LL_RCC_HSI_SetCalibTrimming>:
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800090c:	4b07      	ldr	r3, [pc, #28]	; (800092c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	061b      	lsls	r3, r3, #24
 8000918:	4904      	ldr	r1, [pc, #16]	; (800092c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800091a:	4313      	orrs	r3, r2
 800091c:	604b      	str	r3, [r1, #4]
}
 800091e:	bf00      	nop
 8000920:	370c      	adds	r7, #12
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	40021000 	.word	0x40021000

08000930 <LL_RCC_SetSysClkSource>:
{
 8000930:	b480      	push	{r7}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000938:	4b06      	ldr	r3, [pc, #24]	; (8000954 <LL_RCC_SetSysClkSource+0x24>)
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	f023 0203 	bic.w	r2, r3, #3
 8000940:	4904      	ldr	r1, [pc, #16]	; (8000954 <LL_RCC_SetSysClkSource+0x24>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4313      	orrs	r3, r2
 8000946:	608b      	str	r3, [r1, #8]
}
 8000948:	bf00      	nop
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	40021000 	.word	0x40021000

08000958 <LL_RCC_GetSysClkSource>:
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800095c:	4b04      	ldr	r3, [pc, #16]	; (8000970 <LL_RCC_GetSysClkSource+0x18>)
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	f003 030c 	and.w	r3, r3, #12
}
 8000964:	4618      	mov	r0, r3
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	40021000 	.word	0x40021000

08000974 <LL_RCC_SetAHBPrescaler>:
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800097c:	4b06      	ldr	r3, [pc, #24]	; (8000998 <LL_RCC_SetAHBPrescaler+0x24>)
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000984:	4904      	ldr	r1, [pc, #16]	; (8000998 <LL_RCC_SetAHBPrescaler+0x24>)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4313      	orrs	r3, r2
 800098a:	608b      	str	r3, [r1, #8]
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	40021000 	.word	0x40021000

0800099c <LL_RCC_SetAPB1Prescaler>:
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80009a4:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80009a6:	689b      	ldr	r3, [r3, #8]
 80009a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80009ac:	4904      	ldr	r1, [pc, #16]	; (80009c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4313      	orrs	r3, r2
 80009b2:	608b      	str	r3, [r1, #8]
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	40021000 	.word	0x40021000

080009c4 <LL_RCC_SetAPB2Prescaler>:
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80009ce:	689b      	ldr	r3, [r3, #8]
 80009d0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80009d4:	4904      	ldr	r1, [pc, #16]	; (80009e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4313      	orrs	r3, r2
 80009da:	608b      	str	r3, [r1, #8]
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	40021000 	.word	0x40021000

080009ec <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80009f0:	4b05      	ldr	r3, [pc, #20]	; (8000a08 <LL_RCC_PLL_Enable+0x1c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a04      	ldr	r2, [pc, #16]	; (8000a08 <LL_RCC_PLL_Enable+0x1c>)
 80009f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009fa:	6013      	str	r3, [r2, #0]
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	40021000 	.word	0x40021000

08000a0c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000a10:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <LL_RCC_PLL_IsReady+0x24>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a18:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000a1c:	d101      	bne.n	8000a22 <LL_RCC_PLL_IsReady+0x16>
 8000a1e:	2301      	movs	r3, #1
 8000a20:	e000      	b.n	8000a24 <LL_RCC_PLL_IsReady+0x18>
 8000a22:	2300      	movs	r3, #0
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	40021000 	.word	0x40021000

08000a34 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b085      	sub	sp, #20
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
 8000a40:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000a42:	4b0a      	ldr	r3, [pc, #40]	; (8000a6c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000a44:	68da      	ldr	r2, [r3, #12]
 8000a46:	4b0a      	ldr	r3, [pc, #40]	; (8000a70 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000a48:	4013      	ands	r3, r2
 8000a4a:	68f9      	ldr	r1, [r7, #12]
 8000a4c:	68ba      	ldr	r2, [r7, #8]
 8000a4e:	4311      	orrs	r1, r2
 8000a50:	687a      	ldr	r2, [r7, #4]
 8000a52:	0212      	lsls	r2, r2, #8
 8000a54:	4311      	orrs	r1, r2
 8000a56:	683a      	ldr	r2, [r7, #0]
 8000a58:	430a      	orrs	r2, r1
 8000a5a:	4904      	ldr	r1, [pc, #16]	; (8000a6c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000a60:	bf00      	nop
 8000a62:	3714      	adds	r7, #20
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	f9ff800c 	.word	0xf9ff800c

08000a74 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000a7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a82:	60d3      	str	r3, [r2, #12]
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	40021000 	.word	0x40021000

08000a94 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000a9c:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a9e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000aa0:	4907      	ldr	r1, [pc, #28]	; (8000ac0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000aa8:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000aaa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4013      	ands	r3, r2
 8000ab0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
}
 8000ab4:	bf00      	nop
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000acc:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ace:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ad0:	4907      	ldr	r1, [pc, #28]	; (8000af0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ad8:	4b05      	ldr	r3, [pc, #20]	; (8000af0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ada:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4013      	ands	r3, r2
 8000ae0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	40021000 	.word	0x40021000

08000af4 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <LL_FLASH_SetLatency+0x24>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f023 020f 	bic.w	r2, r3, #15
 8000b04:	4904      	ldr	r1, [pc, #16]	; (8000b18 <LL_FLASH_SetLatency+0x24>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	600b      	str	r3, [r1, #0]
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	40022000 	.word	0x40022000

08000b1c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000b20:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <LL_FLASH_GetLatency+0x18>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f003 030f 	and.w	r3, r3, #15
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40022000 	.word	0x40022000

08000b38 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8000b48:	4904      	ldr	r1, [pc, #16]	; (8000b5c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	600b      	str	r3, [r1, #0]
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	40007000 	.word	0x40007000

08000b60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000b64:	2001      	movs	r0, #1
 8000b66:	f7ff ffad 	bl	8000ac4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000b6a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000b6e:	f7ff ff91 	bl	8000a94 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b72:	2003      	movs	r0, #3
 8000b74:	f7ff fe12 	bl	800079c <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000b78:	f7ff fe34 	bl	80007e4 <__NVIC_GetPriorityGrouping>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2200      	movs	r2, #0
 8000b80:	210f      	movs	r1, #15
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fe66 	bl	8000854 <NVIC_EncodePriority>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	f7ff fe36 	bl	8000800 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b94:	f000 f80e 	bl	8000bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b98:	f7ff fdf6 	bl	8000788 <MX_GPIO_Init>
  MX_DAC1_Init();
 8000b9c:	f7ff fd6a 	bl	8000674 <MX_DAC1_Init>
  MX_USART2_UART_Init();
 8000ba0:	f000 fc02 	bl	80013a8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000ba4:	f7ff fc50 	bl	8000448 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000ba8:	f000 fa92 	bl	80010d0 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000bac:	f000 f8ac 	bl	8000d08 <MX_SPI1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <main+0x50>
	...

08000bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8000bba:	2004      	movs	r0, #4
 8000bbc:	f7ff ff9a 	bl	8000af4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 8000bc0:	bf00      	nop
 8000bc2:	f7ff ffab 	bl	8000b1c <LL_FLASH_GetLatency>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b04      	cmp	r3, #4
 8000bca:	d1fa      	bne.n	8000bc2 <SystemClock_Config+0xe>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000bcc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bd0:	f7ff ffb2 	bl	8000b38 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 8000bd4:	f7ff fe72 	bl	80008bc <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000bd8:	bf00      	nop
 8000bda:	f7ff fe7f 	bl	80008dc <LL_RCC_HSI_IsReady>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d1fa      	bne.n	8000bda <SystemClock_Config+0x26>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 8000be4:	2040      	movs	r0, #64	; 0x40
 8000be6:	f7ff fe8d 	bl	8000904 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 75, LL_RCC_PLLR_DIV_2);
 8000bea:	2300      	movs	r3, #0
 8000bec:	224b      	movs	r2, #75	; 0x4b
 8000bee:	2130      	movs	r1, #48	; 0x30
 8000bf0:	2002      	movs	r0, #2
 8000bf2:	f7ff ff1f 	bl	8000a34 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8000bf6:	f7ff ff3d 	bl	8000a74 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8000bfa:	f7ff fef7 	bl	80009ec <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000bfe:	bf00      	nop
 8000c00:	f7ff ff04 	bl	8000a0c <LL_RCC_PLL_IsReady>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d1fa      	bne.n	8000c00 <SystemClock_Config+0x4c>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000c0a:	2003      	movs	r0, #3
 8000c0c:	f7ff fe90 	bl	8000930 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8000c10:	2080      	movs	r0, #128	; 0x80
 8000c12:	f7ff feaf 	bl	8000974 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000c16:	bf00      	nop
 8000c18:	f7ff fe9e 	bl	8000958 <LL_RCC_GetSysClkSource>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b0c      	cmp	r3, #12
 8000c20:	d1fa      	bne.n	8000c18 <SystemClock_Config+0x64>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock*/
  for (__IO uint32_t i = (170 >> 1); i !=0; i--);
 8000c22:	2355      	movs	r3, #85	; 0x55
 8000c24:	607b      	str	r3, [r7, #4]
 8000c26:	e002      	b.n	8000c2e <SystemClock_Config+0x7a>
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	607b      	str	r3, [r7, #4]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1f9      	bne.n	8000c28 <SystemClock_Config+0x74>

  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff fe9d 	bl	8000974 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f7ff feae 	bl	800099c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000c40:	2000      	movs	r0, #0
 8000c42:	f7ff febf 	bl	80009c4 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(150000000);
 8000c46:	4805      	ldr	r0, [pc, #20]	; (8000c5c <SystemClock_Config+0xa8>)
 8000c48:	f002 f830 	bl	8002cac <LL_Init1msTick>

  LL_SetSystemCoreClock(150000000);
 8000c4c:	4803      	ldr	r0, [pc, #12]	; (8000c5c <SystemClock_Config+0xa8>)
 8000c4e:	f002 f83b 	bl	8002cc8 <LL_SetSystemCoreClock>
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	08f0d180 	.word	0x08f0d180

08000c60 <LL_AHB2_GRP1_EnableClock>:
{
 8000c60:	b480      	push	{r7}
 8000c62:	b085      	sub	sp, #20
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000c68:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000c6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c6c:	4907      	ldr	r1, [pc, #28]	; (8000c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000c74:	4b05      	ldr	r3, [pc, #20]	; (8000c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000c76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
}
 8000c80:	bf00      	nop
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	40021000 	.word	0x40021000

08000c90 <LL_APB2_GRP1_EnableClock>:
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000c9c:	4907      	ldr	r1, [pc, #28]	; (8000cbc <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ca4:	4b05      	ldr	r3, [pc, #20]	; (8000cbc <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ca6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4013      	ands	r3, r2
 8000cac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cae:	68fb      	ldr	r3, [r7, #12]
}
 8000cb0:	bf00      	nop
 8000cb2:	3714      	adds	r7, #20
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	40021000 	.word	0x40021000

08000cc0 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f023 0210 	bic.w	r2, r3, #16
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	605a      	str	r2, [r3, #4]
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_SPI_EnableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_EnableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b083      	sub	sp, #12
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f043 0208 	orr.w	r2, r3, #8
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	605a      	str	r2, [r3, #4]
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
	...

08000d08 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b090      	sub	sp, #64	; 0x40
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000d0e:	f107 0318 	add.w	r3, r7, #24
 8000d12:	2228      	movs	r2, #40	; 0x28
 8000d14:	2100      	movs	r1, #0
 8000d16:	4618      	mov	r0, r3
 8000d18:	f002 f80a 	bl	8002d30 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]
 8000d2a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000d2c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000d30:	f7ff ffae 	bl	8000c90 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000d34:	2001      	movs	r0, #1
 8000d36:	f7ff ff93 	bl	8000c60 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000d3a:	2002      	movs	r0, #2
 8000d3c:	f7ff ff90 	bl	8000c60 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  PB3   ------> SPI1_SCK
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000d40:	2340      	movs	r3, #64	; 0x40
 8000d42:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d44:	2302      	movs	r3, #2
 8000d46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d50:	2300      	movs	r3, #0
 8000d52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000d54:	2305      	movs	r3, #5
 8000d56:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d58:	463b      	mov	r3, r7
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d60:	f000 feb1 	bl	8001ac6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000d64:	2380      	movs	r3, #128	; 0x80
 8000d66:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d70:	2300      	movs	r3, #0
 8000d72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d74:	2300      	movs	r3, #0
 8000d76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000d78:	2305      	movs	r3, #5
 8000d7a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	4619      	mov	r1, r3
 8000d80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d84:	f000 fe9f 	bl	8001ac6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000d88:	2308      	movs	r3, #8
 8000d8a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d90:	2300      	movs	r3, #0
 8000d92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000d9c:	2305      	movs	r3, #5
 8000d9e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da0:	463b      	mov	r3, r7
 8000da2:	4619      	mov	r1, r3
 8000da4:	4815      	ldr	r0, [pc, #84]	; (8000dfc <MX_SPI1_Init+0xf4>)
 8000da6:	f000 fe8e 	bl	8001ac6 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000dae:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000db2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_4BIT;
 8000db4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000db8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000dc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8000dd4:	2307      	movs	r3, #7
 8000dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000dd8:	f107 0318 	add.w	r3, r7, #24
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4808      	ldr	r0, [pc, #32]	; (8000e00 <MX_SPI1_Init+0xf8>)
 8000de0:	f001 f986 	bl	80020f0 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8000de4:	2100      	movs	r1, #0
 8000de6:	4806      	ldr	r0, [pc, #24]	; (8000e00 <MX_SPI1_Init+0xf8>)
 8000de8:	f7ff ff6a 	bl	8000cc0 <LL_SPI_SetStandard>
  LL_SPI_EnableNSSPulseMgt(SPI1);
 8000dec:	4804      	ldr	r0, [pc, #16]	; (8000e00 <MX_SPI1_Init+0xf8>)
 8000dee:	f7ff ff7a 	bl	8000ce6 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000df2:	bf00      	nop
 8000df4:	3740      	adds	r7, #64	; 0x40
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	48000400 	.word	0x48000400
 8000e00:	40013000 	.word	0x40013000

08000e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <NMI_Handler+0x4>

08000e0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e0e:	e7fe      	b.n	8000e0e <HardFault_Handler+0x4>

08000e10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <MemManage_Handler+0x4>

08000e16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e16:	b480      	push	{r7}
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e1a:	e7fe      	b.n	8000e1a <BusFault_Handler+0x4>

08000e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e20:	e7fe      	b.n	8000e20 <UsageFault_Handler+0x4>

08000e22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e22:	b480      	push	{r7}
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
	...

08000e5c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <SystemInit+0x20>)
 8000e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e66:	4a05      	ldr	r2, [pc, #20]	; (8000e7c <SystemInit+0x20>)
 8000e68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <LL_AHB2_GRP1_EnableClock>:
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e88:	4b08      	ldr	r3, [pc, #32]	; (8000eac <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000e8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e8c:	4907      	ldr	r1, [pc, #28]	; (8000eac <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e94:	4b05      	ldr	r3, [pc, #20]	; (8000eac <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000e96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ea0:	bf00      	nop
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	40021000 	.word	0x40021000

08000eb0 <LL_APB1_GRP1_EnableClock>:
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <LL_APB1_GRP1_EnableClock+0x2c>)
 8000eba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000ebc:	4907      	ldr	r1, [pc, #28]	; (8000edc <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000ec4:	4b05      	ldr	r3, [pc, #20]	; (8000edc <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ec6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	bf00      	nop
 8000ed2:	3714      	adds	r7, #20
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	40021000 	.word	0x40021000

08000ee0 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	601a      	str	r2, [r3, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d02e      	beq.n	8000f6e <LL_TIM_OC_DisableFast+0x6e>
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	2b04      	cmp	r3, #4
 8000f14:	d029      	beq.n	8000f6a <LL_TIM_OC_DisableFast+0x6a>
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	2b10      	cmp	r3, #16
 8000f1a:	d024      	beq.n	8000f66 <LL_TIM_OC_DisableFast+0x66>
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	2b40      	cmp	r3, #64	; 0x40
 8000f20:	d01f      	beq.n	8000f62 <LL_TIM_OC_DisableFast+0x62>
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f28:	d019      	beq.n	8000f5e <LL_TIM_OC_DisableFast+0x5e>
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f30:	d013      	beq.n	8000f5a <LL_TIM_OC_DisableFast+0x5a>
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f38:	d00d      	beq.n	8000f56 <LL_TIM_OC_DisableFast+0x56>
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000f40:	d007      	beq.n	8000f52 <LL_TIM_OC_DisableFast+0x52>
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f48:	d101      	bne.n	8000f4e <LL_TIM_OC_DisableFast+0x4e>
 8000f4a:	2308      	movs	r3, #8
 8000f4c:	e010      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f4e:	2309      	movs	r3, #9
 8000f50:	e00e      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f52:	2307      	movs	r3, #7
 8000f54:	e00c      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f56:	2306      	movs	r3, #6
 8000f58:	e00a      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	e008      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f5e:	2304      	movs	r3, #4
 8000f60:	e006      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f62:	2303      	movs	r3, #3
 8000f64:	e004      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f66:	2302      	movs	r3, #2
 8000f68:	e002      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e000      	b.n	8000f70 <LL_TIM_OC_DisableFast+0x70>
 8000f6e:	2300      	movs	r3, #0
 8000f70:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	3318      	adds	r3, #24
 8000f76:	4619      	mov	r1, r3
 8000f78:	7bfb      	ldrb	r3, [r7, #15]
 8000f7a:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <LL_TIM_OC_DisableFast+0xa8>)
 8000f7c:	5cd3      	ldrb	r3, [r2, r3]
 8000f7e:	440b      	add	r3, r1
 8000f80:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	4908      	ldr	r1, [pc, #32]	; (8000fac <LL_TIM_OC_DisableFast+0xac>)
 8000f8a:	5ccb      	ldrb	r3, [r1, r3]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	2304      	movs	r3, #4
 8000f90:	408b      	lsls	r3, r1
 8000f92:	43db      	mvns	r3, r3
 8000f94:	401a      	ands	r2, r3
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	601a      	str	r2, [r3, #0]

}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	08002d70 	.word	0x08002d70
 8000fac:	08002d7c 	.word	0x08002d7c

08000fb0 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d02e      	beq.n	800101e <LL_TIM_OC_EnablePreload+0x6e>
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	d029      	beq.n	800101a <LL_TIM_OC_EnablePreload+0x6a>
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	2b10      	cmp	r3, #16
 8000fca:	d024      	beq.n	8001016 <LL_TIM_OC_EnablePreload+0x66>
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	2b40      	cmp	r3, #64	; 0x40
 8000fd0:	d01f      	beq.n	8001012 <LL_TIM_OC_EnablePreload+0x62>
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000fd8:	d019      	beq.n	800100e <LL_TIM_OC_EnablePreload+0x5e>
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fe0:	d013      	beq.n	800100a <LL_TIM_OC_EnablePreload+0x5a>
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000fe8:	d00d      	beq.n	8001006 <LL_TIM_OC_EnablePreload+0x56>
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ff0:	d007      	beq.n	8001002 <LL_TIM_OC_EnablePreload+0x52>
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ff8:	d101      	bne.n	8000ffe <LL_TIM_OC_EnablePreload+0x4e>
 8000ffa:	2308      	movs	r3, #8
 8000ffc:	e010      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 8000ffe:	2309      	movs	r3, #9
 8001000:	e00e      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 8001002:	2307      	movs	r3, #7
 8001004:	e00c      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 8001006:	2306      	movs	r3, #6
 8001008:	e00a      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 800100a:	2305      	movs	r3, #5
 800100c:	e008      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 800100e:	2304      	movs	r3, #4
 8001010:	e006      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 8001012:	2303      	movs	r3, #3
 8001014:	e004      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 8001016:	2302      	movs	r3, #2
 8001018:	e002      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 800101a:	2301      	movs	r3, #1
 800101c:	e000      	b.n	8001020 <LL_TIM_OC_EnablePreload+0x70>
 800101e:	2300      	movs	r3, #0
 8001020:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3318      	adds	r3, #24
 8001026:	4619      	mov	r1, r3
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <LL_TIM_OC_EnablePreload+0xa4>)
 800102c:	5cd3      	ldrb	r3, [r2, r3]
 800102e:	440b      	add	r3, r1
 8001030:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	4907      	ldr	r1, [pc, #28]	; (8001058 <LL_TIM_OC_EnablePreload+0xa8>)
 800103a:	5ccb      	ldrb	r3, [r1, r3]
 800103c:	4619      	mov	r1, r3
 800103e:	2308      	movs	r3, #8
 8001040:	408b      	lsls	r3, r1
 8001042:	431a      	orrs	r2, r3
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	601a      	str	r2, [r3, #0]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	08002d70 	.word	0x08002d70
 8001058:	08002d7c 	.word	0x08002d7c

0800105c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800106e:	f023 0307 	bic.w	r3, r3, #7
 8001072:	683a      	ldr	r2, [r7, #0]
 8001074:	431a      	orrs	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	609a      	str	r2, [r3, #8]
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC4REF
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001086:	b480      	push	{r7}
 8001088:	b083      	sub	sp, #12
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
 800108e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8001098:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800109c:	683a      	ldr	r2, [r7, #0]
 800109e:	431a      	orrs	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	605a      	str	r2, [r3, #4]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	609a      	str	r2, [r3, #8]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b094      	sub	sp, #80	; 0x50
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80010d6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80010e6:	f107 031c 	add.w	r3, r7, #28
 80010ea:	2220      	movs	r2, #32
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f001 fe1e 	bl	8002d30 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
 8001100:	611a      	str	r2, [r3, #16]
 8001102:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001104:	2001      	movs	r0, #1
 8001106:	f7ff fed3 	bl	8000eb0 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800110e:	2300      	movs	r3, #0
 8001110:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4.294967295E9;
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001118:	2300      	movs	r3, #0
 800111a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800111c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001120:	4619      	mov	r1, r3
 8001122:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001126:	f001 f8d1 	bl	80022cc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 800112a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800112e:	f7ff fed7 	bl	8000ee0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001132:	2100      	movs	r1, #0
 8001134:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001138:	f7ff ff90 	bl	800105c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 800113c:	2101      	movs	r1, #1
 800113e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001142:	f7ff ff35 	bl	8000fb0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001146:	2360      	movs	r3, #96	; 0x60
 8001148:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800114e:	2300      	movs	r3, #0
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001156:	2300      	movs	r3, #0
 8001158:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800115a:	f107 031c 	add.w	r3, r7, #28
 800115e:	461a      	mov	r2, r3
 8001160:	2101      	movs	r1, #1
 8001162:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001166:	f001 f93b 	bl	80023e0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 800116a:	2101      	movs	r1, #1
 800116c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001170:	f7ff fec6 	bl	8000f00 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001174:	2100      	movs	r1, #0
 8001176:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800117a:	f7ff ff84 	bl	8001086 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800117e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001182:	f7ff ff95 	bl	80010b0 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001186:	2001      	movs	r0, #1
 8001188:	f7ff fe7a 	bl	8000e80 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800118c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001190:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001192:	2302      	movs	r3, #2
 8001194:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80011a2:	2301      	movs	r3, #1
 80011a4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	4619      	mov	r1, r3
 80011aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ae:	f000 fc8a 	bl	8001ac6 <LL_GPIO_Init>

}
 80011b2:	bf00      	nop
 80011b4:	3750      	adds	r7, #80	; 0x50
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <LL_RCC_SetUSARTClockSource>:
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80011c4:	4b09      	ldr	r3, [pc, #36]	; (80011ec <LL_RCC_SetUSARTClockSource+0x30>)
 80011c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	0c1b      	lsrs	r3, r3, #16
 80011ce:	43db      	mvns	r3, r3
 80011d0:	401a      	ands	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	4905      	ldr	r1, [pc, #20]	; (80011ec <LL_RCC_SetUSARTClockSource+0x30>)
 80011d8:	4313      	orrs	r3, r2
 80011da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	40021000 	.word	0x40021000

080011f0 <LL_AHB2_GRP1_EnableClock>:
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80011fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011fc:	4907      	ldr	r1, [pc, #28]	; (800121c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4313      	orrs	r3, r2
 8001202:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001204:	4b05      	ldr	r3, [pc, #20]	; (800121c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001206:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4013      	ands	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800120e:	68fb      	ldr	r3, [r7, #12]
}
 8001210:	bf00      	nop
 8001212:	3714      	adds	r7, #20
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	40021000 	.word	0x40021000

08001220 <LL_APB1_GRP1_EnableClock>:
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001228:	4b08      	ldr	r3, [pc, #32]	; (800124c <LL_APB1_GRP1_EnableClock+0x2c>)
 800122a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800122c:	4907      	ldr	r1, [pc, #28]	; (800124c <LL_APB1_GRP1_EnableClock+0x2c>)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4313      	orrs	r3, r2
 8001232:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001236:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4013      	ands	r3, r2
 800123c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800123e:	68fb      	ldr	r3, [r7, #12]
}
 8001240:	bf00      	nop
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr
 800124c:	40021000 	.word	0x40021000

08001250 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f043 0201 	orr.w	r2, r3, #1
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	601a      	str	r2, [r3, #0]
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	601a      	str	r2, [r3, #0]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8001290:	b480      	push	{r7}
 8001292:	b089      	sub	sp, #36	; 0x24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3308      	adds	r3, #8
 800129e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	e853 3f00 	ldrex	r3, [r3]
 80012a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	075b      	lsls	r3, r3, #29
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61fb      	str	r3, [r7, #28]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	3308      	adds	r3, #8
 80012ba:	69fa      	ldr	r2, [r7, #28]
 80012bc:	61ba      	str	r2, [r7, #24]
 80012be:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80012c0:	6979      	ldr	r1, [r7, #20]
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	e841 2300 	strex	r3, r2, [r1]
 80012c8:	613b      	str	r3, [r7, #16]
   return(result);
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1e4      	bne.n	800129a <LL_USART_SetTXFIFOThreshold+0xa>
}
 80012d0:	bf00      	nop
 80012d2:	bf00      	nop
 80012d4:	3724      	adds	r7, #36	; 0x24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80012de:	b480      	push	{r7}
 80012e0:	b089      	sub	sp, #36	; 0x24
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3308      	adds	r3, #8
 80012ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	e853 3f00 	ldrex	r3, [r3]
 80012f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	065b      	lsls	r3, r3, #25
 8001300:	4313      	orrs	r3, r2
 8001302:	61fb      	str	r3, [r7, #28]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3308      	adds	r3, #8
 8001308:	69fa      	ldr	r2, [r7, #28]
 800130a:	61ba      	str	r2, [r7, #24]
 800130c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800130e:	6979      	ldr	r1, [r7, #20]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	e841 2300 	strex	r3, r2, [r1]
 8001316:	613b      	str	r3, [r7, #16]
   return(result);
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1e4      	bne.n	80012e8 <LL_USART_SetRXFIFOThreshold+0xa>
}
 800131e:	bf00      	nop
 8001320:	bf00      	nop
 8001322:	3724      	adds	r7, #36	; 0x24
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	609a      	str	r2, [r3, #8]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001368:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800136c:	d101      	bne.n	8001372 <LL_USART_IsActiveFlag_TEACK+0x1a>
 800136e:	2301      	movs	r3, #1
 8001370:	e000      	b.n	8001374 <LL_USART_IsActiveFlag_TEACK+0x1c>
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	69db      	ldr	r3, [r3, #28]
 800138c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001390:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001394:	d101      	bne.n	800139a <LL_USART_IsActiveFlag_REACK+0x1a>
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <LL_USART_IsActiveFlag_REACK+0x1c>
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08e      	sub	sp, #56	; 0x38
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80013ae:	f107 0318 	add.w	r3, r7, #24
 80013b2:	2220      	movs	r2, #32
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f001 fcba 	bl	8002d30 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	463b      	mov	r3, r7
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]
 80013ca:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 80013cc:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 80013d0:	f7ff fef4 	bl	80011bc <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80013d4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80013d8:	f7ff ff22 	bl	8001220 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80013dc:	2001      	movs	r0, #1
 80013de:	f7ff ff07 	bl	80011f0 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80013e2:	2304      	movs	r3, #4
 80013e4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013e6:	2302      	movs	r3, #2
 80013e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013f2:	2300      	movs	r3, #0
 80013f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80013f6:	2307      	movs	r3, #7
 80013f8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fa:	463b      	mov	r3, r7
 80013fc:	4619      	mov	r1, r3
 80013fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001402:	f000 fb60 	bl	8001ac6 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001406:	2308      	movs	r3, #8
 8001408:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800140a:	2302      	movs	r3, #2
 800140c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800141a:	2307      	movs	r3, #7
 800141c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141e:	463b      	mov	r3, r7
 8001420:	4619      	mov	r1, r3
 8001422:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001426:	f000 fb4e 	bl	8001ac6 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 800142e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001432:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001434:	2300      	movs	r3, #0
 8001436:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001438:	2300      	movs	r3, #0
 800143a:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800143c:	2300      	movs	r3, #0
 800143e:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001440:	230c      	movs	r3, #12
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001444:	2300      	movs	r3, #0
 8001446:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001448:	2300      	movs	r3, #0
 800144a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800144c:	f107 0318 	add.w	r3, r7, #24
 8001450:	4619      	mov	r1, r3
 8001452:	4813      	ldr	r0, [pc, #76]	; (80014a0 <MX_USART2_UART_Init+0xf8>)
 8001454:	f001 fb96 	bl	8002b84 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8001458:	2100      	movs	r1, #0
 800145a:	4811      	ldr	r0, [pc, #68]	; (80014a0 <MX_USART2_UART_Init+0xf8>)
 800145c:	f7ff ff18 	bl	8001290 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8001460:	2100      	movs	r1, #0
 8001462:	480f      	ldr	r0, [pc, #60]	; (80014a0 <MX_USART2_UART_Init+0xf8>)
 8001464:	f7ff ff3b 	bl	80012de <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8001468:	480d      	ldr	r0, [pc, #52]	; (80014a0 <MX_USART2_UART_Init+0xf8>)
 800146a:	f7ff ff01 	bl	8001270 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 800146e:	480c      	ldr	r0, [pc, #48]	; (80014a0 <MX_USART2_UART_Init+0xf8>)
 8001470:	f7ff ff5c 	bl	800132c <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8001474:	480a      	ldr	r0, [pc, #40]	; (80014a0 <MX_USART2_UART_Init+0xf8>)
 8001476:	f7ff feeb 	bl	8001250 <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 800147a:	bf00      	nop
 800147c:	4808      	ldr	r0, [pc, #32]	; (80014a0 <MX_USART2_UART_Init+0xf8>)
 800147e:	f7ff ff6b 	bl	8001358 <LL_USART_IsActiveFlag_TEACK>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0f9      	beq.n	800147c <MX_USART2_UART_Init+0xd4>
 8001488:	4805      	ldr	r0, [pc, #20]	; (80014a0 <MX_USART2_UART_Init+0xf8>)
 800148a:	f7ff ff79 	bl	8001380 <LL_USART_IsActiveFlag_REACK>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0f3      	beq.n	800147c <MX_USART2_UART_Init+0xd4>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3738      	adds	r7, #56	; 0x38
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40004400 	.word	0x40004400

080014a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80014a4:	480d      	ldr	r0, [pc, #52]	; (80014dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80014a6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit  
 80014a8:	f7ff fcd8 	bl	8000e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014ac:	480c      	ldr	r0, [pc, #48]	; (80014e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80014ae:	490d      	ldr	r1, [pc, #52]	; (80014e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014b0:	4a0d      	ldr	r2, [pc, #52]	; (80014e8 <LoopForever+0xe>)
  movs r3, #0
 80014b2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80014b4:	e002      	b.n	80014bc <LoopCopyDataInit>

080014b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ba:	3304      	adds	r3, #4

080014bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014c0:	d3f9      	bcc.n	80014b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014c2:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80014c4:	4c0a      	ldr	r4, [pc, #40]	; (80014f0 <LoopForever+0x16>)
  movs r3, #0
 80014c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c8:	e001      	b.n	80014ce <LoopFillZerobss>

080014ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014cc:	3204      	adds	r2, #4

080014ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014d0:	d3fb      	bcc.n	80014ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014d2:	f001 fc09 	bl	8002ce8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014d6:	f7ff fb43 	bl	8000b60 <main>

080014da <LoopForever>:

LoopForever:
    b LoopForever
 80014da:	e7fe      	b.n	80014da <LoopForever>
  ldr   r0, =_estack
 80014dc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80014e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014e4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80014e8:	08002dc0 	.word	0x08002dc0
  ldr r2, =_sbss
 80014ec:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80014f0:	20000020 	.word	0x20000020

080014f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014f4:	e7fe      	b.n	80014f4 <ADC1_2_IRQHandler>

080014f6 <LL_ADC_REG_SetSequencerLength>:
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001504:	f023 020f 	bic.w	r2, r3, #15
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	431a      	orrs	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f003 0301 	and.w	r3, r3, #1
 800152c:	2b01      	cmp	r3, #1
 800152e:	d101      	bne.n	8001534 <LL_ADC_IsEnabled+0x18>
 8001530:	2301      	movs	r3, #1
 8001532:	e000      	b.n	8001536 <LL_ADC_IsEnabled+0x1a>
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
	...

08001544 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, const LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct)
{
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800154e:	2300      	movs	r3, #0
 8001550:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8001552:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001556:	f7ff ffe1 	bl	800151c <LL_ADC_IsEnabled>
 800155a:	4604      	mov	r4, r0
 800155c:	4817      	ldr	r0, [pc, #92]	; (80015bc <LL_ADC_CommonInit+0x78>)
 800155e:	f7ff ffdd 	bl	800151c <LL_ADC_IsEnabled>
 8001562:	4603      	mov	r3, r0
 8001564:	4323      	orrs	r3, r4
 8001566:	2b00      	cmp	r3, #0
 8001568:	d120      	bne.n	80015ac <LL_ADC_CommonInit+0x68>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (pADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d012      	beq.n	8001598 <LL_ADC_CommonInit+0x54>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689a      	ldr	r2, [r3, #8]
 8001576:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <LL_ADC_CommonInit+0x7c>)
 8001578:	4013      	ands	r3, r2
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	6811      	ldr	r1, [r2, #0]
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	6852      	ldr	r2, [r2, #4]
 8001582:	4311      	orrs	r1, r2
 8001584:	683a      	ldr	r2, [r7, #0]
 8001586:	6892      	ldr	r2, [r2, #8]
 8001588:	4311      	orrs	r1, r2
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	68d2      	ldr	r2, [r2, #12]
 800158e:	430a      	orrs	r2, r1
 8001590:	431a      	orrs	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	e00b      	b.n	80015b0 <LL_ADC_CommonInit+0x6c>
                 | pADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <LL_ADC_CommonInit+0x7c>)
 800159e:	4013      	ands	r3, r2
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	6812      	ldr	r2, [r2, #0]
 80015a4:	431a      	orrs	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	e001      	b.n	80015b0 <LL_ADC_CommonInit+0x6c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3714      	adds	r7, #20
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd90      	pop	{r4, r7, pc}
 80015ba:	bf00      	nop
 80015bc:	50000100 	.word	0x50000100
 80015c0:	ffc030e0 	.word	0xffc030e0

080015c4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, const LL_ADC_InitTypeDef *pADC_InitStruct)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80015ce:	2300      	movs	r3, #0
 80015d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(pADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(pADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ffa2 	bl	800151c <LL_ADC_IsEnabled>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d111      	bne.n	8001602 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80015e6:	f023 0318 	bic.w	r3, r3, #24
 80015ea:	683a      	ldr	r2, [r7, #0]
 80015ec:	6811      	ldr	r1, [r2, #0]
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	6852      	ldr	r2, [r2, #4]
 80015f2:	4311      	orrs	r1, r2
 80015f4:	683a      	ldr	r2, [r7, #0]
 80015f6:	6892      	ldr	r2, [r2, #8]
 80015f8:	430a      	orrs	r2, r1
 80015fa:	431a      	orrs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	60da      	str	r2, [r3, #12]
 8001600:	e001      	b.n	8001606 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001606:	7bfb      	ldrb	r3, [r7, #15]
}
 8001608:	4618      	mov	r0, r3
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, const LL_ADC_REG_InitTypeDef *pADC_RegInitStruct)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800161a:	2300      	movs	r3, #0
 800161c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(pADC_RegInitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(pADC_RegInitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff ff7c 	bl	800151c <LL_ADC_IsEnabled>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d132      	bne.n	8001690 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (pADC_RegInitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d015      	beq.n	800165e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	68da      	ldr	r2, [r3, #12]
 8001636:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <LL_ADC_REG_Init+0x90>)
 8001638:	4013      	ands	r3, r2
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	6811      	ldr	r1, [r2, #0]
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	6892      	ldr	r2, [r2, #8]
 8001642:	4311      	orrs	r1, r2
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	68d2      	ldr	r2, [r2, #12]
 8001648:	4311      	orrs	r1, r2
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	6912      	ldr	r2, [r2, #16]
 800164e:	4311      	orrs	r1, r2
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	6952      	ldr	r2, [r2, #20]
 8001654:	430a      	orrs	r2, r1
 8001656:	431a      	orrs	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	e011      	b.n	8001682 <LL_ADC_REG_Init+0x72>
                 | pADC_RegInitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	68da      	ldr	r2, [r3, #12]
 8001662:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <LL_ADC_REG_Init+0x90>)
 8001664:	4013      	ands	r3, r2
 8001666:	683a      	ldr	r2, [r7, #0]
 8001668:	6811      	ldr	r1, [r2, #0]
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	68d2      	ldr	r2, [r2, #12]
 800166e:	4311      	orrs	r1, r2
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	6912      	ldr	r2, [r2, #16]
 8001674:	4311      	orrs	r1, r2
 8001676:	683a      	ldr	r2, [r7, #0]
 8001678:	6952      	ldr	r2, [r2, #20]
 800167a:	430a      	orrs	r2, r1
 800167c:	431a      	orrs	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	60da      	str	r2, [r3, #12]
                 | pADC_RegInitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, pADC_RegInitStruct->SequencerLength);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	4619      	mov	r1, r3
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ff34 	bl	80014f6 <LL_ADC_REG_SetSequencerLength>
 800168e:	e001      	b.n	8001694 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8001694:	7bfb      	ldrb	r3, [r7, #15]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	fff0c01c 	.word	0xfff0c01c

080016a4 <LL_DAC_IsEnabled>:
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(DACx->CR,
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	f003 0310 	and.w	r3, r3, #16
 80016b8:	2101      	movs	r1, #1
 80016ba:	fa01 f303 	lsl.w	r3, r1, r3
 80016be:	401a      	ands	r2, r3
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	f003 0310 	and.w	r3, r3, #16
 80016c6:	2101      	movs	r1, #1
 80016c8:	fa01 f303 	lsl.w	r3, r1, r3
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d101      	bne.n	80016d4 <LL_DAC_IsEnabled+0x30>
 80016d0:	2301      	movs	r3, #1
 80016d2:	e000      	b.n	80016d6 <LL_DAC_IsEnabled+0x32>
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <LL_DAC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DAC registers are initialized
  *          - ERROR: DAC registers are not initialized
  */
ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, const LL_DAC_InitTypeDef *DAC_InitStruct)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b086      	sub	sp, #24
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	60f8      	str	r0, [r7, #12]
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	607a      	str	r2, [r7, #4]
  ErrorStatus status = SUCCESS;
 80016ee:	2300      	movs	r3, #0
 80016f0:	75fb      	strb	r3, [r7, #23]
                                                  DAC_InitStruct->WaveAutoGenerationConfig));
  }

  /* Note: Hardware constraint (refer to description of this function)        */
  /*       DAC instance must be disabled.                                     */
  if (LL_DAC_IsEnabled(DACx, DAC_Channel) == 0UL)
 80016f2:	68b9      	ldr	r1, [r7, #8]
 80016f4:	68f8      	ldr	r0, [r7, #12]
 80016f6:	f7ff ffd5 	bl	80016a4 <LL_DAC_IsEnabled>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f040 8090 	bne.w	8001822 <LL_DAC_Init+0x140>
    /*  - TriggerSource                                                       */
    /*  - WaveAutoGeneration                                                  */
    /*  - OutputBuffer                                                        */
    /*  - OutputConnection                                                    */
    /*  - OutputMode                                                          */
    if (DAC_InitStruct->WaveAutoGeneration != LL_DAC_WAVE_AUTO_GENERATION_NONE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d05c      	beq.n	80017c4 <LL_DAC_Init+0xe2>
    {
      if (DAC_InitStruct->WaveAutoGeneration == LL_DAC_WAVE_AUTO_GENERATION_SAWTOOTH)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2bc0      	cmp	r3, #192	; 0xc0
 8001710:	d13c      	bne.n	800178c <LL_DAC_Init+0xaa>
      {
        assert_param(IS_LL_DAC_TRIGGER_SOURCE2(DACx, DAC_InitStruct->TriggerSource2));

        MODIFY_REG(DACx->CR,
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	f003 0310 	and.w	r3, r3, #16
 800171c:	21c0      	movs	r1, #192	; 0xc0
 800171e:	fa01 f303 	lsl.w	r3, r1, r3
 8001722:	43db      	mvns	r3, r3
 8001724:	401a      	ands	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6899      	ldr	r1, [r3, #8]
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	f003 0310 	and.w	r3, r3, #16
 8001730:	fa01 f303 	lsl.w	r3, r1, r3
 8001734:	431a      	orrs	r2, r3
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	601a      	str	r2, [r3, #0]
                   DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK),
                   DAC_InitStruct->WaveAutoGeneration << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                  );

        MODIFY_REG(DACx->STMODR,
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	f003 0310 	and.w	r3, r3, #16
 8001744:	f640 710f 	movw	r1, #3855	; 0xf0f
 8001748:	fa01 f303 	lsl.w	r3, r1, r3
 800174c:	43db      	mvns	r3, r3
 800174e:	401a      	ands	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	0899      	lsrs	r1, r3, #2
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	089b      	lsrs	r3, r3, #2
 800175c:	021b      	lsls	r3, r3, #8
 800175e:	4319      	orrs	r1, r3
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	fa01 f303 	lsl.w	r3, r1, r3
 800176a:	431a      	orrs	r2, r3
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	661a      	str	r2, [r3, #96]	; 0x60
                     ((DAC_InitStruct->TriggerSource >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos)
                     | ((DAC_InitStruct->TriggerSource2 >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos)
                   ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                  );

        WRITE_REG(*(__DAC_PTR_REG_OFFSET(DACx->STR1,
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	3358      	adds	r3, #88	; 0x58
 8001774:	461a      	mov	r2, r3
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	09db      	lsrs	r3, r3, #7
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	f003 0304 	and.w	r3, r3, #4
 8001780:	4413      	add	r3, r2
 8001782:	461a      	mov	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	e02f      	b.n	80017ec <LL_DAC_Init+0x10a>
                                         DAC_REG_STRX_REGOFFSET_MASK_POSBIT0)),
                  DAC_InitStruct->WaveAutoGenerationConfig);
      }
      else
      {
        MODIFY_REG(DACx->CR,
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	f003 0310 	and.w	r3, r3, #16
 8001796:	f640 71fc 	movw	r1, #4092	; 0xffc
 800179a:	fa01 f303 	lsl.w	r3, r1, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	401a      	ands	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6819      	ldr	r1, [r3, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	4319      	orrs	r1, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	4319      	orrs	r1, r3
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	f003 0310 	and.w	r3, r3, #16
 80017b8:	fa01 f303 	lsl.w	r3, r1, r3
 80017bc:	431a      	orrs	r2, r3
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	e013      	b.n	80017ec <LL_DAC_Init+0x10a>
                  );
      }
    }
    else
    {
      MODIFY_REG(DACx->CR,
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	f003 0310 	and.w	r3, r3, #16
 80017ce:	21fc      	movs	r1, #252	; 0xfc
 80017d0:	fa01 f303 	lsl.w	r3, r1, r3
 80017d4:	43db      	mvns	r3, r3
 80017d6:	401a      	ands	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6819      	ldr	r1, [r3, #0]
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	f003 0310 	and.w	r3, r3, #16
 80017e2:	fa01 f303 	lsl.w	r3, r1, r3
 80017e6:	431a      	orrs	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	601a      	str	r2, [r3, #0]
                 (DAC_InitStruct->TriggerSource
                  | LL_DAC_WAVE_AUTO_GENERATION_NONE
                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                );
    }
    MODIFY_REG(DACx->MCR,
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	f003 0310 	and.w	r3, r3, #16
 80017f6:	2107      	movs	r1, #7
 80017f8:	fa01 f303 	lsl.w	r3, r1, r3
 80017fc:	43db      	mvns	r3, r3
 80017fe:	401a      	ands	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6919      	ldr	r1, [r3, #16]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	4319      	orrs	r1, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	4319      	orrs	r1, r3
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	f003 0310 	and.w	r3, r3, #16
 8001816:	fa01 f303 	lsl.w	r3, r1, r3
 800181a:	431a      	orrs	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001820:	e001      	b.n	8001826 <LL_DAC_Init+0x144>
              );
  }
  else
  {
    /* Initialization error: DAC instance is not disabled.                    */
    status = ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001826:	7dfb      	ldrb	r3, [r7, #23]
}
 8001828:	4618      	mov	r0, r3
 800182a:	3718      	adds	r7, #24
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001830:	b480      	push	{r7}
 8001832:	b08b      	sub	sp, #44	; 0x2c
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	fa93 f3a3 	rbit	r3, r3
 800184a:	613b      	str	r3, [r7, #16]
  return result;
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001856:	2320      	movs	r3, #32
 8001858:	e003      	b.n	8001862 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	fab3 f383 	clz	r3, r3
 8001860:	b2db      	uxtb	r3, r3
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	2103      	movs	r1, #3
 8001866:	fa01 f303 	lsl.w	r3, r1, r3
 800186a:	43db      	mvns	r3, r3
 800186c:	401a      	ands	r2, r3
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001872:	6a3b      	ldr	r3, [r7, #32]
 8001874:	fa93 f3a3 	rbit	r3, r3
 8001878:	61fb      	str	r3, [r7, #28]
  return result;
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001884:	2320      	movs	r3, #32
 8001886:	e003      	b.n	8001890 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188a:	fab3 f383 	clz	r3, r3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	fa01 f303 	lsl.w	r3, r1, r3
 8001898:	431a      	orrs	r2, r3
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	601a      	str	r2, [r3, #0]
}
 800189e:	bf00      	nop
 80018a0:	372c      	adds	r7, #44	; 0x2c
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b085      	sub	sp, #20
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	60f8      	str	r0, [r7, #12]
 80018b2:	60b9      	str	r1, [r7, #8]
 80018b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	685a      	ldr	r2, [r3, #4]
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	43db      	mvns	r3, r3
 80018be:	401a      	ands	r2, r3
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	fb01 f303 	mul.w	r3, r1, r3
 80018c8:	431a      	orrs	r2, r3
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	605a      	str	r2, [r3, #4]
}
 80018ce:	bf00      	nop
 80018d0:	3714      	adds	r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr

080018da <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80018da:	b480      	push	{r7}
 80018dc:	b08b      	sub	sp, #44	; 0x2c
 80018de:	af00      	add	r7, sp, #0
 80018e0:	60f8      	str	r0, [r7, #12]
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	fa93 f3a3 	rbit	r3, r3
 80018f4:	613b      	str	r3, [r7, #16]
  return result;
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d101      	bne.n	8001904 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001900:	2320      	movs	r3, #32
 8001902:	e003      	b.n	800190c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	fab3 f383 	clz	r3, r3
 800190a:	b2db      	uxtb	r3, r3
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	2103      	movs	r1, #3
 8001910:	fa01 f303 	lsl.w	r3, r1, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	401a      	ands	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191c:	6a3b      	ldr	r3, [r7, #32]
 800191e:	fa93 f3a3 	rbit	r3, r3
 8001922:	61fb      	str	r3, [r7, #28]
  return result;
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192a:	2b00      	cmp	r3, #0
 800192c:	d101      	bne.n	8001932 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800192e:	2320      	movs	r3, #32
 8001930:	e003      	b.n	800193a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001934:	fab3 f383 	clz	r3, r3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	6879      	ldr	r1, [r7, #4]
 800193e:	fa01 f303 	lsl.w	r3, r1, r3
 8001942:	431a      	orrs	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001948:	bf00      	nop
 800194a:	372c      	adds	r7, #44	; 0x2c
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001954:	b480      	push	{r7}
 8001956:	b08b      	sub	sp, #44	; 0x2c
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	68da      	ldr	r2, [r3, #12]
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	fa93 f3a3 	rbit	r3, r3
 800196e:	613b      	str	r3, [r7, #16]
  return result;
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800197a:	2320      	movs	r3, #32
 800197c:	e003      	b.n	8001986 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	fab3 f383 	clz	r3, r3
 8001984:	b2db      	uxtb	r3, r3
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	2103      	movs	r1, #3
 800198a:	fa01 f303 	lsl.w	r3, r1, r3
 800198e:	43db      	mvns	r3, r3
 8001990:	401a      	ands	r2, r3
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001996:	6a3b      	ldr	r3, [r7, #32]
 8001998:	fa93 f3a3 	rbit	r3, r3
 800199c:	61fb      	str	r3, [r7, #28]
  return result;
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80019a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80019a8:	2320      	movs	r3, #32
 80019aa:	e003      	b.n	80019b4 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80019ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ae:	fab3 f383 	clz	r3, r3
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	fa01 f303 	lsl.w	r3, r1, r3
 80019bc:	431a      	orrs	r2, r3
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	60da      	str	r2, [r3, #12]
}
 80019c2:	bf00      	nop
 80019c4:	372c      	adds	r7, #44	; 0x2c
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b08b      	sub	sp, #44	; 0x2c
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6a1a      	ldr	r2, [r3, #32]
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	fa93 f3a3 	rbit	r3, r3
 80019e8:	613b      	str	r3, [r7, #16]
  return result;
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80019f4:	2320      	movs	r3, #32
 80019f6:	e003      	b.n	8001a00 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	fab3 f383 	clz	r3, r3
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	210f      	movs	r1, #15
 8001a04:	fa01 f303 	lsl.w	r3, r1, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	401a      	ands	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a10:	6a3b      	ldr	r3, [r7, #32]
 8001a12:	fa93 f3a3 	rbit	r3, r3
 8001a16:	61fb      	str	r3, [r7, #28]
  return result;
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001a22:	2320      	movs	r3, #32
 8001a24:	e003      	b.n	8001a2e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a28:	fab3 f383 	clz	r3, r3
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	fa01 f303 	lsl.w	r3, r1, r3
 8001a36:	431a      	orrs	r2, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001a3c:	bf00      	nop
 8001a3e:	372c      	adds	r7, #44	; 0x2c
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b08b      	sub	sp, #44	; 0x2c
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	0a1b      	lsrs	r3, r3, #8
 8001a5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	fa93 f3a3 	rbit	r3, r3
 8001a64:	613b      	str	r3, [r7, #16]
  return result;
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001a70:	2320      	movs	r3, #32
 8001a72:	e003      	b.n	8001a7c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	fab3 f383 	clz	r3, r3
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	210f      	movs	r1, #15
 8001a80:	fa01 f303 	lsl.w	r3, r1, r3
 8001a84:	43db      	mvns	r3, r3
 8001a86:	401a      	ands	r2, r3
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	0a1b      	lsrs	r3, r3, #8
 8001a8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8e:	6a3b      	ldr	r3, [r7, #32]
 8001a90:	fa93 f3a3 	rbit	r3, r3
 8001a94:	61fb      	str	r3, [r7, #28]
  return result;
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001aa0:	2320      	movs	r3, #32
 8001aa2:	e003      	b.n	8001aac <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	fab3 f383 	clz	r3, r3
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	6879      	ldr	r1, [r7, #4]
 8001ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab4:	431a      	orrs	r2, r3
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001aba:	bf00      	nop
 8001abc:	372c      	adds	r7, #44	; 0x2c
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b088      	sub	sp, #32
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
 8001ace:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	fa93 f3a3 	rbit	r3, r3
 8001adc:	60fb      	str	r3, [r7, #12]
  return result;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <LL_GPIO_Init+0x26>
    return 32U;
 8001ae8:	2320      	movs	r3, #32
 8001aea:	e003      	b.n	8001af4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	fab3 f383 	clz	r3, r3
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001af6:	e048      	b.n	8001b8a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	2101      	movs	r1, #1
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	fa01 f303 	lsl.w	r3, r1, r3
 8001b04:	4013      	ands	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d03a      	beq.n	8001b84 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d003      	beq.n	8001b1e <LL_GPIO_Init+0x58>
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d10e      	bne.n	8001b3c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	461a      	mov	r2, r3
 8001b24:	69b9      	ldr	r1, [r7, #24]
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7ff fed7 	bl	80018da <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	6819      	ldr	r1, [r3, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	461a      	mov	r2, r3
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f7ff feb7 	bl	80018aa <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	461a      	mov	r2, r3
 8001b42:	69b9      	ldr	r1, [r7, #24]
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f7ff ff05 	bl	8001954 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d111      	bne.n	8001b76 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	2bff      	cmp	r3, #255	; 0xff
 8001b56:	d807      	bhi.n	8001b68 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	695b      	ldr	r3, [r3, #20]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	69b9      	ldr	r1, [r7, #24]
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff ff34 	bl	80019ce <LL_GPIO_SetAFPin_0_7>
 8001b66:	e006      	b.n	8001b76 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	69b9      	ldr	r1, [r7, #24]
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff69 	bl	8001a48 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	69b9      	ldr	r1, [r7, #24]
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7ff fe56 	bl	8001830 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	3301      	adds	r3, #1
 8001b88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	fa22 f303 	lsr.w	r3, r2, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1af      	bne.n	8001af8 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3720      	adds	r7, #32
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <LL_RCC_HSI_IsReady>:
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001ba8:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <LL_RCC_HSI_IsReady+0x24>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bb4:	d101      	bne.n	8001bba <LL_RCC_HSI_IsReady+0x16>
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e000      	b.n	8001bbc <LL_RCC_HSI_IsReady+0x18>
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40021000 	.word	0x40021000

08001bcc <LL_RCC_LSE_IsReady>:
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001bd0:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <LL_RCC_LSE_IsReady+0x24>)
 8001bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d101      	bne.n	8001be2 <LL_RCC_LSE_IsReady+0x16>
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <LL_RCC_LSE_IsReady+0x18>
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	40021000 	.word	0x40021000

08001bf4 <LL_RCC_GetSysClkSource>:
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001bf8:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <LL_RCC_GetSysClkSource+0x18>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f003 030c 	and.w	r3, r3, #12
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000

08001c10 <LL_RCC_GetAHBPrescaler>:
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001c14:	4b04      	ldr	r3, [pc, #16]	; (8001c28 <LL_RCC_GetAHBPrescaler+0x18>)
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40021000 	.word	0x40021000

08001c2c <LL_RCC_GetAPB1Prescaler>:
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001c30:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40021000 	.word	0x40021000

08001c48 <LL_RCC_GetAPB2Prescaler>:
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001c4c:	4b04      	ldr	r3, [pc, #16]	; (8001c60 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000

08001c64 <LL_RCC_GetUSARTClockSource>:
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <LL_RCC_GetUSARTClockSource+0x24>)
 8001c6e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	401a      	ands	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	041b      	lsls	r3, r3, #16
 8001c7a:	4313      	orrs	r3, r2
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	40021000 	.word	0x40021000

08001c8c <LL_RCC_GetUARTClockSource>:
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <LL_RCC_GetUARTClockSource+0x24>)
 8001c96:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	041b      	lsls	r3, r3, #16
 8001ca2:	4313      	orrs	r3, r2
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <LL_RCC_PLL_GetMainSource>:
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001cb8:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <LL_RCC_PLL_GetMainSource+0x18>)
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	f003 0303 	and.w	r3, r3, #3
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40021000 	.word	0x40021000

08001cd0 <LL_RCC_PLL_GetN>:
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001cd4:	4b04      	ldr	r3, [pc, #16]	; (8001ce8 <LL_RCC_PLL_GetN+0x18>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	0a1b      	lsrs	r3, r3, #8
 8001cda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	40021000 	.word	0x40021000

08001cec <LL_RCC_PLL_GetR>:
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001cf0:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <LL_RCC_PLL_GetR+0x18>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	40021000 	.word	0x40021000

08001d08 <LL_RCC_PLL_GetDivider>:
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001d0c:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <LL_RCC_PLL_GetDivider+0x18>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000

08001d24 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b03      	cmp	r3, #3
 8001d34:	d132      	bne.n	8001d9c <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f7ff ff94 	bl	8001c64 <LL_RCC_GetUSARTClockSource>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8001d42:	d016      	beq.n	8001d72 <LL_RCC_GetUSARTClockFreq+0x4e>
 8001d44:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8001d48:	d81c      	bhi.n	8001d84 <LL_RCC_GetUSARTClockFreq+0x60>
 8001d4a:	4a52      	ldr	r2, [pc, #328]	; (8001e94 <LL_RCC_GetUSARTClockFreq+0x170>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d003      	beq.n	8001d58 <LL_RCC_GetUSARTClockFreq+0x34>
 8001d50:	4a51      	ldr	r2, [pc, #324]	; (8001e98 <LL_RCC_GetUSARTClockFreq+0x174>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d004      	beq.n	8001d60 <LL_RCC_GetUSARTClockFreq+0x3c>
 8001d56:	e015      	b.n	8001d84 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001d58:	f000 f8f6 	bl	8001f48 <RCC_GetSystemClockFreq>
 8001d5c:	60f8      	str	r0, [r7, #12]
        break;
 8001d5e:	e094      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001d60:	f7ff ff20 	bl	8001ba4 <LL_RCC_HSI_IsReady>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 8082 	beq.w	8001e70 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8001d6c:	4b4b      	ldr	r3, [pc, #300]	; (8001e9c <LL_RCC_GetUSARTClockFreq+0x178>)
 8001d6e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001d70:	e07e      	b.n	8001e70 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001d72:	f7ff ff2b 	bl	8001bcc <LL_RCC_LSE_IsReady>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d07b      	beq.n	8001e74 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8001d7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d80:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001d82:	e077      	b.n	8001e74 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001d84:	f000 f8e0 	bl	8001f48 <RCC_GetSystemClockFreq>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 f902 	bl	8001f94 <RCC_GetHCLKClockFreq>
 8001d90:	4603      	mov	r3, r0
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 f92c 	bl	8001ff0 <RCC_GetPCLK2ClockFreq>
 8001d98:	60f8      	str	r0, [r7, #12]
        break;
 8001d9a:	e076      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b0c      	cmp	r3, #12
 8001da0:	d131      	bne.n	8001e06 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff ff5e 	bl	8001c64 <LL_RCC_GetUSARTClockSource>
 8001da8:	4603      	mov	r3, r0
 8001daa:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8001dae:	d015      	beq.n	8001ddc <LL_RCC_GetUSARTClockFreq+0xb8>
 8001db0:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8001db4:	d81b      	bhi.n	8001dee <LL_RCC_GetUSARTClockFreq+0xca>
 8001db6:	4a3a      	ldr	r2, [pc, #232]	; (8001ea0 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d003      	beq.n	8001dc4 <LL_RCC_GetUSARTClockFreq+0xa0>
 8001dbc:	4a39      	ldr	r2, [pc, #228]	; (8001ea4 <LL_RCC_GetUSARTClockFreq+0x180>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d004      	beq.n	8001dcc <LL_RCC_GetUSARTClockFreq+0xa8>
 8001dc2:	e014      	b.n	8001dee <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001dc4:	f000 f8c0 	bl	8001f48 <RCC_GetSystemClockFreq>
 8001dc8:	60f8      	str	r0, [r7, #12]
        break;
 8001dca:	e05e      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001dcc:	f7ff feea 	bl	8001ba4 <LL_RCC_HSI_IsReady>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d050      	beq.n	8001e78 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8001dd6:	4b31      	ldr	r3, [pc, #196]	; (8001e9c <LL_RCC_GetUSARTClockFreq+0x178>)
 8001dd8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001dda:	e04d      	b.n	8001e78 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001ddc:	f7ff fef6 	bl	8001bcc <LL_RCC_LSE_IsReady>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d04a      	beq.n	8001e7c <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8001de6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001dea:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001dec:	e046      	b.n	8001e7c <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001dee:	f000 f8ab 	bl	8001f48 <RCC_GetSystemClockFreq>
 8001df2:	4603      	mov	r3, r0
 8001df4:	4618      	mov	r0, r3
 8001df6:	f000 f8cd 	bl	8001f94 <RCC_GetHCLKClockFreq>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f000 f8e1 	bl	8001fc4 <RCC_GetPCLK1ClockFreq>
 8001e02:	60f8      	str	r0, [r7, #12]
        break;
 8001e04:	e041      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b30      	cmp	r3, #48	; 0x30
 8001e0a:	d139      	bne.n	8001e80 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f7ff ff29 	bl	8001c64 <LL_RCC_GetUSARTClockSource>
 8001e12:	4603      	mov	r3, r0
 8001e14:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8001e18:	d015      	beq.n	8001e46 <LL_RCC_GetUSARTClockFreq+0x122>
 8001e1a:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8001e1e:	d81b      	bhi.n	8001e58 <LL_RCC_GetUSARTClockFreq+0x134>
 8001e20:	4a21      	ldr	r2, [pc, #132]	; (8001ea8 <LL_RCC_GetUSARTClockFreq+0x184>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d003      	beq.n	8001e2e <LL_RCC_GetUSARTClockFreq+0x10a>
 8001e26:	4a21      	ldr	r2, [pc, #132]	; (8001eac <LL_RCC_GetUSARTClockFreq+0x188>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d004      	beq.n	8001e36 <LL_RCC_GetUSARTClockFreq+0x112>
 8001e2c:	e014      	b.n	8001e58 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8001e2e:	f000 f88b 	bl	8001f48 <RCC_GetSystemClockFreq>
 8001e32:	60f8      	str	r0, [r7, #12]
          break;
 8001e34:	e029      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8001e36:	f7ff feb5 	bl	8001ba4 <LL_RCC_HSI_IsReady>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d021      	beq.n	8001e84 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 8001e40:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <LL_RCC_GetUSARTClockFreq+0x178>)
 8001e42:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001e44:	e01e      	b.n	8001e84 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8001e46:	f7ff fec1 	bl	8001bcc <LL_RCC_LSE_IsReady>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d01b      	beq.n	8001e88 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 8001e50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e54:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001e56:	e017      	b.n	8001e88 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001e58:	f000 f876 	bl	8001f48 <RCC_GetSystemClockFreq>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f898 	bl	8001f94 <RCC_GetHCLKClockFreq>
 8001e64:	4603      	mov	r3, r0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f8ac 	bl	8001fc4 <RCC_GetPCLK1ClockFreq>
 8001e6c:	60f8      	str	r0, [r7, #12]
          break;
 8001e6e:	e00c      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8001e70:	bf00      	nop
 8001e72:	e00a      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8001e74:	bf00      	nop
 8001e76:	e008      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8001e78:	bf00      	nop
 8001e7a:	e006      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8001e7c:	bf00      	nop
 8001e7e:	e004      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 8001e80:	bf00      	nop
 8001e82:	e002      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8001e84:	bf00      	nop
 8001e86:	e000      	b.n	8001e8a <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8001e88:	bf00      	nop
  }
  return usart_frequency;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	00030001 	.word	0x00030001
 8001e98:	00030002 	.word	0x00030002
 8001e9c:	00f42400 	.word	0x00f42400
 8001ea0:	000c0004 	.word	0x000c0004
 8001ea4:	000c0008 	.word	0x000c0008
 8001ea8:	00300010 	.word	0x00300010
 8001eac:	00300020 	.word	0x00300020

08001eb0 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2bc0      	cmp	r3, #192	; 0xc0
 8001ec0:	d131      	bne.n	8001f26 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7ff fee2 	bl	8001c8c <LL_RCC_GetUARTClockSource>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8001ece:	d015      	beq.n	8001efc <LL_RCC_GetUARTClockFreq+0x4c>
 8001ed0:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8001ed4:	d81b      	bhi.n	8001f0e <LL_RCC_GetUARTClockFreq+0x5e>
 8001ed6:	4a19      	ldr	r2, [pc, #100]	; (8001f3c <LL_RCC_GetUARTClockFreq+0x8c>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d003      	beq.n	8001ee4 <LL_RCC_GetUARTClockFreq+0x34>
 8001edc:	4a18      	ldr	r2, [pc, #96]	; (8001f40 <LL_RCC_GetUARTClockFreq+0x90>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d004      	beq.n	8001eec <LL_RCC_GetUARTClockFreq+0x3c>
 8001ee2:	e014      	b.n	8001f0e <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8001ee4:	f000 f830 	bl	8001f48 <RCC_GetSystemClockFreq>
 8001ee8:	60f8      	str	r0, [r7, #12]
        break;
 8001eea:	e021      	b.n	8001f30 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001eec:	f7ff fe5a 	bl	8001ba4 <LL_RCC_HSI_IsReady>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d019      	beq.n	8001f2a <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 8001ef6:	4b13      	ldr	r3, [pc, #76]	; (8001f44 <LL_RCC_GetUARTClockFreq+0x94>)
 8001ef8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001efa:	e016      	b.n	8001f2a <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001efc:	f7ff fe66 	bl	8001bcc <LL_RCC_LSE_IsReady>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d013      	beq.n	8001f2e <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 8001f06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f0a:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001f0c:	e00f      	b.n	8001f2e <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001f0e:	f000 f81b 	bl	8001f48 <RCC_GetSystemClockFreq>
 8001f12:	4603      	mov	r3, r0
 8001f14:	4618      	mov	r0, r3
 8001f16:	f000 f83d 	bl	8001f94 <RCC_GetHCLKClockFreq>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 f851 	bl	8001fc4 <RCC_GetPCLK1ClockFreq>
 8001f22:	60f8      	str	r0, [r7, #12]
        break;
 8001f24:	e004      	b.n	8001f30 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 8001f26:	bf00      	nop
 8001f28:	e002      	b.n	8001f30 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8001f2a:	bf00      	nop
 8001f2c:	e000      	b.n	8001f30 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8001f2e:	bf00      	nop
        break;
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8001f30:	68fb      	ldr	r3, [r7, #12]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	00c00040 	.word	0x00c00040
 8001f40:	00c00080 	.word	0x00c00080
 8001f44:	00f42400 	.word	0x00f42400

08001f48 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001f4e:	f7ff fe51 	bl	8001bf4 <LL_RCC_GetSysClkSource>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b0c      	cmp	r3, #12
 8001f56:	d00c      	beq.n	8001f72 <RCC_GetSystemClockFreq+0x2a>
 8001f58:	2b0c      	cmp	r3, #12
 8001f5a:	d80e      	bhi.n	8001f7a <RCC_GetSystemClockFreq+0x32>
 8001f5c:	2b04      	cmp	r3, #4
 8001f5e:	d002      	beq.n	8001f66 <RCC_GetSystemClockFreq+0x1e>
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d003      	beq.n	8001f6c <RCC_GetSystemClockFreq+0x24>
 8001f64:	e009      	b.n	8001f7a <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001f66:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <RCC_GetSystemClockFreq+0x44>)
 8001f68:	607b      	str	r3, [r7, #4]
      break;
 8001f6a:	e009      	b.n	8001f80 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001f6c:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <RCC_GetSystemClockFreq+0x48>)
 8001f6e:	607b      	str	r3, [r7, #4]
      break;
 8001f70:	e006      	b.n	8001f80 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001f72:	f000 f853 	bl	800201c <RCC_PLL_GetFreqDomain_SYS>
 8001f76:	6078      	str	r0, [r7, #4]
      break;
 8001f78:	e002      	b.n	8001f80 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 8001f7a:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <RCC_GetSystemClockFreq+0x44>)
 8001f7c:	607b      	str	r3, [r7, #4]
      break;
 8001f7e:	bf00      	nop
  }

  return frequency;
 8001f80:	687b      	ldr	r3, [r7, #4]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	00f42400 	.word	0x00f42400
 8001f90:	007a1200 	.word	0x007a1200

08001f94 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001f9c:	f7ff fe38 	bl	8001c10 <LL_RCC_GetAHBPrescaler>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	091b      	lsrs	r3, r3, #4
 8001fa4:	f003 030f 	and.w	r3, r3, #15
 8001fa8:	4a05      	ldr	r2, [pc, #20]	; (8001fc0 <RCC_GetHCLKClockFreq+0x2c>)
 8001faa:	5cd3      	ldrb	r3, [r2, r3]
 8001fac:	f003 031f 	and.w	r3, r3, #31
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	08002d58 	.word	0x08002d58

08001fc4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001fcc:	f7ff fe2e 	bl	8001c2c <LL_RCC_GetAPB1Prescaler>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	4a05      	ldr	r2, [pc, #20]	; (8001fec <RCC_GetPCLK1ClockFreq+0x28>)
 8001fd6:	5cd3      	ldrb	r3, [r2, r3]
 8001fd8:	f003 031f 	and.w	r3, r3, #31
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	08002d68 	.word	0x08002d68

08001ff0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001ff8:	f7ff fe26 	bl	8001c48 <LL_RCC_GetAPB2Prescaler>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	0adb      	lsrs	r3, r3, #11
 8002000:	4a05      	ldr	r2, [pc, #20]	; (8002018 <RCC_GetPCLK2ClockFreq+0x28>)
 8002002:	5cd3      	ldrb	r3, [r2, r3]
 8002004:	f003 031f 	and.w	r3, r3, #31
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	08002d68 	.word	0x08002d68

0800201c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800201c:	b590      	push	{r4, r7, lr}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002022:	f7ff fe47 	bl	8001cb4 <LL_RCC_PLL_GetMainSource>
 8002026:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	2b02      	cmp	r3, #2
 800202c:	d003      	beq.n	8002036 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	2b03      	cmp	r3, #3
 8002032:	d003      	beq.n	800203c <RCC_PLL_GetFreqDomain_SYS+0x20>
 8002034:	e005      	b.n	8002042 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002036:	4b11      	ldr	r3, [pc, #68]	; (800207c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8002038:	607b      	str	r3, [r7, #4]
      break;
 800203a:	e005      	b.n	8002048 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800203c:	4b10      	ldr	r3, [pc, #64]	; (8002080 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800203e:	607b      	str	r3, [r7, #4]
      break;
 8002040:	e002      	b.n	8002048 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8002042:	4b0e      	ldr	r3, [pc, #56]	; (800207c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8002044:	607b      	str	r3, [r7, #4]
      break;
 8002046:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002048:	f7ff fe42 	bl	8001cd0 <LL_RCC_PLL_GetN>
 800204c:	4602      	mov	r2, r0
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	fb03 f402 	mul.w	r4, r3, r2
 8002054:	f7ff fe58 	bl	8001d08 <LL_RCC_PLL_GetDivider>
 8002058:	4603      	mov	r3, r0
 800205a:	091b      	lsrs	r3, r3, #4
 800205c:	3301      	adds	r3, #1
 800205e:	fbb4 f4f3 	udiv	r4, r4, r3
 8002062:	f7ff fe43 	bl	8001cec <LL_RCC_PLL_GetR>
 8002066:	4603      	mov	r3, r0
 8002068:	0e5b      	lsrs	r3, r3, #25
 800206a:	3301      	adds	r3, #1
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8002072:	4618      	mov	r0, r3
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	bd90      	pop	{r4, r7, pc}
 800207a:	bf00      	nop
 800207c:	00f42400 	.word	0x00f42400
 8002080:	007a1200 	.word	0x007a1200

08002084 <LL_SPI_IsEnabled>:
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002094:	2b40      	cmp	r3, #64	; 0x40
 8002096:	d101      	bne.n	800209c <LL_SPI_IsEnabled+0x18>
 8002098:	2301      	movs	r3, #1
 800209a:	e000      	b.n	800209e <LL_SPI_IsEnabled+0x1a>
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <LL_SPI_SetRxFIFOThreshold>:
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
 80020b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	431a      	orrs	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	605a      	str	r2, [r3, #4]
}
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <LL_SPI_SetCRCPolynomial>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	b29b      	uxth	r3, r3
 80020de:	461a      	mov	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	611a      	str	r2, [r3, #16]
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7ff ffc0 	bl	8002084 <LL_SPI_IsEnabled>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d145      	bne.n	8002196 <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002112:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	6811      	ldr	r1, [r2, #0]
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	6852      	ldr	r2, [r2, #4]
 800211e:	4311      	orrs	r1, r2
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	68d2      	ldr	r2, [r2, #12]
 8002124:	4311      	orrs	r1, r2
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	6912      	ldr	r2, [r2, #16]
 800212a:	4311      	orrs	r1, r2
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	6952      	ldr	r2, [r2, #20]
 8002130:	4311      	orrs	r1, r2
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	6992      	ldr	r2, [r2, #24]
 8002136:	4311      	orrs	r1, r2
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	69d2      	ldr	r2, [r2, #28]
 800213c:	4311      	orrs	r1, r2
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	6a12      	ldr	r2, [r2, #32]
 8002142:	430a      	orrs	r2, r1
 8002144:	431a      	orrs	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002152:	f023 0304 	bic.w	r3, r3, #4
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	6891      	ldr	r1, [r2, #8]
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	6952      	ldr	r2, [r2, #20]
 800215e:	0c12      	lsrs	r2, r2, #16
 8002160:	430a      	orrs	r2, r1
 8002162:	431a      	orrs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002170:	d204      	bcs.n	800217c <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8002172:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff ff97 	bl	80020aa <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002184:	d105      	bne.n	8002192 <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218a:	4619      	mov	r1, r3
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff ff9f 	bl	80020d0 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8002192:	2300      	movs	r3, #0
 8002194:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 80021a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3710      	adds	r7, #16
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <LL_TIM_SetPrescaler>:
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <LL_TIM_SetAutoReload>:
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <LL_TIM_SetRepetitionCounter>:
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <LL_TIM_OC_SetCompareCH1>:
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <LL_TIM_OC_SetCompareCH2>:
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <LL_TIM_OC_SetCompareCH3>:
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002248:	bf00      	nop
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <LL_TIM_OC_SetCompareCH4>:
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <LL_TIM_OC_SetCompareCH5>:
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	649a      	str	r2, [r3, #72]	; 0x48
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <LL_TIM_OC_SetCompareCH6>:
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	695b      	ldr	r3, [r3, #20]
 80022b8:	f043 0201 	orr.w	r2, r3, #1
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	615a      	str	r2, [r3, #20]
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a39      	ldr	r2, [pc, #228]	; (80023c4 <LL_TIM_Init+0xf8>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d00f      	beq.n	8002304 <LL_TIM_Init+0x38>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022ea:	d00b      	beq.n	8002304 <LL_TIM_Init+0x38>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a36      	ldr	r2, [pc, #216]	; (80023c8 <LL_TIM_Init+0xfc>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d007      	beq.n	8002304 <LL_TIM_Init+0x38>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a35      	ldr	r2, [pc, #212]	; (80023cc <LL_TIM_Init+0x100>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d003      	beq.n	8002304 <LL_TIM_Init+0x38>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a34      	ldr	r2, [pc, #208]	; (80023d0 <LL_TIM_Init+0x104>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d106      	bne.n	8002312 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	4313      	orrs	r3, r2
 8002310:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a2b      	ldr	r2, [pc, #172]	; (80023c4 <LL_TIM_Init+0xf8>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d01b      	beq.n	8002352 <LL_TIM_Init+0x86>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002320:	d017      	beq.n	8002352 <LL_TIM_Init+0x86>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a28      	ldr	r2, [pc, #160]	; (80023c8 <LL_TIM_Init+0xfc>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <LL_TIM_Init+0x86>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a27      	ldr	r2, [pc, #156]	; (80023cc <LL_TIM_Init+0x100>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d00f      	beq.n	8002352 <LL_TIM_Init+0x86>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a26      	ldr	r2, [pc, #152]	; (80023d0 <LL_TIM_Init+0x104>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00b      	beq.n	8002352 <LL_TIM_Init+0x86>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a25      	ldr	r2, [pc, #148]	; (80023d4 <LL_TIM_Init+0x108>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d007      	beq.n	8002352 <LL_TIM_Init+0x86>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a24      	ldr	r2, [pc, #144]	; (80023d8 <LL_TIM_Init+0x10c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d003      	beq.n	8002352 <LL_TIM_Init+0x86>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a23      	ldr	r2, [pc, #140]	; (80023dc <LL_TIM_Init+0x110>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d106      	bne.n	8002360 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	4313      	orrs	r3, r2
 800235e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	4619      	mov	r1, r3
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f7ff ff2b 	bl	80021c8 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	4619      	mov	r1, r3
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7ff ff17 	bl	80021ac <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a10      	ldr	r2, [pc, #64]	; (80023c4 <LL_TIM_Init+0xf8>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d00f      	beq.n	80023a6 <LL_TIM_Init+0xda>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a11      	ldr	r2, [pc, #68]	; (80023d0 <LL_TIM_Init+0x104>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d00b      	beq.n	80023a6 <LL_TIM_Init+0xda>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a10      	ldr	r2, [pc, #64]	; (80023d4 <LL_TIM_Init+0x108>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d007      	beq.n	80023a6 <LL_TIM_Init+0xda>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a0f      	ldr	r2, [pc, #60]	; (80023d8 <LL_TIM_Init+0x10c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d003      	beq.n	80023a6 <LL_TIM_Init+0xda>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a0e      	ldr	r2, [pc, #56]	; (80023dc <LL_TIM_Init+0x110>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d105      	bne.n	80023b2 <LL_TIM_Init+0xe6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	4619      	mov	r1, r3
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7ff ff19 	bl	80021e4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f7ff ff7a 	bl	80022ac <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40012c00 	.word	0x40012c00
 80023c8:	40000400 	.word	0x40000400
 80023cc:	40000800 	.word	0x40000800
 80023d0:	40013400 	.word	0x40013400
 80023d4:	40014000 	.word	0x40014000
 80023d8:	40014400 	.word	0x40014400
 80023dc:	40014800 	.word	0x40014800

080023e0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023f6:	d045      	beq.n	8002484 <LL_TIM_OC_Init+0xa4>
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023fe:	d848      	bhi.n	8002492 <LL_TIM_OC_Init+0xb2>
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002406:	d036      	beq.n	8002476 <LL_TIM_OC_Init+0x96>
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800240e:	d840      	bhi.n	8002492 <LL_TIM_OC_Init+0xb2>
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002416:	d027      	beq.n	8002468 <LL_TIM_OC_Init+0x88>
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800241e:	d838      	bhi.n	8002492 <LL_TIM_OC_Init+0xb2>
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002426:	d018      	beq.n	800245a <LL_TIM_OC_Init+0x7a>
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800242e:	d830      	bhi.n	8002492 <LL_TIM_OC_Init+0xb2>
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d003      	beq.n	800243e <LL_TIM_OC_Init+0x5e>
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2b10      	cmp	r3, #16
 800243a:	d007      	beq.n	800244c <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800243c:	e029      	b.n	8002492 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f000 f82d 	bl	80024a0 <OC1Config>
 8002446:	4603      	mov	r3, r0
 8002448:	75fb      	strb	r3, [r7, #23]
      break;
 800244a:	e023      	b.n	8002494 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f8a6 	bl	80025a0 <OC2Config>
 8002454:	4603      	mov	r3, r0
 8002456:	75fb      	strb	r3, [r7, #23]
      break;
 8002458:	e01c      	b.n	8002494 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f000 f923 	bl	80026a8 <OC3Config>
 8002462:	4603      	mov	r3, r0
 8002464:	75fb      	strb	r3, [r7, #23]
      break;
 8002466:	e015      	b.n	8002494 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8002468:	6879      	ldr	r1, [r7, #4]
 800246a:	68f8      	ldr	r0, [r7, #12]
 800246c:	f000 f9a0 	bl	80027b0 <OC4Config>
 8002470:	4603      	mov	r3, r0
 8002472:	75fb      	strb	r3, [r7, #23]
      break;
 8002474:	e00e      	b.n	8002494 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	68f8      	ldr	r0, [r7, #12]
 800247a:	f000 fa1d 	bl	80028b8 <OC5Config>
 800247e:	4603      	mov	r3, r0
 8002480:	75fb      	strb	r3, [r7, #23]
      break;
 8002482:	e007      	b.n	8002494 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8002484:	6879      	ldr	r1, [r7, #4]
 8002486:	68f8      	ldr	r0, [r7, #12]
 8002488:	f000 fa7a 	bl	8002980 <OC6Config>
 800248c:	4603      	mov	r3, r0
 800248e:	75fb      	strb	r3, [r7, #23]
      break;
 8002490:	e000      	b.n	8002494 <LL_TIM_OC_Init+0xb4>
      break;
 8002492:	bf00      	nop
  }

  return result;
 8002494:	7dfb      	ldrb	r3, [r7, #23]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	f023 0201 	bic.w	r2, r3, #1
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f023 0303 	bic.w	r3, r3, #3
 80024ce:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024da:	683a      	ldr	r2, [r7, #0]
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	4313      	orrs	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	f023 0202 	bic.w	r2, r3, #2
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	f023 0201 	bic.w	r2, r3, #1
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a22      	ldr	r2, [pc, #136]	; (800258c <OC1Config+0xec>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d00f      	beq.n	8002526 <OC1Config+0x86>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a21      	ldr	r2, [pc, #132]	; (8002590 <OC1Config+0xf0>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d00b      	beq.n	8002526 <OC1Config+0x86>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a20      	ldr	r2, [pc, #128]	; (8002594 <OC1Config+0xf4>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d007      	beq.n	8002526 <OC1Config+0x86>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a1f      	ldr	r2, [pc, #124]	; (8002598 <OC1Config+0xf8>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d003      	beq.n	8002526 <OC1Config+0x86>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a1e      	ldr	r2, [pc, #120]	; (800259c <OC1Config+0xfc>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d11e      	bne.n	8002564 <OC1Config+0xc4>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	f023 0208 	bic.w	r2, r3, #8
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	4313      	orrs	r3, r2
 8002534:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	f023 0204 	bic.w	r2, r3, #4
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4313      	orrs	r3, r2
 8002544:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	4313      	orrs	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	4619      	mov	r1, r3
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7ff fe42 	bl	8002200 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40013400 	.word	0x40013400
 8002594:	40014000 	.word	0x40014000
 8002598:	40014400 	.word	0x40014400
 800259c:	40014800 	.word	0x40014800

080025a0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	f023 0210 	bic.w	r2, r3, #16
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	6812      	ldr	r2, [r2, #0]
 80025de:	0212      	lsls	r2, r2, #8
 80025e0:	4313      	orrs	r3, r2
 80025e2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	f023 0220 	bic.w	r2, r3, #32
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	4313      	orrs	r3, r2
 80025f2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f023 0210 	bic.w	r2, r3, #16
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	4313      	orrs	r3, r2
 8002602:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a23      	ldr	r2, [pc, #140]	; (8002694 <OC2Config+0xf4>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d00f      	beq.n	800262c <OC2Config+0x8c>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a22      	ldr	r2, [pc, #136]	; (8002698 <OC2Config+0xf8>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d00b      	beq.n	800262c <OC2Config+0x8c>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4a21      	ldr	r2, [pc, #132]	; (800269c <OC2Config+0xfc>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d007      	beq.n	800262c <OC2Config+0x8c>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a20      	ldr	r2, [pc, #128]	; (80026a0 <OC2Config+0x100>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d003      	beq.n	800262c <OC2Config+0x8c>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a1f      	ldr	r2, [pc, #124]	; (80026a4 <OC2Config+0x104>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d11f      	bne.n	800266c <OC2Config+0xcc>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	019b      	lsls	r3, r3, #6
 8002638:	4313      	orrs	r3, r2
 800263a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	019b      	lsls	r3, r3, #6
 8002648:	4313      	orrs	r3, r2
 800264a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4313      	orrs	r3, r2
 800265a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	4313      	orrs	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	4619      	mov	r1, r3
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7ff fdcc 	bl	800221c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3718      	adds	r7, #24
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40012c00 	.word	0x40012c00
 8002698:	40013400 	.word	0x40013400
 800269c:	40014000 	.word	0x40014000
 80026a0:	40014400 	.word	0x40014400
 80026a4:	40014800 	.word	0x40014800

080026a8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f023 0303 	bic.w	r3, r3, #3
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	6812      	ldr	r2, [r2, #0]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	021b      	lsls	r3, r3, #8
 80026f6:	4313      	orrs	r3, r2
 80026f8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	021b      	lsls	r3, r3, #8
 8002706:	4313      	orrs	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a23      	ldr	r2, [pc, #140]	; (800279c <OC3Config+0xf4>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d00f      	beq.n	8002732 <OC3Config+0x8a>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a22      	ldr	r2, [pc, #136]	; (80027a0 <OC3Config+0xf8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d00b      	beq.n	8002732 <OC3Config+0x8a>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a21      	ldr	r2, [pc, #132]	; (80027a4 <OC3Config+0xfc>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d007      	beq.n	8002732 <OC3Config+0x8a>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a20      	ldr	r2, [pc, #128]	; (80027a8 <OC3Config+0x100>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d003      	beq.n	8002732 <OC3Config+0x8a>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a1f      	ldr	r2, [pc, #124]	; (80027ac <OC3Config+0x104>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d11f      	bne.n	8002772 <OC3Config+0xca>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	029b      	lsls	r3, r3, #10
 800273e:	4313      	orrs	r3, r2
 8002740:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	029b      	lsls	r3, r3, #10
 800274e:	4313      	orrs	r3, r2
 8002750:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	69db      	ldr	r3, [r3, #28]
 800276c:	015b      	lsls	r3, r3, #5
 800276e:	4313      	orrs	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	4619      	mov	r1, r3
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff fd57 	bl	8002238 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3718      	adds	r7, #24
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40012c00 	.word	0x40012c00
 80027a0:	40013400 	.word	0x40013400
 80027a4:	40014000 	.word	0x40014000
 80027a8:	40014400 	.word	0x40014400
 80027ac:	40014800 	.word	0x40014800

080027b0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027ea:	683a      	ldr	r2, [r7, #0]
 80027ec:	6812      	ldr	r2, [r2, #0]
 80027ee:	0212      	lsls	r2, r2, #8
 80027f0:	4313      	orrs	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	031b      	lsls	r3, r3, #12
 8002800:	4313      	orrs	r3, r2
 8002802:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	031b      	lsls	r3, r3, #12
 8002810:	4313      	orrs	r3, r2
 8002812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a23      	ldr	r2, [pc, #140]	; (80028a4 <OC4Config+0xf4>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d00f      	beq.n	800283c <OC4Config+0x8c>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a22      	ldr	r2, [pc, #136]	; (80028a8 <OC4Config+0xf8>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d00b      	beq.n	800283c <OC4Config+0x8c>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a21      	ldr	r2, [pc, #132]	; (80028ac <OC4Config+0xfc>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d007      	beq.n	800283c <OC4Config+0x8c>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a20      	ldr	r2, [pc, #128]	; (80028b0 <OC4Config+0x100>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d003      	beq.n	800283c <OC4Config+0x8c>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a1f      	ldr	r2, [pc, #124]	; (80028b4 <OC4Config+0x104>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d11f      	bne.n	800287c <OC4Config+0xcc>
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	039b      	lsls	r3, r3, #14
 8002848:	4313      	orrs	r3, r2
 800284a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	039b      	lsls	r3, r3, #14
 8002858:	4313      	orrs	r3, r2
 800285a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	019b      	lsls	r3, r3, #6
 8002868:	4313      	orrs	r3, r2
 800286a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	01db      	lsls	r3, r3, #7
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68fa      	ldr	r2, [r7, #12]
 8002886:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	4619      	mov	r1, r3
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f7ff fce0 	bl	8002254 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40012c00 	.word	0x40012c00
 80028a8:	40013400 	.word	0x40013400
 80028ac:	40014000 	.word	0x40014000
 80028b0:	40014400 	.word	0x40014400
 80028b4:	40014800 	.word	0x40014800

080028b8 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028d8:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	6812      	ldr	r2, [r2, #0]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	041b      	lsls	r3, r3, #16
 80028f8:	4313      	orrs	r3, r2
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	041b      	lsls	r3, r3, #16
 8002908:	4313      	orrs	r3, r2
 800290a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a17      	ldr	r2, [pc, #92]	; (800296c <OC5Config+0xb4>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d00f      	beq.n	8002934 <OC5Config+0x7c>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4a16      	ldr	r2, [pc, #88]	; (8002970 <OC5Config+0xb8>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d00b      	beq.n	8002934 <OC5Config+0x7c>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4a15      	ldr	r2, [pc, #84]	; (8002974 <OC5Config+0xbc>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d007      	beq.n	8002934 <OC5Config+0x7c>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a14      	ldr	r2, [pc, #80]	; (8002978 <OC5Config+0xc0>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d003      	beq.n	8002934 <OC5Config+0x7c>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a13      	ldr	r2, [pc, #76]	; (800297c <OC5Config+0xc4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d109      	bne.n	8002948 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	021b      	lsls	r3, r3, #8
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	4619      	mov	r1, r3
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff fc8b 	bl	8002270 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40012c00 	.word	0x40012c00
 8002970:	40013400 	.word	0x40013400
 8002974:	40014000 	.word	0x40014000
 8002978:	40014400 	.word	0x40014400
 800297c:	40014800 	.word	0x40014800

08002980 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a0:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	6812      	ldr	r2, [r2, #0]
 80029b0:	0212      	lsls	r2, r2, #8
 80029b2:	4313      	orrs	r3, r2
 80029b4:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	691b      	ldr	r3, [r3, #16]
 80029c0:	051b      	lsls	r3, r3, #20
 80029c2:	4313      	orrs	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	051b      	lsls	r3, r3, #20
 80029d2:	4313      	orrs	r3, r2
 80029d4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a16      	ldr	r2, [pc, #88]	; (8002a34 <OC6Config+0xb4>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d00f      	beq.n	80029fe <OC6Config+0x7e>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a15      	ldr	r2, [pc, #84]	; (8002a38 <OC6Config+0xb8>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d00b      	beq.n	80029fe <OC6Config+0x7e>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a14      	ldr	r2, [pc, #80]	; (8002a3c <OC6Config+0xbc>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d007      	beq.n	80029fe <OC6Config+0x7e>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a13      	ldr	r2, [pc, #76]	; (8002a40 <OC6Config+0xc0>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d003      	beq.n	80029fe <OC6Config+0x7e>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a12      	ldr	r2, [pc, #72]	; (8002a44 <OC6Config+0xc4>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d109      	bne.n	8002a12 <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	029b      	lsls	r3, r3, #10
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fc36 	bl	8002290 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40012c00 	.word	0x40012c00
 8002a38:	40013400 	.word	0x40013400
 8002a3c:	40014000 	.word	0x40014000
 8002a40:	40014400 	.word	0x40014400
 8002a44:	40014800 	.word	0x40014800

08002a48 <LL_USART_IsEnabled>:
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d101      	bne.n	8002a60 <LL_USART_IsEnabled+0x18>
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e000      	b.n	8002a62 <LL_USART_IsEnabled+0x1a>
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <LL_USART_SetPrescaler>:
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
 8002a76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7c:	f023 030f 	bic.w	r3, r3, #15
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	b292      	uxth	r2, r2
 8002a84:	431a      	orrs	r2, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002a8a:	bf00      	nop
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr

08002a96 <LL_USART_SetStopBitsLength>:
{
 8002a96:	b480      	push	{r7}
 8002a98:	b083      	sub	sp, #12
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
 8002a9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	605a      	str	r2, [r3, #4]
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <LL_USART_SetHWFlowCtrl>:
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
	...

08002ae4 <LL_USART_SetBaudRate>:
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b087      	sub	sp, #28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	607a      	str	r2, [r7, #4]
 8002af0:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b0b      	cmp	r3, #11
 8002af6:	d83c      	bhi.n	8002b72 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8002af8:	6a3b      	ldr	r3, [r7, #32]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d039      	beq.n	8002b72 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b04:	d122      	bne.n	8002b4c <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	4b1c      	ldr	r3, [pc, #112]	; (8002b80 <LL_USART_SetBaudRate+0x9c>)
 8002b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b12:	68ba      	ldr	r2, [r7, #8]
 8002b14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b18:	005a      	lsls	r2, r3, #1
 8002b1a:	6a3b      	ldr	r3, [r7, #32]
 8002b1c:	085b      	lsrs	r3, r3, #1
 8002b1e:	441a      	add	r2, r3
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002b2a:	697a      	ldr	r2, [r7, #20]
 8002b2c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8002b30:	4013      	ands	r3, r2
 8002b32:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	085b      	lsrs	r3, r3, #1
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	60da      	str	r2, [r3, #12]
}
 8002b4a:	e012      	b.n	8002b72 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	461a      	mov	r2, r3
 8002b52:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <LL_USART_SetBaudRate+0x9c>)
 8002b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b58:	68ba      	ldr	r2, [r7, #8]
 8002b5a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	085b      	lsrs	r3, r3, #1
 8002b62:	441a      	add	r2, r3
 8002b64:	6a3b      	ldr	r3, [r7, #32]
 8002b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	60da      	str	r2, [r3, #12]
}
 8002b72:	bf00      	nop
 8002b74:	371c      	adds	r7, #28
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	08002d88 	.word	0x08002d88

08002b84 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af02      	add	r7, sp, #8
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff ff56 	bl	8002a48 <LL_USART_IsEnabled>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d15b      	bne.n	8002c5a <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	4b2f      	ldr	r3, [pc, #188]	; (8002c64 <LL_USART_Init+0xe0>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	6891      	ldr	r1, [r2, #8]
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	6912      	ldr	r2, [r2, #16]
 8002bb2:	4311      	orrs	r1, r2
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	6952      	ldr	r2, [r2, #20]
 8002bb8:	4311      	orrs	r1, r2
 8002bba:	683a      	ldr	r2, [r7, #0]
 8002bbc:	69d2      	ldr	r2, [r2, #28]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f7ff ff62 	bl	8002a96 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff ff6f 	bl	8002abc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a21      	ldr	r2, [pc, #132]	; (8002c68 <LL_USART_Init+0xe4>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d104      	bne.n	8002bf0 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002be6:	2003      	movs	r0, #3
 8002be8:	f7ff f89c 	bl	8001d24 <LL_RCC_GetUSARTClockFreq>
 8002bec:	60b8      	str	r0, [r7, #8]
 8002bee:	e019      	b.n	8002c24 <LL_USART_Init+0xa0>
    }
    else if (USARTx == USART2)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a1e      	ldr	r2, [pc, #120]	; (8002c6c <LL_USART_Init+0xe8>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d104      	bne.n	8002c02 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002bf8:	200c      	movs	r0, #12
 8002bfa:	f7ff f893 	bl	8001d24 <LL_RCC_GetUSARTClockFreq>
 8002bfe:	60b8      	str	r0, [r7, #8]
 8002c00:	e010      	b.n	8002c24 <LL_USART_Init+0xa0>
    }
    else if (USARTx == USART3)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a1a      	ldr	r2, [pc, #104]	; (8002c70 <LL_USART_Init+0xec>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d104      	bne.n	8002c14 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8002c0a:	2030      	movs	r0, #48	; 0x30
 8002c0c:	f7ff f88a 	bl	8001d24 <LL_RCC_GetUSARTClockFreq>
 8002c10:	60b8      	str	r0, [r7, #8]
 8002c12:	e007      	b.n	8002c24 <LL_USART_Init+0xa0>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4a17      	ldr	r2, [pc, #92]	; (8002c74 <LL_USART_Init+0xf0>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d103      	bne.n	8002c24 <LL_USART_Init+0xa0>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8002c1c:	20c0      	movs	r0, #192	; 0xc0
 8002c1e:	f7ff f947 	bl	8001eb0 <LL_RCC_GetUARTClockFreq>
 8002c22:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d011      	beq.n	8002c4e <LL_USART_Init+0xca>
        && (USART_InitStruct->BaudRate != 0U))
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00d      	beq.n	8002c4e <LL_USART_Init+0xca>
    {
      status = SUCCESS;
 8002c32:	2300      	movs	r3, #0
 8002c34:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	69d9      	ldr	r1, [r3, #28]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	9300      	str	r3, [sp, #0]
 8002c44:	460b      	mov	r3, r1
 8002c46:	68b9      	ldr	r1, [r7, #8]
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff ff4b 	bl	8002ae4 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4619      	mov	r1, r3
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7ff ff0a 	bl	8002a6e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	efff69f3 	.word	0xefff69f3
 8002c68:	40013800 	.word	0x40013800
 8002c6c:	40004400 	.word	0x40004400
 8002c70:	40004800 	.word	0x40004800
 8002c74:	40004c00 	.word	0x40004c00

08002c78 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8a:	4a07      	ldr	r2, [pc, #28]	; (8002ca8 <LL_InitTick+0x30>)
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002c90:	4b05      	ldr	r3, [pc, #20]	; (8002ca8 <LL_InitTick+0x30>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c96:	4b04      	ldr	r3, [pc, #16]	; (8002ca8 <LL_InitTick+0x30>)
 8002c98:	2205      	movs	r2, #5
 8002c9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	e000e010 	.word	0xe000e010

08002cac <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002cb4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff ffdd 	bl	8002c78 <LL_InitTick>
}
 8002cbe:	bf00      	nop
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
	...

08002cc8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002cd0:	4a04      	ldr	r2, [pc, #16]	; (8002ce4 <LL_SetSystemCoreClock+0x1c>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6013      	str	r3, [r2, #0]
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	20000000 	.word	0x20000000

08002ce8 <__libc_init_array>:
 8002ce8:	b570      	push	{r4, r5, r6, lr}
 8002cea:	4d0d      	ldr	r5, [pc, #52]	; (8002d20 <__libc_init_array+0x38>)
 8002cec:	4c0d      	ldr	r4, [pc, #52]	; (8002d24 <__libc_init_array+0x3c>)
 8002cee:	1b64      	subs	r4, r4, r5
 8002cf0:	10a4      	asrs	r4, r4, #2
 8002cf2:	2600      	movs	r6, #0
 8002cf4:	42a6      	cmp	r6, r4
 8002cf6:	d109      	bne.n	8002d0c <__libc_init_array+0x24>
 8002cf8:	4d0b      	ldr	r5, [pc, #44]	; (8002d28 <__libc_init_array+0x40>)
 8002cfa:	4c0c      	ldr	r4, [pc, #48]	; (8002d2c <__libc_init_array+0x44>)
 8002cfc:	f000 f820 	bl	8002d40 <_init>
 8002d00:	1b64      	subs	r4, r4, r5
 8002d02:	10a4      	asrs	r4, r4, #2
 8002d04:	2600      	movs	r6, #0
 8002d06:	42a6      	cmp	r6, r4
 8002d08:	d105      	bne.n	8002d16 <__libc_init_array+0x2e>
 8002d0a:	bd70      	pop	{r4, r5, r6, pc}
 8002d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d10:	4798      	blx	r3
 8002d12:	3601      	adds	r6, #1
 8002d14:	e7ee      	b.n	8002cf4 <__libc_init_array+0xc>
 8002d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d1a:	4798      	blx	r3
 8002d1c:	3601      	adds	r6, #1
 8002d1e:	e7f2      	b.n	8002d06 <__libc_init_array+0x1e>
 8002d20:	08002db8 	.word	0x08002db8
 8002d24:	08002db8 	.word	0x08002db8
 8002d28:	08002db8 	.word	0x08002db8
 8002d2c:	08002dbc 	.word	0x08002dbc

08002d30 <memset>:
 8002d30:	4402      	add	r2, r0
 8002d32:	4603      	mov	r3, r0
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d100      	bne.n	8002d3a <memset+0xa>
 8002d38:	4770      	bx	lr
 8002d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d3e:	e7f9      	b.n	8002d34 <memset+0x4>

08002d40 <_init>:
 8002d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d42:	bf00      	nop
 8002d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d46:	bc08      	pop	{r3}
 8002d48:	469e      	mov	lr, r3
 8002d4a:	4770      	bx	lr

08002d4c <_fini>:
 8002d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4e:	bf00      	nop
 8002d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d52:	bc08      	pop	{r3}
 8002d54:	469e      	mov	lr, r3
 8002d56:	4770      	bx	lr
