<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.2</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01c51cd9ae41a50cc5516dd26e49f854ca.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Is the row_reduction functor for Xe The idea is threads in group will cooperatively process matrix_m x wg_tile_n.  
 <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="row__reduction__xe_8hpp_source.html">row_reduction_xe.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01d703f0733f6648ba84e612999daf0ef3.html">arguments_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01ef61a28dd8e024a554c3d6b6a7c91b5a.html">get_barrier_count</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_012cbcb158999a8b0a10ed2f46addec6df.html">get_slm_size</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:af99d9edf78b29c9483cb9ef262e0b215"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af99d9edf78b29c9483cb9ef262e0b215">dtype_in</a> = dtype_in_</td></tr>
<tr class="separator:af99d9edf78b29c9483cb9ef262e0b215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2577ec1dae82cc18cdc0d64169ec059d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a2577ec1dae82cc18cdc0d64169ec059d">dtype_out</a> = dtype_out_</td></tr>
<tr class="separator:a2577ec1dae82cc18cdc0d64169ec059d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919383787ba306255f4ba37c9466cd45"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">dtype_acc</a> = dtype_acc_</td></tr>
<tr class="separator:a919383787ba306255f4ba37c9466cd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebc38d1f2acbd8aadd8dcfe611f81e6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a4ebc38d1f2acbd8aadd8dcfe611f81e6">reduction_attr</a> = reduction_attr_</td></tr>
<tr class="separator:a4ebc38d1f2acbd8aadd8dcfe611f81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48228b5ef9b1e203c163e6a7f76f460f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a48228b5ef9b1e203c163e6a7f76f460f">fused_op_t</a> = fused_op_t_</td></tr>
<tr class="separator:a48228b5ef9b1e203c163e6a7f76f460f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6942bfad331790c8f51760820eb32e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a8c6942bfad331790c8f51760820eb32e">fused_op_arguments_t</a> = typename fused_op_t::arguments_t</td></tr>
<tr class="separator:a8c6942bfad331790c8f51760820eb32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6058a894db1f983b8bf8e5bd6d7747f7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a6058a894db1f983b8bf8e5bd6d7747f7">work_group_t</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a6058a894db1f983b8bf8e5bd6d7747f7">work_group_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">wg_size_x</a> *<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a> &gt;</td></tr>
<tr class="separator:a6058a894db1f983b8bf8e5bd6d7747f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e681e3d47c25e90391b16432e003f54"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a2e681e3d47c25e90391b16432e003f54">arch_attr</a> = <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt; <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a2e681e3d47c25e90391b16432e003f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91af37fee588b64ef72dfe589ac7f83d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a91af37fee588b64ef72dfe589ac7f83d">load_store_attr</a> = <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html#af17244ce7c0da2c3505965af22800ea2">arch_attr::load_store_attr</a></td></tr>
<tr class="separator:a91af37fee588b64ef72dfe589ac7f83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaffbe120f0f2e55610b90fbc9adef3ed"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad9760bd0afadecf9e427a9810a472d3a">tile_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae367383c6ddb2cfb4876fc80d2f7d0ed">block_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ab57768a7eba16485f740158f3f01f889">block_size_y</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:aaffbe120f0f2e55610b90fbc9adef3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a16e48119f9dca868d810082b122629"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a5a16e48119f9dca868d810082b122629">global_ld_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af99d9edf78b29c9483cb9ef262e0b215">dtype_in</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a5a16e48119f9dca868d810082b122629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cac83d857040a0c75a6673ef9b751f7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a0cac83d857040a0c75a6673ef9b751f7">global_ld_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af99d9edf78b29c9483cb9ef262e0b215">dtype_in</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a0cac83d857040a0c75a6673ef9b751f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30f6a443c909bf5e1673ea2d1eede34"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af30f6a443c909bf5e1673ea2d1eede34">mat_buffer_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">dtype_acc</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a>, 1, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae367383c6ddb2cfb4876fc80d2f7d0ed">block_size_x</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt; &gt;</td></tr>
<tr class="separator:af30f6a443c909bf5e1673ea2d1eede34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5fdcefc0c9b77262127cbd3a1a8101"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aea5fdcefc0c9b77262127cbd3a1a8101">matAcc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">dtype_acc</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:aea5fdcefc0c9b77262127cbd3a1a8101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac622919a4e5f5400b209a4a30d5c7978"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ac622919a4e5f5400b209a4a30d5c7978">row_reduce_store_t</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">group::group_row_reduce_store_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">dtype_acc</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a2577ec1dae82cc18cdc0d64169ec059d">dtype_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">wg_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a25cb59070f04320ca053599d0233801e">max_simd_len</a> &gt;</td></tr>
<tr class="separator:ac622919a4e5f5400b209a4a30d5c7978"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:af3b0e65e6b6fbd4390b5be7e86dfd778"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af3b0e65e6b6fbd4390b5be7e86dfd778">call</a> (<a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;ei, arguments_t *args, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a8c6942bfad331790c8f51760820eb32e">fused_op_arguments_t</a> *fused_op_args=nullptr, uint32_t slm_base=0, uint32_t nbarrier_base=0)</td></tr>
<tr class="memdesc:af3b0e65e6b6fbd4390b5be7e86dfd778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main execution function for row reduction.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af3b0e65e6b6fbd4390b5be7e86dfd778">More...</a><br /></td></tr>
<tr class="separator:af3b0e65e6b6fbd4390b5be7e86dfd778"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a467ea8192a91a8a46f19409b4feb7d61"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a467ea8192a91a8a46f19409b4feb7d61">wg_tile_m</a> = reduction_attr::wg_tile_m</td></tr>
<tr class="separator:a467ea8192a91a8a46f19409b4feb7d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f6586ac9fa6c6054be8362dd3bd009"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a36f6586ac9fa6c6054be8362dd3bd009">wg_tile_n</a> = reduction_attr::wg_tile_n</td></tr>
<tr class="separator:a36f6586ac9fa6c6054be8362dd3bd009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08db8ac89a1ad7a8cedb4ce98dc907a1"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a08db8ac89a1ad7a8cedb4ce98dc907a1">sg_tile_m</a> = reduction_attr::sg_tile_m</td></tr>
<tr class="separator:a08db8ac89a1ad7a8cedb4ce98dc907a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452f0691820af2dc7cf07e57e98e0a3f"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a> = reduction_attr::sg_tile_n</td></tr>
<tr class="separator:a452f0691820af2dc7cf07e57e98e0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d179e856eeff4e6dc5f07e9b010834"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a15d179e856eeff4e6dc5f07e9b010834">is_dynamic_job</a> = reduction_attr::is_dynamic_job</td></tr>
<tr class="separator:a15d179e856eeff4e6dc5f07e9b010834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67dbbea7cf34ac2e5d46effeb1f1f22d"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">wg_size_x</a> = (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a36f6586ac9fa6c6054be8362dd3bd009">wg_tile_n</a> + <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a> - 1) / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a></td></tr>
<tr class="separator:a67dbbea7cf34ac2e5d46effeb1f1f22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4312b66242c68727fe7faa75a48a6c8"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a> = (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a467ea8192a91a8a46f19409b4feb7d61">wg_tile_m</a> + <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a08db8ac89a1ad7a8cedb4ce98dc907a1">sg_tile_m</a> - 1) / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a08db8ac89a1ad7a8cedb4ce98dc907a1">sg_tile_m</a></td></tr>
<tr class="separator:ae4312b66242c68727fe7faa75a48a6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77732e5ebf8e0a0d4753e05fcbc5a013"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a77732e5ebf8e0a0d4753e05fcbc5a013">use_dynamic_job</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a15d179e856eeff4e6dc5f07e9b010834">is_dynamic_job</a> &amp;&amp; (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a> &gt; 1)</td></tr>
<tr class="separator:a77732e5ebf8e0a0d4753e05fcbc5a013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59a8ad486142763c97cb6a773fa3635"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad59a8ad486142763c97cb6a773fa3635">max_load_height_in_elem</a> = load_store_attr::max_load_height_in_elem</td></tr>
<tr class="separator:ad59a8ad486142763c97cb6a773fa3635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9c9d249bc2bd34e5d14d73d75df6cb"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#abc9c9d249bc2bd34e5d14d73d75df6cb">max_load_width_in_bytes</a> = load_store_attr::max_load_width_in_bytes</td></tr>
<tr class="separator:abc9c9d249bc2bd34e5d14d73d75df6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05d36388425b090ec213d92daaf84c07"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a05d36388425b090ec213d92daaf84c07">max_store_width_in_bytes</a> = load_store_attr::max_store_width_in_bytes</td></tr>
<tr class="separator:a05d36388425b090ec213d92daaf84c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67">max_load_width_in_elem</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#abc9c9d249bc2bd34e5d14d73d75df6cb">max_load_width_in_bytes</a> / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af99d9edf78b29c9483cb9ef262e0b215">dtype_in</a>)</td></tr>
<tr class="separator:a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc568fc724f3e7191177c1121cb1d3f"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aabc568fc724f3e7191177c1121cb1d3f">max_store_width_in_elem</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a05d36388425b090ec213d92daaf84c07">max_store_width_in_bytes</a> / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a2577ec1dae82cc18cdc0d64169ec059d">dtype_out</a>)</td></tr>
<tr class="separator:aabc568fc724f3e7191177c1121cb1d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53139a684c0e8d50727f68ab221e7f73"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a></td></tr>
<tr class="separator:a53139a684c0e8d50727f68ab221e7f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9760bd0afadecf9e427a9810a472d3a"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad9760bd0afadecf9e427a9810a472d3a">tile_size_y</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a08db8ac89a1ad7a8cedb4ce98dc907a1">sg_tile_m</a></td></tr>
<tr class="separator:ad9760bd0afadecf9e427a9810a472d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25cb59070f04320ca053599d0233801e"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a25cb59070f04320ca053599d0233801e">max_simd_len</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aabc568fc724f3e7191177c1121cb1d3f">max_store_width_in_elem</a></td></tr>
<tr class="separator:a25cb59070f04320ca053599d0233801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae367383c6ddb2cfb4876fc80d2f7d0ed"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae367383c6ddb2cfb4876fc80d2f7d0ed">block_size_x</a></td></tr>
<tr class="memdesc:ae367383c6ddb2cfb4876fc80d2f7d0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">block_size_x should be power of 2 and tile_size_x should be divided by block_size_x  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae367383c6ddb2cfb4876fc80d2f7d0ed">More...</a><br /></td></tr>
<tr class="separator:ae367383c6ddb2cfb4876fc80d2f7d0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57768a7eba16485f740158f3f01f889"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ab57768a7eba16485f740158f3f01f889">block_size_y</a></td></tr>
<tr class="separator:ab57768a7eba16485f740158f3f01f889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca9ccfad409f28cd594503665852684"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#adca9ccfad409f28cd594503665852684">SIMD</a> = 16</td></tr>
<tr class="separator:adca9ccfad409f28cd594503665852684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937b6fcc9f9d9b706c0d0784600d14be"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a937b6fcc9f9d9b706c0d0784600d14be">counter_size</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a77732e5ebf8e0a0d4753e05fcbc5a013">use_dynamic_job</a> ? <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#adca9ccfad409f28cd594503665852684">SIMD</a> * sizeof(int) * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">wg_size_x</a> : 0</td></tr>
<tr class="separator:a937b6fcc9f9d9b706c0d0784600d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f0d68c422ae9b1d2789b05f209a970"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a02f0d68c422ae9b1d2789b05f209a970">row_buffer_size</a></td></tr>
<tr class="separator:a02f0d68c422ae9b1d2789b05f209a970"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename dtype_in_, typename dtype_out_, typename dtype_acc_, typename reduction_attr_, typename fused_op_t_&gt;<br />
struct gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;</div><p >Is the row_reduction functor for Xe The idea is threads in group will cooperatively process matrix_m x wg_tile_n. </p>
<p >Each time, each thread will load sg_tile_m x sg_tile_n data into register and do the reduction. A dynamic counter will be set in SLM to solve load imbalance problem.</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">dtype_in_</td><td>Is the data type of input. </td></tr>
    <tr><td class="paramname">dtype_out_</td><td>Is the data type of output. </td></tr>
    <tr><td class="paramname">dtype_acc_</td><td>Is the accumulation data type. </td></tr>
    <tr><td class="paramname">reduction_attr_</td><td>Is the tile size for each group to do the reduction. </td></tr>
    <tr><td class="paramname">fused_op_t_</td><td>Is the fused op functor. </td></tr>
  </table>
  </dd>
</dl>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a2e681e3d47c25e90391b16432e003f54" name="a2e681e3d47c25e90391b16432e003f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e681e3d47c25e90391b16432e003f54">&#9670;&#160;</a></span>arch_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::arch_attr =  <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt;<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a919383787ba306255f4ba37c9466cd45" name="a919383787ba306255f4ba37c9466cd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919383787ba306255f4ba37c9466cd45">&#9670;&#160;</a></span>dtype_acc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::dtype_acc =  dtype_acc_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af99d9edf78b29c9483cb9ef262e0b215" name="af99d9edf78b29c9483cb9ef262e0b215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99d9edf78b29c9483cb9ef262e0b215">&#9670;&#160;</a></span>dtype_in</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::dtype_in =  dtype_in_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2577ec1dae82cc18cdc0d64169ec059d" name="a2577ec1dae82cc18cdc0d64169ec059d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2577ec1dae82cc18cdc0d64169ec059d">&#9670;&#160;</a></span>dtype_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::dtype_out =  dtype_out_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c6942bfad331790c8f51760820eb32e" name="a8c6942bfad331790c8f51760820eb32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6942bfad331790c8f51760820eb32e">&#9670;&#160;</a></span>fused_op_arguments_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::fused_op_arguments_t =  typename fused_op_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48228b5ef9b1e203c163e6a7f76f460f" name="a48228b5ef9b1e203c163e6a7f76f460f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48228b5ef9b1e203c163e6a7f76f460f">&#9670;&#160;</a></span>fused_op_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::fused_op_t =  fused_op_t_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cac83d857040a0c75a6673ef9b751f7" name="a0cac83d857040a0c75a6673ef9b751f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cac83d857040a0c75a6673ef9b751f7">&#9670;&#160;</a></span>global_ld_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::global_ld_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af99d9edf78b29c9483cb9ef262e0b215">dtype_in</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a16e48119f9dca868d810082b122629" name="a5a16e48119f9dca868d810082b122629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a16e48119f9dca868d810082b122629">&#9670;&#160;</a></span>global_ld_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::global_ld_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af99d9edf78b29c9483cb9ef262e0b215">dtype_in</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaffbe120f0f2e55610b90fbc9adef3ed" name="aaffbe120f0f2e55610b90fbc9adef3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaffbe120f0f2e55610b90fbc9adef3ed">&#9670;&#160;</a></span>global_ld_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::global_ld_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad9760bd0afadecf9e427a9810a472d3a">tile_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae367383c6ddb2cfb4876fc80d2f7d0ed">block_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ab57768a7eba16485f740158f3f01f889">block_size_y</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91af37fee588b64ef72dfe589ac7f83d" name="a91af37fee588b64ef72dfe589ac7f83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91af37fee588b64ef72dfe589ac7f83d">&#9670;&#160;</a></span>load_store_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::load_store_attr =  <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html#af17244ce7c0da2c3505965af22800ea2">arch_attr::load_store_attr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af30f6a443c909bf5e1673ea2d1eede34" name="af30f6a443c909bf5e1673ea2d1eede34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30f6a443c909bf5e1673ea2d1eede34">&#9670;&#160;</a></span>mat_buffer_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::mat_buffer_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">dtype_acc</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a>, 1, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae367383c6ddb2cfb4876fc80d2f7d0ed">block_size_x</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea5fdcefc0c9b77262127cbd3a1a8101" name="aea5fdcefc0c9b77262127cbd3a1a8101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5fdcefc0c9b77262127cbd3a1a8101">&#9670;&#160;</a></span>matAcc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::matAcc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">dtype_acc</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aaffbe120f0f2e55610b90fbc9adef3ed">global_ld_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ebc38d1f2acbd8aadd8dcfe611f81e6" name="a4ebc38d1f2acbd8aadd8dcfe611f81e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ebc38d1f2acbd8aadd8dcfe611f81e6">&#9670;&#160;</a></span>reduction_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::reduction_attr =  reduction_attr_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac622919a4e5f5400b209a4a30d5c7978" name="ac622919a4e5f5400b209a4a30d5c7978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac622919a4e5f5400b209a4a30d5c7978">&#9670;&#160;</a></span>row_reduce_store_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::row_reduce_store_t =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">group::group_row_reduce_store_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">dtype_acc</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a2577ec1dae82cc18cdc0d64169ec059d">dtype_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">wg_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a25cb59070f04320ca053599d0233801e">max_simd_len</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6058a894db1f983b8bf8e5bd6d7747f7" name="a6058a894db1f983b8bf8e5bd6d7747f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6058a894db1f983b8bf8e5bd6d7747f7">&#9670;&#160;</a></span>work_group_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::work_group_t =  <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a6058a894db1f983b8bf8e5bd6d7747f7">work_group_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">wg_size_x</a> * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af3b0e65e6b6fbd4390b5be7e86dfd778" name="af3b0e65e6b6fbd4390b5be7e86dfd778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b0e65e6b6fbd4390b5be7e86dfd778">&#9670;&#160;</a></span>call()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::call </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;&#160;</td>
          <td class="paramname"><em>ei</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">arguments_t *&#160;</td>
          <td class="paramname"><em>args</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a8c6942bfad331790c8f51760820eb32e">fused_op_arguments_t</a> *&#160;</td>
          <td class="paramname"><em>fused_op_args</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>slm_base</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>nbarrier_base</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Main execution function for row reduction. </p>
<p >The basic process is 1) load data -&gt; reduction 2) data sharing via SLM -&gt; reduction 3) write out.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ei</td><td></td></tr>
    <tr><td class="paramname">args</td><td>Includes base pointer and matrix size. </td></tr>
    <tr><td class="paramname">fused_op_args</td><td></td></tr>
    <tr><td class="paramname">slm_base</td><td></td></tr>
    <tr><td class="paramname">nbarrier_base</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae367383c6ddb2cfb4876fc80d2f7d0ed" name="ae367383c6ddb2cfb4876fc80d2f7d0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae367383c6ddb2cfb4876fc80d2f7d0ed">&#9670;&#160;</a></span>block_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::block_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67">max_load_width_in_elem</a> &gt; <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a></div>
<div class="line">            ? <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a></div>
<div class="line">            : <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a>&lt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1_html_a53139a684c0e8d50727f68ab221e7f73"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::tile_size_x</a></div><div class="ttdeci">static constexpr uint32_t tile_size_x</div><div class="ttdef"><b>Definition:</b> row_reduction_xe.hpp:75</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1_html_a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67">gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::max_load_width_in_elem</a></div><div class="ttdeci">static constexpr uint32_t max_load_width_in_elem</div><div class="ttdef"><b>Definition:</b> row_reduction_xe.hpp:71</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a></div><div class="ttdef"><b>Definition:</b> common.hpp:80</div></div>
</div><!-- fragment -->
<p>block_size_x should be power of 2 and tile_size_x should be divided by block_size_x </p>

</div>
</div>
<a id="ab57768a7eba16485f740158f3f01f889" name="ab57768a7eba16485f740158f3f01f889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab57768a7eba16485f740158f3f01f889">&#9670;&#160;</a></span>block_size_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::block_size_y</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad59a8ad486142763c97cb6a773fa3635">max_load_height_in_elem</a> &gt; <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad9760bd0afadecf9e427a9810a472d3a">tile_size_y</a> ? <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad9760bd0afadecf9e427a9810a472d3a">tile_size_y</a></div>
<div class="line">                                                    : <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad59a8ad486142763c97cb6a773fa3635">max_load_height_in_elem</a></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1_html_ad59a8ad486142763c97cb6a773fa3635"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad59a8ad486142763c97cb6a773fa3635">gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::max_load_height_in_elem</a></div><div class="ttdeci">static constexpr uint32_t max_load_height_in_elem</div><div class="ttdef"><b>Definition:</b> row_reduction_xe.hpp:65</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1_html_ad9760bd0afadecf9e427a9810a472d3a"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ad9760bd0afadecf9e427a9810a472d3a">gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::tile_size_y</a></div><div class="ttdeci">static constexpr uint32_t tile_size_y</div><div class="ttdef"><b>Definition:</b> row_reduction_xe.hpp:76</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a937b6fcc9f9d9b706c0d0784600d14be" name="a937b6fcc9f9d9b706c0d0784600d14be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937b6fcc9f9d9b706c0d0784600d14be">&#9670;&#160;</a></span>counter_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::counter_size = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a77732e5ebf8e0a0d4753e05fcbc5a013">use_dynamic_job</a> ? <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#adca9ccfad409f28cd594503665852684">SIMD</a> * sizeof(int) * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">wg_size_x</a> : 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a15d179e856eeff4e6dc5f07e9b010834" name="a15d179e856eeff4e6dc5f07e9b010834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15d179e856eeff4e6dc5f07e9b010834">&#9670;&#160;</a></span>is_dynamic_job</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::is_dynamic_job = reduction_attr::is_dynamic_job</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad59a8ad486142763c97cb6a773fa3635" name="ad59a8ad486142763c97cb6a773fa3635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59a8ad486142763c97cb6a773fa3635">&#9670;&#160;</a></span>max_load_height_in_elem</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::max_load_height_in_elem = load_store_attr::max_load_height_in_elem</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abc9c9d249bc2bd34e5d14d73d75df6cb" name="abc9c9d249bc2bd34e5d14d73d75df6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc9c9d249bc2bd34e5d14d73d75df6cb">&#9670;&#160;</a></span>max_load_width_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::max_load_width_in_bytes = load_store_attr::max_load_width_in_bytes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67" name="a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ecf9dec1cf7f4a5ea7c66ab2a6d1d67">&#9670;&#160;</a></span>max_load_width_in_elem</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::max_load_width_in_elem = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#abc9c9d249bc2bd34e5d14d73d75df6cb">max_load_width_in_bytes</a> / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#af99d9edf78b29c9483cb9ef262e0b215">dtype_in</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a25cb59070f04320ca053599d0233801e" name="a25cb59070f04320ca053599d0233801e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25cb59070f04320ca053599d0233801e">&#9670;&#160;</a></span>max_simd_len</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::max_simd_len = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#aabc568fc724f3e7191177c1121cb1d3f">max_store_width_in_elem</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a05d36388425b090ec213d92daaf84c07" name="a05d36388425b090ec213d92daaf84c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05d36388425b090ec213d92daaf84c07">&#9670;&#160;</a></span>max_store_width_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::max_store_width_in_bytes = load_store_attr::max_store_width_in_bytes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aabc568fc724f3e7191177c1121cb1d3f" name="aabc568fc724f3e7191177c1121cb1d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc568fc724f3e7191177c1121cb1d3f">&#9670;&#160;</a></span>max_store_width_in_elem</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::max_store_width_in_elem = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a05d36388425b090ec213d92daaf84c07">max_store_width_in_bytes</a> / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a2577ec1dae82cc18cdc0d64169ec059d">dtype_out</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a02f0d68c422ae9b1d2789b05f209a970" name="a02f0d68c422ae9b1d2789b05f209a970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f0d68c422ae9b1d2789b05f209a970">&#9670;&#160;</a></span>row_buffer_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::row_buffer_size</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a> &gt; 1)</div>
<div class="line">            ? <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a53139a684c0e8d50727f68ab221e7f73">tile_size_x</a> * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">wg_size_x</a> * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a> * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">dtype_acc</a>)</div>
<div class="line">            : 0</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1_html_a67dbbea7cf34ac2e5d46effeb1f1f22d"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a67dbbea7cf34ac2e5d46effeb1f1f22d">gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::wg_size_x</a></div><div class="ttdeci">static constexpr uint32_t wg_size_x</div><div class="ttdef"><b>Definition:</b> row_reduction_xe.hpp:57</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1_html_a919383787ba306255f4ba37c9466cd45"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a919383787ba306255f4ba37c9466cd45">gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::dtype_acc</a></div><div class="ttdeci">dtype_acc_ dtype_acc</div><div class="ttdef"><b>Definition:</b> row_reduction_xe.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1_html_ae4312b66242c68727fe7faa75a48a6c8"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">gpu::xetla::kernel::xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::wg_size_y</a></div><div class="ttdeci">static constexpr uint32_t wg_size_y</div><div class="ttdef"><b>Definition:</b> row_reduction_xe.hpp:59</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a08db8ac89a1ad7a8cedb4ce98dc907a1" name="a08db8ac89a1ad7a8cedb4ce98dc907a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08db8ac89a1ad7a8cedb4ce98dc907a1">&#9670;&#160;</a></span>sg_tile_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::sg_tile_m = reduction_attr::sg_tile_m</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a452f0691820af2dc7cf07e57e98e0a3f" name="a452f0691820af2dc7cf07e57e98e0a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a452f0691820af2dc7cf07e57e98e0a3f">&#9670;&#160;</a></span>sg_tile_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::sg_tile_n = reduction_attr::sg_tile_n</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adca9ccfad409f28cd594503665852684" name="adca9ccfad409f28cd594503665852684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca9ccfad409f28cd594503665852684">&#9670;&#160;</a></span>SIMD</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::SIMD = 16</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a53139a684c0e8d50727f68ab221e7f73" name="a53139a684c0e8d50727f68ab221e7f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53139a684c0e8d50727f68ab221e7f73">&#9670;&#160;</a></span>tile_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::tile_size_x = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9760bd0afadecf9e427a9810a472d3a" name="ad9760bd0afadecf9e427a9810a472d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9760bd0afadecf9e427a9810a472d3a">&#9670;&#160;</a></span>tile_size_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::tile_size_y = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a08db8ac89a1ad7a8cedb4ce98dc907a1">sg_tile_m</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a77732e5ebf8e0a0d4753e05fcbc5a013" name="a77732e5ebf8e0a0d4753e05fcbc5a013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77732e5ebf8e0a0d4753e05fcbc5a013">&#9670;&#160;</a></span>use_dynamic_job</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::use_dynamic_job = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a15d179e856eeff4e6dc5f07e9b010834">is_dynamic_job</a> &amp;&amp; (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#ae4312b66242c68727fe7faa75a48a6c8">wg_size_y</a> &gt; 1)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a67dbbea7cf34ac2e5d46effeb1f1f22d" name="a67dbbea7cf34ac2e5d46effeb1f1f22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67dbbea7cf34ac2e5d46effeb1f1f22d">&#9670;&#160;</a></span>wg_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::wg_size_x = (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a36f6586ac9fa6c6054be8362dd3bd009">wg_tile_n</a> + <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a> - 1) / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a452f0691820af2dc7cf07e57e98e0a3f">sg_tile_n</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4312b66242c68727fe7faa75a48a6c8" name="ae4312b66242c68727fe7faa75a48a6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4312b66242c68727fe7faa75a48a6c8">&#9670;&#160;</a></span>wg_size_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::wg_size_y = (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a467ea8192a91a8a46f19409b4feb7d61">wg_tile_m</a> + <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a08db8ac89a1ad7a8cedb4ce98dc907a1">sg_tile_m</a> - 1) / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html#a08db8ac89a1ad7a8cedb4ce98dc907a1">sg_tile_m</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a467ea8192a91a8a46f19409b4feb7d61" name="a467ea8192a91a8a46f19409b4feb7d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467ea8192a91a8a46f19409b4feb7d61">&#9670;&#160;</a></span>wg_tile_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::wg_tile_m = reduction_attr::wg_tile_m</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a36f6586ac9fa6c6054be8362dd3bd009" name="a36f6586ac9fa6c6054be8362dd3bd009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f6586ac9fa6c6054be8362dd3bd009">&#9670;&#160;</a></span>wg_tile_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_acc_ , typename reduction_attr_ , typename fused_op_t_ &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">gpu::xetla::kernel::xetla_row_reduction_t</a>&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>, fused_op_t_ &gt;::wg_tile_n = reduction_attr::wg_tile_n</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">kernel</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html">xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
