// Seed: 1850255621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = 1;
  module_2(
      id_4, id_4
  );
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    input  tri1  id_2,
    output uwire id_3
);
  wire id_5;
  assign id_5 = id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
  always @(posedge id_5) id_1 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
