// Seed: 573538589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_3), .id_1(id_3 == 1), .id_2(!id_1 <= id_3)
  );
  wire id_6;
  wire id_7;
  assign id_6 = id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  real id_6;
endmodule
