<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v</a>
defines: 
time_elapsed: 0.012s
ram usage: 11312 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem -e bsg_mem_2r1w_sync_synth <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_2r1w_sync_synth.v</a>
proc %bsg_mem_2r1w_sync_synth.always_ff.699.0 (i1$ %clk_i, i3$ %r0_v_i, i2$ %r0_addr_i) -&gt; (i2$ %r0_addr_r) {
init:
    %clk_i.prb = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i.prb1 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i.prb, %0
    %2 = neq i1 %clk_i.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %r0_v_i.prb = prb i3$ %r0_v_i
    %3 = const i3 0
    %4 = neq i3 %r0_v_i.prb, %3
    %5 = const time 0s 1d
    br %4, %if_false, %if_true
if_true:
    %r0_addr_i.prb = prb i2$ %r0_addr_i
    drv i2$ %r0_addr_r, %r0_addr_i.prb, %5
    br %init
if_false:
    %6 = const i2 1
    drv i2$ %r0_addr_r, %6, %5
    br %init
}

proc %bsg_mem_2r1w_sync_synth.always_ff.731.0 (i1$ %clk_i, i3$ %r1_v_i, i2$ %r1_addr_i) -&gt; (i2$ %r1_addr_r) {
init:
    %clk_i.prb = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i.prb1 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i.prb, %0
    %2 = neq i1 %clk_i.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %r1_v_i.prb = prb i3$ %r1_v_i
    %3 = const i3 0
    %4 = neq i3 %r1_v_i.prb, %3
    %5 = const time 0s 1d
    br %4, %if_false, %if_true
if_true:
    %r1_addr_i.prb = prb i2$ %r1_addr_i
    drv i2$ %r1_addr_r, %r1_addr_i.prb, %5
    br %init
if_false:
    %6 = const i2 1
    drv i2$ %r1_addr_r, %6, %5
    br %init
}

proc %bsg_mem_2r1w_sync_synth.always_ff.800.0 (i1$ %clk_i, i1$ %w_v_i, i2$ %w_addr_i, i3$ %w_data_i) -&gt; ([3 x i3]$ %mem) {
init:
    %clk_i.prb = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i.prb1 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i.prb, %0
    %2 = neq i1 %clk_i.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %w_v_i.prb = prb i1$ %w_v_i
    %3 = neq i1 %w_v_i.prb, %0
    br %3, %init, %if_true
if_true:
    %4 = const time 0s 1d
    %w_addr_i.prb = prb i2$ %w_addr_i
    %5 = const i2 2
    %6 = sub i2 %w_addr_i.prb, %5
    %7 = const i3 0
    %8 = [3 x i3 %7]
    %9 = sig [3 x i3] %8
    %10 = shr [3 x i3]$ %mem, [3 x i3]$ %9, i2 %6
    %11 = extf i3$, [3 x i3]$ %10, 0
    %w_data_i.prb = prb i3$ %w_data_i
    drv i3$ %11, %w_data_i.prb, %4
    br %init
}

entity @bsg_mem_2r1w_sync_synth (i1$ %clk_i, i1$ %reset_i, i1$ %w_v_i, i2$ %w_addr_i, i3$ %w_data_i, i3$ %r0_v_i, i2$ %r0_addr_i, i3$ %r1_v_i, i2$ %r1_addr_i) -&gt; (i3$ %r0_data_o, i3$ %r1_data_o) {
    %0 = const i3 0
    %1 = [i3 %0, %0, %0]
    %mem = sig [3 x i3] %1
    %2 = const i1 0
    %unused = sig i1 %2
    con i1$ %unused, %reset_i
    %3 = const i2 0
    %r0_addr_r = sig i2 %3
    %r1_addr_r = sig i2 %3
    %mem.prb = prb [3 x i3]$ %mem
    %r0_addr_r.prb = prb i2$ %r0_addr_r
    %4 = const i2 2
    %5 = sub i2 %r0_addr_r.prb, %4
    %6 = [3 x i3 %0]
    %7 = shr [3 x i3] %mem.prb, [3 x i3] %6, i2 %5
    %8 = extf i3, [3 x i3] %7, 0
    %9 = const time 0s 1e
    drv i3$ %r0_data_o, %8, %9
    %r1_addr_r.prb = prb i2$ %r1_addr_r
    %10 = sub i2 %r1_addr_r.prb, %4
    %11 = shr [3 x i3] %mem.prb, [3 x i3] %6, i2 %10
    %12 = extf i3, [3 x i3] %11, 0
    drv i3$ %r1_data_o, %12, %9
    inst %bsg_mem_2r1w_sync_synth.always_ff.699.0 (i1$ %clk_i, i3$ %r0_v_i, i2$ %r0_addr_i) -&gt; (i2$ %r0_addr_r)
    inst %bsg_mem_2r1w_sync_synth.always_ff.731.0 (i1$ %clk_i, i3$ %r1_v_i, i2$ %r1_addr_i) -&gt; (i2$ %r1_addr_r)
    inst %bsg_mem_2r1w_sync_synth.always_ff.800.0 (i1$ %clk_i, i1$ %w_v_i, i2$ %w_addr_i, i3$ %w_data_i) -&gt; ([3 x i3]$ %mem)
}

</pre>
</body>