$date
  Fri Apr 17 09:45:55 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module circuit_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % x $end
$var reg 1 & y $end
$var reg 1 ' r $end
$var reg 1 ( e $end
$scope module uut $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + c $end
$var reg 1 , d $end
$var reg 1 - x $end
$var reg 1 . y $end
$var reg 1 / r $end
$var reg 1 0 e $end
$var reg 1 1 s $end
$var reg 1 2 e1 $end
$var reg 1 3 f1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
#1000000
1!
1"
1$
1&
1(
1)
1*
1,
0-
1.
10
12
13
#2000000
1%
1'
1-
1/
11
#3000000
0!
1#
0)
1+
1-
#4000000
0&
0'
0(
0.
0/
00
01
02
03
#5000000
0"
0%
0*
0-
#6000000
#7000000
0$
0,
#8000000
1&
1.
13
#9000000
1"
0#
1%
1*
0+
1-
#10000000
1!
1(
1)
10
12
#11000000
1'
1-
1/
11
#12000000
1#
1$
1+
1,
1-
#13000000
0!
0(
0)
00
02
#14000000
0&
0'
1-
0.
0/
01
03
#15000000
0"
0#
0%
0*
0+
0-
#16000000
1(
10
12
#17000000
1%
1-
