w_bram_6.v,verilog,xil_defaultlib,../../../../mini_prj.gen/sources_1/ip/w_bram_6/sim/w_bram_6.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
