{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680648435552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680648435552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 00:47:15 2023 " "Processing started: Wed Apr 05 00:47:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680648435552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680648435552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c ProcesadorBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c ProcesadorBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680648435568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680648436133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "ficheros/unidad_control.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/unidad_control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437143 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "ficheros/unidad_control.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/unidad_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "ficheros/regfile.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437143 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "ficheros/regfile.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcesadorBase-Structure " "Found design unit 1: ProcesadorBase-Structure" {  } { { "ficheros/proc.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/proc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437163 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorBase " "Found entity 1: ProcesadorBase" {  } { { "ficheros/proc.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "ficheros/multi.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437175 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "ficheros/multi.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "ficheros/datapath.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/datapath.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437175 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "ficheros/datapath.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "ficheros/control_l.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/control_l.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437190 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "ficheros/control_l.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/control_l.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437190 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "ficheros/MemoryController.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437206 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "ficheros/MemoryController.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "ficheros/sisa.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/sisa.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437206 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "ficheros/sisa.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "ficheros/SRAMController.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437221 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "ficheros/SRAMController.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driversegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driversegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driverSegmentos-Structure " "Found design unit 1: driverSegmentos-Structure" {  } { { "driverSegmentos.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/driverSegmentos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437237 ""} { "Info" "ISGN_ENTITY_NAME" "1 driverSegmentos " "Found entity 1: driverSegmentos" {  } { { "driverSegmentos.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/driverSegmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver7segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver7segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver7Segmentos-Structure " "Found design unit 1: driver7Segmentos-Structure" {  } { { "driver7Segmentos.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/driver7Segmentos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437237 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver7Segmentos " "Found entity 1: driver7Segmentos" {  } { { "driver7Segmentos.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/driver7Segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/func_ayuda_control_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ficheros/func_ayuda_control_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_ayuda_control_pkg " "Found design unit 1: func_ayuda_control_pkg" {  } { { "ficheros/func_ayuda_control_pkg.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/func_ayuda_control_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437253 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 func_ayuda_control_pkg-body " "Found design unit 2: func_ayuda_control_pkg-body" {  } { { "ficheros/func_ayuda_control_pkg.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/func_ayuda_control_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/const_alu.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ficheros/const_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_alu " "Found design unit 1: const_alu" {  } { { "ficheros/const_alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/const_alu.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladores_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladores_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladores_IO-Structure " "Found design unit 1: controladores_IO-Structure" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437270 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladores_IO " "Found entity 1: controladores_IO" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648437270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648437270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680648437964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcesadorBase ProcesadorBase:proc0 " "Elaborating entity \"ProcesadorBase\" for hierarchy \"ProcesadorBase:proc0\"" {  } { { "ficheros/sisa.vhd" "proc0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/sisa.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648437968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control ProcesadorBase:proc0\|unidad_control:cu0 " "Elaborating entity \"unidad_control\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\"" {  } { { "ficheros/proc.vhd" "cu0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/proc.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648437968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l ProcesadorBase:proc0\|unidad_control:cu0\|control_l:clogic0 " "Elaborating entity \"control_l\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\|control_l:clogic0\"" {  } { { "ficheros/unidad_control.vhd" "clogic0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/unidad_control.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648437983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi ProcesadorBase:proc0\|unidad_control:cu0\|multi:ge " "Elaborating entity \"multi\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\|multi:ge\"" {  } { { "ficheros/unidad_control.vhd" "ge" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/unidad_control.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648437983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath ProcesadorBase:proc0\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\"" {  } { { "ficheros/proc.vhd" "d0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/proc.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648437999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ProcesadorBase:proc0\|datapath:d0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\"" {  } { { "ficheros/datapath.vhd" "alu0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/datapath.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648437999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile ProcesadorBase:proc0\|datapath:d0\|regfile:reg0 " "Elaborating entity \"regfile\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\|regfile:reg0\"" {  } { { "ficheros/datapath.vhd" "reg0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648437999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:memory0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:memory0\"" {  } { { "ficheros/sisa.vhd" "memory0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/sisa.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648438014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:memory0\|SRAMController:sram_controller " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:memory0\|SRAMController:sram_controller\"" {  } { { "ficheros/MemoryController.vhd" "sram_controller" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/MemoryController.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648438014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladores_IO controladores_IO:controladosIO " "Elaborating entity \"controladores_IO\" for hierarchy \"controladores_IO:controladosIO\"" {  } { { "ficheros/sisa.vhd" "controladosIO" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/sisa.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648438030 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[0\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[0\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[1\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[1\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[2\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[2\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[3\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[3\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[4\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[4\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[5\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[5\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[6\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[6\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[7\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[7\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[8\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[8\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[9\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[9\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[10\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[10\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[11\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[11\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[12\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[12\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[13\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[13\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[14\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[14\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[15\] controladores_IO.vhd(33) " "Inferred latch for \"rd_io\[15\]\" at controladores_IO.vhd(33)" {  } { { "controladores_IO.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/controladores_IO.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680648438046 "|sisa|controladores_IO:controladosIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driverSegmentos driverSegmentos:Segments " "Elaborating entity \"driverSegmentos\" for hierarchy \"driverSegmentos:Segments\"" {  } { { "ficheros/sisa.vhd" "Segments" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/sisa.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648438046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver7Segmentos driverSegmentos:Segments\|driver7Segmentos:h0 " "Elaborating entity \"driver7Segmentos\" for hierarchy \"driverSegmentos:Segments\|driver7Segmentos:h0\"" {  } { { "driverSegmentos.vhd" "h0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/driverSegmentos.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648438061 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "controladores_IO:controladosIO\|registro_io_rtl_0 " "Inferred dual-clock RAM node \"controladores_IO:controladosIO\|registro_io_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1680648438553 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ProcesadorBase:proc0\|datapath:d0\|regfile:reg0\|registro " "RAM logic \"ProcesadorBase:proc0\|datapath:d0\|regfile:reg0\|registro\" is uninferred due to inappropriate RAM size" {  } { { "ficheros/regfile.vhd" "registro" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/regfile.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1680648438553 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1680648438553 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "controladores_IO:controladosIO\|registro_io_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"controladores_IO:controladosIO\|registro_io_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680648439323 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1680648439323 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1680648439323 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Mult0\"" {  } { { "ficheros/alu.vhd" "Mult0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Div0\"" {  } { { "ficheros/alu.vhd" "Div0" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Mult1\"" {  } { { "ficheros/alu.vhd" "Mult1" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648439323 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|Div1\"" {  } { { "ficheros/alu.vhd" "Div1" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648439323 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1680648439323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controladores_IO:controladosIO\|altsyncram:registro_io_rtl_0 " "Elaborated megafunction instantiation \"controladores_IO:controladosIO\|altsyncram:registro_io_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controladores_IO:controladosIO\|altsyncram:registro_io_rtl_0 " "Instantiated megafunction \"controladores_IO:controladosIO\|altsyncram:registro_io_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439541 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680648439541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irc1 " "Found entity 1: altsyncram_irc1" {  } { { "db/altsyncram_irc1.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/altsyncram_irc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648439651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648439651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult0\"" {  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439746 ""}  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680648439746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648439856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648439856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div0\"" {  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648439917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div0 " "Instantiated megafunction \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648439917 ""}  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680648439917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rto " "Found entity 1: lpm_divide_rto" {  } { { "db/lpm_divide_rto.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/lpm_divide_rto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult1\"" {  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult1 " "Instantiated megafunction \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440349 ""}  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680648440349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div1\"" {  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680648440471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div1 " "Instantiated megafunction \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680648440471 ""}  } { { "ficheros/alu.vhd" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/ficheros/alu.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680648440471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "Z:/Downloads/PEC-FIB-master/Procesador Base - Etapa 5/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680648440571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680648440571 ""}
