Release 13.3 Map O.76xd (lin64)
Xilinx Map Application Log File for Design 'fft_10_2_18_18_cw'

Design Information
------------------
Command Line   : map -o fft_10_2_18_18_cw_map.ncd -intstyle xflow -detail -ol
high fft_10_2_18_18_cw.ngd fft_10_2_18_18_cw.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Jan  3 20:38:27 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 12 secs 
Total CPU  time at the beginning of Placer: 1 mins 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:25aea8ca) REAL time: 1 mins 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:25aea8ca) REAL time: 1 mins 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:25aea8ca) REAL time: 1 mins 19 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:25aea8ca) REAL time: 1 mins 19 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:25aea8ca) REAL time: 1 mins 41 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:25aea8ca) REAL time: 1 mins 43 secs 

Phase 7.2  Initial Clock and IO Placement
...
Phase 7.2  Initial Clock and IO Placement (Checksum:414d4421) REAL time: 1 mins 49 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:414d4421) REAL time: 1 mins 49 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:414d4421) REAL time: 1 mins 49 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:e10936bb) REAL time: 1 mins 50 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e10936bb) REAL time: 1 mins 50 secs 

Phase 12.8  Global Placement
....................................
..........................................................................................
.......
....................................................................................................................
................
................
................
.........
Phase 12.8  Global Placement (Checksum:458a6082) REAL time: 3 mins 38 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:458a6082) REAL time: 3 mins 38 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:458a6082) REAL time: 3 mins 39 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:985df752) REAL time: 4 mins 23 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:985df752) REAL time: 4 mins 24 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:985df752) REAL time: 4 mins 25 secs 

Total REAL time to Placer completion: 4 mins 26 secs 
Total CPU  time to Placer completion: 4 mins 25 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                12,082 out of  58,880   20%
    Number used as Flip Flops:              12,082
  Number of Slice LUTs:                     12,322 out of  58,880   20%
    Number used as logic:                   10,602 out of  58,880   18%
      Number using O6 output only:           7,490
      Number using O5 output only:           2,764
      Number using O5 and O6:                  348
    Number used as Memory:                   1,549 out of  24,320    6%
      Number used as Shift Register:         1,549
        Number using O6 output only:         1,549
    Number used as exclusive route-thru:       171
  Number of route-thrus:                     2,933
    Number using O6 output only:             2,932
    Number using O5 output only:                 1

Slice Logic Distribution:
  Number of occupied Slices:                 4,410 out of  14,720   29%
  Number of LUT Flip Flop pairs used:       14,619
    Number with an unused Flip Flop:         2,537 out of  14,619   17%
    Number with an unused LUT:               2,297 out of  14,619   15%
    Number of fully used LUT-FF pairs:       9,785 out of  14,619   66%
    Number of unique control sets:              81
    Number of slice register sites lost
      to control set restrictions:             109 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       229 out of     640   35%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      41 out of     244   16%
    Number using BlockRAM only:                 41
    Total primitives used:
      Number of 18k BlockRAM used:              56
    Total Memory used (KB):                  1,008 out of   8,784   11%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
  Number of DSP48Es:                            64 out of     640   10%

Average Fanout of Non-Clock Nets:                2.10

Peak Memory Usage:  1320 MB
Total REAL time to MAP completion:  4 mins 42 secs 
Total CPU time to MAP completion:   4 mins 41 secs 

Mapping completed.
See MAP report file "fft_10_2_18_18_cw_map.mrp" for details.
