INFO: [VRFC 10-163] Analyzing VHDL file "/home/dekr0/Code/XilinxProject/lab1_part1/lab1_part1.srcs/sim_1/new/priority_encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
