/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  reg [4:0] _03_;
  wire celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_3z;
  wire [25:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_2z : _00_;
  assign celloutsig_0_10z = in_data[24] ? celloutsig_0_7z : celloutsig_0_3z;
  assign celloutsig_0_1z = _01_ ? in_data[61] : _00_;
  assign celloutsig_1_13z = ~celloutsig_1_0z;
  assign celloutsig_1_18z = in_data[138] | ~(celloutsig_1_8z);
  reg [5:0] _09_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 6'h00;
    else _09_ <= in_data[59:54];
  assign { _02_[5:4], _00_, _02_[2:1], _01_ } = _09_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 5'h00;
    else _03_ <= in_data[138:134];
  assign celloutsig_0_2z = { in_data[48:23], celloutsig_0_1z, celloutsig_0_1z } == in_data[28:1];
  assign celloutsig_0_5z = in_data[38:35] || { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_6z[10:9], in_data[76:75] } || { celloutsig_0_4z[2], celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[75:73], celloutsig_0_6z[4], in_data[71:70], celloutsig_0_2z, celloutsig_0_5z } < in_data[20:13];
  assign celloutsig_1_11z = ~ { in_data[139:137], celloutsig_1_6z };
  assign celloutsig_1_19z = & { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z[7:2], celloutsig_1_3z, _03_[1] };
  assign celloutsig_0_8z = & { celloutsig_0_6z[13:9], celloutsig_0_6z[4], celloutsig_0_2z, in_data[76:73] };
  assign celloutsig_1_0z = ^ in_data[185:177];
  assign celloutsig_1_8z = ^ { celloutsig_1_5z[16:12], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z[13:9], in_data[76:73], celloutsig_0_6z[4], in_data[71:70], celloutsig_0_6z[1:0], celloutsig_0_1z, celloutsig_0_10z, 4'h0, celloutsig_0_4z[2], 2'h0, celloutsig_0_10z, celloutsig_0_3z } >> { in_data[17:8], _02_[5:4], _00_, _02_[2:1], _01_, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_10z, 4'h0, celloutsig_0_4z[2], 2'h0 };
  assign celloutsig_1_3z = _03_[3:0] - { in_data[128:126], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[116:99], celloutsig_1_3z, celloutsig_1_3z } ^ { in_data[146:138], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, _03_, celloutsig_1_0z, _03_ };
  assign celloutsig_1_12z = in_data[163:161] ^ { celloutsig_1_5z[7:6], celloutsig_1_9z };
  assign celloutsig_0_9z = ~((celloutsig_0_8z & celloutsig_0_5z) | celloutsig_0_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_5z[15]) | celloutsig_1_5z[2]);
  assign celloutsig_1_9z = ~((in_data[149] & celloutsig_1_0z) | _03_[0]);
  assign celloutsig_0_4z[2] = _02_[1] ^ celloutsig_0_1z;
  assign { celloutsig_0_6z[4], celloutsig_0_6z[0], celloutsig_0_6z[1], celloutsig_0_6z[13:9] } = { celloutsig_0_4z[2], celloutsig_0_3z, celloutsig_0_2z, _02_[5:4], _00_, _02_[2:1] } ^ { in_data[72], in_data[68], in_data[69], in_data[81:77] };
  assign { _02_[3], _02_[0] } = { _00_, _01_ };
  assign { celloutsig_0_4z[6:3], celloutsig_0_4z[1:0] } = 6'h00;
  assign { celloutsig_0_6z[8:5], celloutsig_0_6z[3:2] } = { in_data[76:73], in_data[71:70] };
  assign { out_data[128], out_data[96], out_data[59:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
