-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_mix_0_0_v_mix is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 12;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axis_video_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    s_axis_video_TVALID : IN STD_LOGIC;
    s_axis_video_TREADY : OUT STD_LOGIC;
    s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axis_video1_TVALID : IN STD_LOGIC;
    s_axis_video1_TREADY : OUT STD_LOGIC;
    s_axis_video1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    s_axis_video1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    s_axis_video1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    layerAlpha_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    layerStartX_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    layerStartY_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    layerWidth_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    layerHeight_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    layerScaleFactor_0 : IN STD_LOGIC_VECTOR (7 downto 0);
    layerVideoFormat_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    layerVideoFormat_ce0 : OUT STD_LOGIC;
    layerVideoFormat_we0 : OUT STD_LOGIC;
    layerVideoFormat_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    layerVideoFormat_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    layerVideoFormat_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    layerVideoFormat_ce1 : OUT STD_LOGIC;
    layerVideoFormat_we1 : OUT STD_LOGIC;
    layerVideoFormat_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    layerVideoFormat_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    layerStride_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    K11 : IN STD_LOGIC_VECTOR (31 downto 0);
    K12 : IN STD_LOGIC_VECTOR (31 downto 0);
    K13 : IN STD_LOGIC_VECTOR (31 downto 0);
    K21 : IN STD_LOGIC_VECTOR (31 downto 0);
    K22 : IN STD_LOGIC_VECTOR (31 downto 0);
    K23 : IN STD_LOGIC_VECTOR (31 downto 0);
    K31 : IN STD_LOGIC_VECTOR (31 downto 0);
    K32 : IN STD_LOGIC_VECTOR (31 downto 0);
    K33 : IN STD_LOGIC_VECTOR (31 downto 0);
    ROffset : IN STD_LOGIC_VECTOR (31 downto 0);
    GOffset : IN STD_LOGIC_VECTOR (31 downto 0);
    BOffset : IN STD_LOGIC_VECTOR (31 downto 0);
    K11_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    K12_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    K13_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    K21_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    K22_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    K23_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    K31_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    K32_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    K33_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    YOffset : IN STD_LOGIC_VECTOR (31 downto 0);
    UOffset : IN STD_LOGIC_VECTOR (31 downto 0);
    VOffset : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    m_axis_video_TVALID : OUT STD_LOGIC;
    m_axis_video_TREADY : IN STD_LOGIC;
    m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of design_1_v_mix_0_0_v_mix is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "design_1_v_mix_0_0_v_mix,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.469000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=7225,HLS_SYN_LUT=8912,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal width : STD_LOGIC_VECTOR (15 downto 0);
    signal height : STD_LOGIC_VECTOR (15 downto 0);
    signal video_format : STD_LOGIC_VECTOR (15 downto 0);
    signal background_Y_R : STD_LOGIC_VECTOR (15 downto 0);
    signal background_U_G : STD_LOGIC_VECTOR (15 downto 0);
    signal background_V_B : STD_LOGIC_VECTOR (15 downto 0);
    signal layerEnable : STD_LOGIC_VECTOR (31 downto 0);
    signal layerAlpha_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerStartX_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerStartY_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerWidth_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerHeight_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerScaleFactor_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal layerStride_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reserve : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerEnable_fu_485_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal HwReg_layerEnable_reg_749 : STD_LOGIC_VECTOR (1 downto 0);
    signal HwReg_background_V_B_fu_489_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_background_V_B_reg_755 : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_background_U_G_fu_493_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_background_U_G_reg_760 : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_background_Y_R_fu_497_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_background_Y_R_reg_765 : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_height_fu_501_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal HwReg_height_reg_770 : STD_LOGIC_VECTOR (9 downto 0);
    signal HwReg_width_fu_505_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal HwReg_width_reg_776 : STD_LOGIC_VECTOR (9 downto 0);
    signal layerAlpha_1_read_reg_787 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerStartX_1_read_reg_797 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerStartY_1_read_reg_807 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerWidth_1_read_reg_817 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerHeight_1_read_reg_827 : STD_LOGIC_VECTOR (15 downto 0);
    signal layerScaleFactor_1_read_reg_837 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln2583_fu_602_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln2581_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln2583_1_fu_610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerStartX_load_reg_855 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal HwReg_layerStartY_load_reg_860 : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_load_reg_865 : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_load_reg_870 : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerScaleFactor_load_reg_875 : STD_LOGIC_VECTOR (7 downto 0);
    signal HwReg_layerAlpha_1_fu_701_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal HwReg_layerAlpha_1_reg_880 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_ap_start : STD_LOGIC;
    signal grp_VMixHlsDataFlowFunction_fu_398_s_axis_video_TREADY : STD_LOGIC;
    signal grp_VMixHlsDataFlowFunction_fu_398_s_axis_video1_TREADY : STD_LOGIC;
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID : STD_LOGIC;
    signal grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TREADY : STD_LOGIC;
    signal grp_VMixHlsDataFlowFunction_fu_398_ap_done : STD_LOGIC;
    signal grp_VMixHlsDataFlowFunction_fu_398_ap_ready : STD_LOGIC;
    signal grp_VMixHlsDataFlowFunction_fu_398_ap_idle : STD_LOGIC;
    signal grp_VMixHlsDataFlowFunction_fu_398_ap_continue : STD_LOGIC;
    signal HwReg_layerEnableFlag_1_reg_374 : STD_LOGIC_VECTOR (0 downto 0);
    signal HwReg_layerEnableFlag_reg_386 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready : STD_LOGIC;
    signal ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done : STD_LOGIC := '0';
    signal i_fu_238 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln2581_fu_523_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal HwReg_layerAlpha_fu_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln2583_7_fu_658_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerStartX_fu_246 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln2583_6_fu_650_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerStartY_fu_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln2583_5_fu_642_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerWidth_fu_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln2583_4_fu_634_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerHeight_fu_258 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln2583_3_fu_626_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal HwReg_layerScaleFactor_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln2583_2_fu_618_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln2583_fu_537_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln2591_fu_541_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln2591_fu_545_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln2591_fu_551_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln2591_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_594_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_586_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_578_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_570_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_562_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_529_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal regslice_both_m_axis_video_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal regslice_both_s_axis_video_V_data_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_video_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_video_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_s_axis_video_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_s_axis_video_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_user_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_last_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_id_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_dest_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_data_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video1_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal s_axis_video1_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_video1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video1_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_s_axis_video1_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video1_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_s_axis_video1_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_user_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video1_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video1_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_last_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video1_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video1_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_id_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video1_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video1_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video1_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video1_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video1_V_dest_V_U_ack_in : STD_LOGIC;
    signal m_axis_video_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_video_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_video_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_mix_0_0_VMixHlsDataFlowFunction IS
    port (
        p_read : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (1 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read211 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read312 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        s_axis_video_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        s_axis_video1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        s_axis_video1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        s_axis_video1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read_ap_vld : IN STD_LOGIC;
        p_read1_ap_vld : IN STD_LOGIC;
        p_read2_ap_vld : IN STD_LOGIC;
        p_read3_ap_vld : IN STD_LOGIC;
        p_read4_ap_vld : IN STD_LOGIC;
        p_read5_ap_vld : IN STD_LOGIC;
        p_read8_ap_vld : IN STD_LOGIC;
        p_read9_ap_vld : IN STD_LOGIC;
        p_read10_ap_vld : IN STD_LOGIC;
        p_read13_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        s_axis_video_TVALID : IN STD_LOGIC;
        s_axis_video_TREADY : OUT STD_LOGIC;
        p_read312_ap_vld : IN STD_LOGIC;
        p_read211_ap_vld : IN STD_LOGIC;
        p_read6_ap_vld : IN STD_LOGIC;
        s_axis_video1_TVALID : IN STD_LOGIC;
        s_axis_video1_TREADY : OUT STD_LOGIC;
        p_read11_ap_vld : IN STD_LOGIC;
        p_read7_ap_vld : IN STD_LOGIC;
        p_read17_ap_vld : IN STD_LOGIC;
        m_axis_video_TVALID : OUT STD_LOGIC;
        m_axis_video_TREADY : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component design_1_v_mix_0_0_mux_22_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component design_1_v_mix_0_0_mux_22_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_mix_0_0_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        width : OUT STD_LOGIC_VECTOR (15 downto 0);
        height : OUT STD_LOGIC_VECTOR (15 downto 0);
        video_format : OUT STD_LOGIC_VECTOR (15 downto 0);
        background_Y_R : OUT STD_LOGIC_VECTOR (15 downto 0);
        background_U_G : OUT STD_LOGIC_VECTOR (15 downto 0);
        background_V_B : OUT STD_LOGIC_VECTOR (15 downto 0);
        layerEnable : OUT STD_LOGIC_VECTOR (31 downto 0);
        layerAlpha_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        layerStartX_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        layerStartY_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        layerWidth_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        layerStride_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        layerHeight_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        layerScaleFactor_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        reserve : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component design_1_v_mix_0_0_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_VMixHlsDataFlowFunction_fu_398 : component design_1_v_mix_0_0_VMixHlsDataFlowFunction
    port map (
        p_read => HwReg_width_reg_776,
        p_read1 => HwReg_height_reg_770,
        p_read2 => HwReg_background_Y_R_reg_765,
        p_read3 => HwReg_background_U_G_reg_760,
        p_read4 => HwReg_background_V_B_reg_755,
        p_read5 => HwReg_layerEnable_reg_749,
        p_read6 => HwReg_layerEnableFlag_1_reg_374,
        p_read17 => HwReg_layerEnableFlag_reg_386,
        p_read8 => HwReg_layerAlpha_1_reg_880,
        p_read9 => HwReg_layerStartX_load_reg_855,
        p_read10 => HwReg_layerStartY_load_reg_860,
        p_read211 => HwReg_width_reg_776,
        p_read7 => HwReg_layerWidth_load_reg_865,
        p_read312 => HwReg_height_reg_770,
        p_read11 => HwReg_layerHeight_load_reg_870,
        p_read13 => HwReg_layerScaleFactor_load_reg_875,
        s_axis_video_TDATA => s_axis_video_TDATA_int_regslice,
        s_axis_video_TKEEP => s_axis_video_TKEEP_int_regslice,
        s_axis_video_TSTRB => s_axis_video_TSTRB_int_regslice,
        s_axis_video_TUSER => s_axis_video_TUSER_int_regslice,
        s_axis_video_TLAST => s_axis_video_TLAST_int_regslice,
        s_axis_video_TID => s_axis_video_TID_int_regslice,
        s_axis_video_TDEST => s_axis_video_TDEST_int_regslice,
        s_axis_video1_TDATA => s_axis_video1_TDATA_int_regslice,
        s_axis_video1_TKEEP => s_axis_video1_TKEEP_int_regslice,
        s_axis_video1_TSTRB => s_axis_video1_TSTRB_int_regslice,
        s_axis_video1_TUSER => s_axis_video1_TUSER_int_regslice,
        s_axis_video1_TLAST => s_axis_video1_TLAST_int_regslice,
        s_axis_video1_TID => s_axis_video1_TID_int_regslice,
        s_axis_video1_TDEST => s_axis_video1_TDEST_int_regslice,
        m_axis_video_TDATA => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDATA,
        m_axis_video_TKEEP => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TKEEP,
        m_axis_video_TSTRB => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TSTRB,
        m_axis_video_TUSER => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER,
        m_axis_video_TLAST => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST,
        m_axis_video_TID => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TID,
        m_axis_video_TDEST => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDEST,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        p_read_ap_vld => ap_const_logic_1,
        p_read1_ap_vld => ap_const_logic_1,
        p_read2_ap_vld => ap_const_logic_1,
        p_read3_ap_vld => ap_const_logic_1,
        p_read4_ap_vld => ap_const_logic_1,
        p_read5_ap_vld => ap_const_logic_1,
        p_read8_ap_vld => ap_const_logic_1,
        p_read9_ap_vld => ap_const_logic_1,
        p_read10_ap_vld => ap_const_logic_1,
        p_read13_ap_vld => ap_const_logic_1,
        ap_start => grp_VMixHlsDataFlowFunction_fu_398_ap_start,
        s_axis_video_TVALID => s_axis_video_TVALID_int_regslice,
        s_axis_video_TREADY => grp_VMixHlsDataFlowFunction_fu_398_s_axis_video_TREADY,
        p_read312_ap_vld => ap_const_logic_1,
        p_read211_ap_vld => ap_const_logic_1,
        p_read6_ap_vld => ap_const_logic_1,
        s_axis_video1_TVALID => s_axis_video1_TVALID_int_regslice,
        s_axis_video1_TREADY => grp_VMixHlsDataFlowFunction_fu_398_s_axis_video1_TREADY,
        p_read11_ap_vld => ap_const_logic_1,
        p_read7_ap_vld => ap_const_logic_1,
        p_read17_ap_vld => ap_const_logic_1,
        m_axis_video_TVALID => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
        m_axis_video_TREADY => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TREADY,
        ap_done => grp_VMixHlsDataFlowFunction_fu_398_ap_done,
        ap_ready => grp_VMixHlsDataFlowFunction_fu_398_ap_ready,
        ap_idle => grp_VMixHlsDataFlowFunction_fu_398_ap_idle,
        ap_continue => grp_VMixHlsDataFlowFunction_fu_398_ap_continue);

    CTRL_s_axi_U : component design_1_v_mix_0_0_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        width => width,
        height => height,
        video_format => video_format,
        background_Y_R => background_Y_R,
        background_U_G => background_U_G,
        background_V_B => background_V_B,
        layerEnable => layerEnable,
        layerAlpha_1 => layerAlpha_1,
        layerStartX_1 => layerStartX_1,
        layerStartY_1 => layerStartY_1,
        layerWidth_1 => layerWidth_1,
        layerStride_1 => layerStride_1,
        layerHeight_1 => layerHeight_1,
        layerScaleFactor_1 => layerScaleFactor_1,
        reserve => reserve,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mux_22_16_1_1_U393 : component design_1_v_mix_0_0_mux_22_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => layerAlpha_0,
        din1 => layerAlpha_1_read_reg_787,
        din2 => i_fu_238,
        dout => tmp_fu_529_p4);

    mux_22_16_1_1_U394 : component design_1_v_mix_0_0_mux_22_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => layerStartX_0,
        din1 => layerStartX_1_read_reg_797,
        din2 => i_fu_238,
        dout => tmp_9_fu_562_p4);

    mux_22_16_1_1_U395 : component design_1_v_mix_0_0_mux_22_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => layerStartY_0,
        din1 => layerStartY_1_read_reg_807,
        din2 => i_fu_238,
        dout => tmp_s_fu_570_p4);

    mux_22_16_1_1_U396 : component design_1_v_mix_0_0_mux_22_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => layerWidth_0,
        din1 => layerWidth_1_read_reg_817,
        din2 => i_fu_238,
        dout => tmp_1_fu_578_p4);

    mux_22_16_1_1_U397 : component design_1_v_mix_0_0_mux_22_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => layerHeight_0,
        din1 => layerHeight_1_read_reg_827,
        din2 => i_fu_238,
        dout => tmp_2_fu_586_p4);

    mux_22_8_1_1_U398 : component design_1_v_mix_0_0_mux_22_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => layerScaleFactor_0,
        din1 => layerScaleFactor_1_read_reg_837,
        din2 => i_fu_238,
        dout => tmp_3_fu_594_p4);

    regslice_both_s_axis_video_V_data_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TDATA,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_data_V_U_ack_in,
        data_out => s_axis_video_TDATA_int_regslice,
        vld_out => s_axis_video_TVALID_int_regslice,
        ack_out => s_axis_video_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video_V_data_V_U_apdone_blk);

    regslice_both_s_axis_video_V_keep_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TKEEP,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_keep_V_U_ack_in,
        data_out => s_axis_video_TKEEP_int_regslice,
        vld_out => regslice_both_s_axis_video_V_keep_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video_V_keep_V_U_apdone_blk);

    regslice_both_s_axis_video_V_strb_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TSTRB,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_strb_V_U_ack_in,
        data_out => s_axis_video_TSTRB_int_regslice,
        vld_out => regslice_both_s_axis_video_V_strb_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video_V_strb_V_U_apdone_blk);

    regslice_both_s_axis_video_V_user_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TUSER,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_user_V_U_ack_in,
        data_out => s_axis_video_TUSER_int_regslice,
        vld_out => regslice_both_s_axis_video_V_user_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video_V_user_V_U_apdone_blk);

    regslice_both_s_axis_video_V_last_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TLAST,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_last_V_U_ack_in,
        data_out => s_axis_video_TLAST_int_regslice,
        vld_out => regslice_both_s_axis_video_V_last_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video_V_last_V_U_apdone_blk);

    regslice_both_s_axis_video_V_id_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TID,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_id_V_U_ack_in,
        data_out => s_axis_video_TID_int_regslice,
        vld_out => regslice_both_s_axis_video_V_id_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video_V_id_V_U_apdone_blk);

    regslice_both_s_axis_video_V_dest_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TDEST,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_dest_V_U_ack_in,
        data_out => s_axis_video_TDEST_int_regslice,
        vld_out => regslice_both_s_axis_video_V_dest_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video_V_dest_V_U_apdone_blk);

    regslice_both_s_axis_video1_V_data_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video1_TDATA,
        vld_in => s_axis_video1_TVALID,
        ack_in => regslice_both_s_axis_video1_V_data_V_U_ack_in,
        data_out => s_axis_video1_TDATA_int_regslice,
        vld_out => s_axis_video1_TVALID_int_regslice,
        ack_out => s_axis_video1_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video1_V_data_V_U_apdone_blk);

    regslice_both_s_axis_video1_V_keep_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video1_TKEEP,
        vld_in => s_axis_video1_TVALID,
        ack_in => regslice_both_s_axis_video1_V_keep_V_U_ack_in,
        data_out => s_axis_video1_TKEEP_int_regslice,
        vld_out => regslice_both_s_axis_video1_V_keep_V_U_vld_out,
        ack_out => s_axis_video1_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video1_V_keep_V_U_apdone_blk);

    regslice_both_s_axis_video1_V_strb_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video1_TSTRB,
        vld_in => s_axis_video1_TVALID,
        ack_in => regslice_both_s_axis_video1_V_strb_V_U_ack_in,
        data_out => s_axis_video1_TSTRB_int_regslice,
        vld_out => regslice_both_s_axis_video1_V_strb_V_U_vld_out,
        ack_out => s_axis_video1_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video1_V_strb_V_U_apdone_blk);

    regslice_both_s_axis_video1_V_user_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video1_TUSER,
        vld_in => s_axis_video1_TVALID,
        ack_in => regslice_both_s_axis_video1_V_user_V_U_ack_in,
        data_out => s_axis_video1_TUSER_int_regslice,
        vld_out => regslice_both_s_axis_video1_V_user_V_U_vld_out,
        ack_out => s_axis_video1_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video1_V_user_V_U_apdone_blk);

    regslice_both_s_axis_video1_V_last_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video1_TLAST,
        vld_in => s_axis_video1_TVALID,
        ack_in => regslice_both_s_axis_video1_V_last_V_U_ack_in,
        data_out => s_axis_video1_TLAST_int_regslice,
        vld_out => regslice_both_s_axis_video1_V_last_V_U_vld_out,
        ack_out => s_axis_video1_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video1_V_last_V_U_apdone_blk);

    regslice_both_s_axis_video1_V_id_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video1_TID,
        vld_in => s_axis_video1_TVALID,
        ack_in => regslice_both_s_axis_video1_V_id_V_U_ack_in,
        data_out => s_axis_video1_TID_int_regslice,
        vld_out => regslice_both_s_axis_video1_V_id_V_U_vld_out,
        ack_out => s_axis_video1_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video1_V_id_V_U_apdone_blk);

    regslice_both_s_axis_video1_V_dest_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video1_TDEST,
        vld_in => s_axis_video1_TVALID,
        ack_in => regslice_both_s_axis_video1_V_dest_V_U_ack_in,
        data_out => s_axis_video1_TDEST_int_regslice,
        vld_out => regslice_both_s_axis_video1_V_dest_V_U_vld_out,
        ack_out => s_axis_video1_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_video1_V_dest_V_U_apdone_blk);

    regslice_both_m_axis_video_V_data_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDATA,
        vld_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
        ack_in => m_axis_video_TREADY_int_regslice,
        data_out => m_axis_video_TDATA,
        vld_out => regslice_both_m_axis_video_V_data_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_data_V_U_apdone_blk);

    regslice_both_m_axis_video_V_keep_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TKEEP,
        vld_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_video_TKEEP,
        vld_out => regslice_both_m_axis_video_V_keep_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_keep_V_U_apdone_blk);

    regslice_both_m_axis_video_V_strb_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TSTRB,
        vld_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_strb_V_U_ack_in_dummy,
        data_out => m_axis_video_TSTRB,
        vld_out => regslice_both_m_axis_video_V_strb_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_strb_V_U_apdone_blk);

    regslice_both_m_axis_video_V_user_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TUSER,
        vld_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_user_V_U_ack_in_dummy,
        data_out => m_axis_video_TUSER,
        vld_out => regslice_both_m_axis_video_V_user_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_user_V_U_apdone_blk);

    regslice_both_m_axis_video_V_last_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TLAST,
        vld_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_last_V_U_ack_in_dummy,
        data_out => m_axis_video_TLAST,
        vld_out => regslice_both_m_axis_video_V_last_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_last_V_U_apdone_blk);

    regslice_both_m_axis_video_V_id_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TID,
        vld_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_id_V_U_ack_in_dummy,
        data_out => m_axis_video_TID,
        vld_out => regslice_both_m_axis_video_V_id_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_id_V_U_apdone_blk);

    regslice_both_m_axis_video_V_dest_V_U : component design_1_v_mix_0_0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TDEST,
        vld_in => grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID,
        ack_in => regslice_both_m_axis_video_V_dest_V_U_ack_in_dummy,
        data_out => m_axis_video_TDEST,
        vld_out => regslice_both_m_axis_video_V_dest_V_U_vld_out,
        ack_out => m_axis_video_TREADY,
        apdone_blk => regslice_both_m_axis_video_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done <= ap_const_logic_0;
                elsif ((grp_VMixHlsDataFlowFunction_fu_398_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready <= ap_const_logic_0;
                elsif ((grp_VMixHlsDataFlowFunction_fu_398_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_VMixHlsDataFlowFunction_fu_398_ap_ready = ap_const_logic_1)) then 
                    grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_238 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln2581_fu_517_p2 = ap_const_lv1_0))) then 
                i_fu_238 <= add_ln2581_fu_523_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                HwReg_background_U_G_reg_760 <= HwReg_background_U_G_fu_493_p1;
                HwReg_background_V_B_reg_755 <= HwReg_background_V_B_fu_489_p1;
                HwReg_background_Y_R_reg_765 <= HwReg_background_Y_R_fu_497_p1;
                HwReg_height_reg_770 <= HwReg_height_fu_501_p1;
                HwReg_layerEnable_reg_749 <= HwReg_layerEnable_fu_485_p1;
                HwReg_width_reg_776 <= HwReg_width_fu_505_p1;
                layerAlpha_1_read_reg_787 <= layerAlpha_1;
                layerHeight_1_read_reg_827 <= layerHeight_1;
                layerScaleFactor_1_read_reg_837 <= layerScaleFactor_1;
                layerStartX_1_read_reg_797 <= layerStartX_1;
                layerStartY_1_read_reg_807 <= layerStartY_1;
                layerWidth_1_read_reg_817 <= layerWidth_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                HwReg_layerAlpha_1_reg_880 <= HwReg_layerAlpha_1_fu_701_p1;
                HwReg_layerHeight_load_reg_870 <= HwReg_layerHeight_fu_258;
                HwReg_layerScaleFactor_load_reg_875 <= HwReg_layerScaleFactor_fu_262;
                HwReg_layerStartX_load_reg_855 <= HwReg_layerStartX_fu_246;
                HwReg_layerStartY_load_reg_860 <= HwReg_layerStartY_fu_250;
                HwReg_layerWidth_load_reg_865 <= HwReg_layerWidth_fu_254;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln2581_fu_517_p2 = ap_const_lv1_0))) then
                HwReg_layerAlpha_fu_242 <= select_ln2583_7_fu_658_p3;
                HwReg_layerEnableFlag_1_reg_374 <= select_ln2583_fu_602_p3;
                HwReg_layerEnableFlag_reg_386 <= select_ln2583_1_fu_610_p3;
                HwReg_layerHeight_fu_258 <= select_ln2583_3_fu_626_p3;
                HwReg_layerScaleFactor_fu_262 <= select_ln2583_2_fu_618_p3;
                HwReg_layerStartX_fu_246 <= select_ln2583_6_fu_650_p3;
                HwReg_layerStartY_fu_250 <= select_ln2583_5_fu_642_p3;
                HwReg_layerWidth_fu_254 <= select_ln2583_4_fu_634_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln2581_fu_517_p2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, ap_CS_fsm_state5, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln2581_fu_517_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    HwReg_background_U_G_fu_493_p1 <= background_U_G(8 - 1 downto 0);
    HwReg_background_V_B_fu_489_p1 <= background_V_B(8 - 1 downto 0);
    HwReg_background_Y_R_fu_497_p1 <= background_Y_R(8 - 1 downto 0);
    HwReg_height_fu_501_p1 <= height(10 - 1 downto 0);
    HwReg_layerAlpha_1_fu_701_p1 <= HwReg_layerAlpha_fu_242(10 - 1 downto 0);
    HwReg_layerEnable_fu_485_p1 <= layerEnable(2 - 1 downto 0);
    HwReg_width_fu_505_p1 <= width(10 - 1 downto 0);
    add_ln2581_fu_523_p2 <= std_logic_vector(unsigned(i_fu_238) + unsigned(ap_const_lv2_1));
    and_ln2591_fu_551_p2 <= (shl_ln2591_fu_545_p2 and HwReg_layerEnable_reg_749);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready, ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready and ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state5, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, regslice_both_m_axis_video_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_m_axis_video_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_done <= (grp_VMixHlsDataFlowFunction_fu_398_ap_done or ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_done);
    ap_sync_grp_VMixHlsDataFlowFunction_fu_398_ap_ready <= (grp_VMixHlsDataFlowFunction_fu_398_ap_ready or ap_sync_reg_grp_VMixHlsDataFlowFunction_fu_398_ap_ready);

    grp_VMixHlsDataFlowFunction_fu_398_ap_continue_assign_proc : process(ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_VMixHlsDataFlowFunction_fu_398_ap_continue <= ap_const_logic_1;
        else 
            grp_VMixHlsDataFlowFunction_fu_398_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_VMixHlsDataFlowFunction_fu_398_ap_start <= grp_VMixHlsDataFlowFunction_fu_398_ap_start_reg;
    grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TREADY <= (m_axis_video_TREADY_int_regslice and ap_CS_fsm_state4);
    icmp_ln2581_fu_517_p2 <= "1" when (i_fu_238 = ap_const_lv2_2) else "0";
    icmp_ln2591_fu_556_p2 <= "0" when (and_ln2591_fu_551_p2 = ap_const_lv2_0) else "1";
    layerVideoFormat_address0 <= ap_const_lv1_0;
    layerVideoFormat_address1 <= ap_const_lv1_0;
    layerVideoFormat_ce0 <= ap_const_logic_0;
    layerVideoFormat_ce1 <= ap_const_logic_0;
    layerVideoFormat_d0 <= ap_const_lv8_0;
    layerVideoFormat_d1 <= ap_const_lv8_0;
    layerVideoFormat_we0 <= ap_const_logic_0;
    layerVideoFormat_we1 <= ap_const_logic_0;
    m_axis_video_TVALID <= regslice_both_m_axis_video_V_data_V_U_vld_out;
    m_axis_video_TVALID_int_regslice <= grp_VMixHlsDataFlowFunction_fu_398_m_axis_video_TVALID;
    s_axis_video1_TREADY <= regslice_both_s_axis_video1_V_data_V_U_ack_in;

    s_axis_video1_TREADY_int_regslice_assign_proc : process(grp_VMixHlsDataFlowFunction_fu_398_s_axis_video1_TREADY, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            s_axis_video1_TREADY_int_regslice <= grp_VMixHlsDataFlowFunction_fu_398_s_axis_video1_TREADY;
        else 
            s_axis_video1_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    s_axis_video_TREADY <= regslice_both_s_axis_video_V_data_V_U_ack_in;

    s_axis_video_TREADY_int_regslice_assign_proc : process(grp_VMixHlsDataFlowFunction_fu_398_s_axis_video_TREADY, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            s_axis_video_TREADY_int_regslice <= grp_VMixHlsDataFlowFunction_fu_398_s_axis_video_TREADY;
        else 
            s_axis_video_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    select_ln2583_1_fu_610_p3 <= 
        icmp_ln2591_fu_556_p2 when (trunc_ln2583_fu_537_p1(0) = '1') else 
        HwReg_layerEnableFlag_reg_386;
    select_ln2583_2_fu_618_p3 <= 
        tmp_3_fu_594_p4 when (trunc_ln2583_fu_537_p1(0) = '1') else 
        HwReg_layerScaleFactor_fu_262;
    select_ln2583_3_fu_626_p3 <= 
        tmp_2_fu_586_p4 when (trunc_ln2583_fu_537_p1(0) = '1') else 
        HwReg_layerHeight_fu_258;
    select_ln2583_4_fu_634_p3 <= 
        tmp_1_fu_578_p4 when (trunc_ln2583_fu_537_p1(0) = '1') else 
        HwReg_layerWidth_fu_254;
    select_ln2583_5_fu_642_p3 <= 
        tmp_s_fu_570_p4 when (trunc_ln2583_fu_537_p1(0) = '1') else 
        HwReg_layerStartY_fu_250;
    select_ln2583_6_fu_650_p3 <= 
        tmp_9_fu_562_p4 when (trunc_ln2583_fu_537_p1(0) = '1') else 
        HwReg_layerStartX_fu_246;
    select_ln2583_7_fu_658_p3 <= 
        tmp_fu_529_p4 when (trunc_ln2583_fu_537_p1(0) = '1') else 
        HwReg_layerAlpha_fu_242;
    select_ln2583_fu_602_p3 <= 
        HwReg_layerEnableFlag_1_reg_374 when (trunc_ln2583_fu_537_p1(0) = '1') else 
        icmp_ln2591_fu_556_p2;
    shl_ln2591_fu_545_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv2_1),to_integer(unsigned('0' & zext_ln2591_fu_541_p1(2-1 downto 0)))));
    trunc_ln2583_fu_537_p1 <= i_fu_238(1 - 1 downto 0);
    zext_ln2591_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln2583_fu_537_p1),2));
end behav;
