Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\BE_VHDL\anemoVER_1_0.qsys --block-symbol-file --output-directory=C:\BE_VHDL\anemoVER_1_0 --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading BE_VHDL/anemoVER_1_0.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding avalon_anemo_0 [avalon_anemo 1.0]
Progress: Parameterizing module avalon_anemo_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: anemoVER_1_0.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\BE_VHDL\anemoVER_1_0.qsys --synthesis=VHDL --output-directory=C:\BE_VHDL\anemoVER_1_0\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading BE_VHDL/anemoVER_1_0.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding avalon_anemo_0 [avalon_anemo 1.0]
Progress: Parameterizing module avalon_anemo_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: anemoVER_1_0.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: anemoVER_1_0: Generating anemoVER_1_0 "anemoVER_1_0" for QUARTUS_SYNTH
Info: CPU: "anemoVER_1_0" instantiated altera_nios2_gen2 "CPU"
Info: DEBUG: Starting RTL generation for module 'anemoVER_1_0_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=anemoVER_1_0_DEBUG --dir=C:/Users/PRAVIN~1/AppData/Local/Temp/alt0063_107690652519884371.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PRAVIN~1/AppData/Local/Temp/alt0063_107690652519884371.dir/0002_DEBUG_gen//anemoVER_1_0_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'anemoVER_1_0_DEBUG'
Info: DEBUG: "anemoVER_1_0" instantiated altera_avalon_jtag_uart "DEBUG"
Info: RAM: Starting RTL generation for module 'anemoVER_1_0_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=anemoVER_1_0_RAM --dir=C:/Users/PRAVIN~1/AppData/Local/Temp/alt0063_107690652519884371.dir/0003_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PRAVIN~1/AppData/Local/Temp/alt0063_107690652519884371.dir/0003_RAM_gen//anemoVER_1_0_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'anemoVER_1_0_RAM'
Info: RAM: "anemoVER_1_0" instantiated altera_avalon_onchip_memory2 "RAM"
Info: avalon_anemo_0: "anemoVER_1_0" instantiated avalon_anemo "avalon_anemo_0"
Info: pio_0: Starting RTL generation for module 'anemoVER_1_0_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=anemoVER_1_0_pio_0 --dir=C:/Users/PRAVIN~1/AppData/Local/Temp/alt0063_107690652519884371.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PRAVIN~1/AppData/Local/Temp/alt0063_107690652519884371.dir/0005_pio_0_gen//anemoVER_1_0_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'anemoVER_1_0_pio_0'
Info: pio_0: "anemoVER_1_0" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "anemoVER_1_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "anemoVER_1_0" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "anemoVER_1_0" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'anemoVER_1_0_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=anemoVER_1_0_CPU_cpu --dir=C:/Users/PRAVIN~1/AppData/Local/Temp/alt0063_107690652519884371.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PRAVIN~1/AppData/Local/Temp/alt0063_107690652519884371.dir/0008_cpu_gen//anemoVER_1_0_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.12.06 01:04:13 (*) Starting Nios II generation
Info: cpu: # 2024.12.06 01:04:13 (*)   Checking for plaintext license.
Info: cpu: # 2024.12.06 01:04:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.12.06 01:04:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.12.06 01:04:14 (*)   Plaintext license not found.
Info: cpu: # 2024.12.06 01:04:14 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.12.06 01:04:14 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.12.06 01:04:14 (*)   Creating all objects for CPU
Info: cpu: # 2024.12.06 01:04:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.12.06 01:04:16 (*)   Creating plain-text RTL
Info: cpu: # 2024.12.06 01:04:17 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'anemoVER_1_0_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/BE_VHDL/anemoVER_1_0/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: anemoVER_1_0: Done "anemoVER_1_0" with 23 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
