$date
	Mon Sep 23 19:05:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_2to1 $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
1#
#20
0$
0#
1"
#30
0!
1$
#40
