module rom (
    input [31:0] addr,
    output [31:0] inst,
    input [31:0] data_addr,     // æ•¸æ“šè®€å–åœ°å€
    output [31:0] data_out      // æ•¸æ“šè®€å–è¼¸å‡º    
);
    // ğŸ† æ ¹æ“šéœ€è¦å‹•æ…‹èª¿æ•´ ROM å¤§å°
    parameter ROM_DEPTH = 1024;
    reg [31:0] mem [0:ROM_DEPTH-1];
    
    // æŒ‡ä»¤è®€å–
    wire [31:0] word_addr = addr >> 2;
    assign inst = (word_addr < ROM_DEPTH) ? mem[word_addr] : 32'h00000013; // nop
    
    // æ•¸æ“šè®€å–
    wire [31:0] data_word_addr = data_addr >> 2;
    assign data_out = (data_word_addr < ROM_DEPTH) ? mem[data_word_addr] : 32'h0;
    
    integer i;
    
    initial begin
        // ğŸ† åˆå§‹åŒ–ç‚º nop æŒ‡ä»¤ (addi x0, x0, 0)
        for (i = 0; i < ROM_DEPTH; i = i + 1) begin
            mem[i] = 32'h00000013;  // nop
        end
        
        // ğŸ† åŠ è¼‰ firmware.hex
        if ($test$plusargs("debug")) begin
            $display("[ROM] é–‹å§‹åŠ è¼‰ firmware.hex");
        end
        $readmemh("firmware.hex", mem);
        
        // ğŸ† èª¿è©¦ä¿¡æ¯ï¼šé¡¯ç¤ºå‰å¹¾æ¢æŒ‡ä»¤
        if ($test$plusargs("debug")) begin
            $display("[ROM] åŠ è¼‰çš„æŒ‡ä»¤:");
            for (i = 0; i < 16; i = i + 1) begin
                if (mem[i] !== 32'h00000013) begin
                    $display("  [%0d] 0x%08h: 0x%08h", i, i*4, mem[i]);
                end
            end
        end
    end
endmodule