# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/Janindu Leelananda/OneDrive - University of Moratuwa/Documents/courses/custom processor-udemy/complete_processor/complete_processor.srcs/sources_1/new/top.v" \
"../../../../complete_processor.srcs/sources_1/new/top.v" \
"../../../../complete_processor.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
