<div id="pf1b4" class="pf w2 h11" data-page-no="1b4"><div class="pc pc1b4 w2 h11"><img class="bi x0 y0 w1 h1" alt="" src="csapp/bg1b4.png"/><div class="t m5 x99 h28 y9b ff6 fs1f fc2 sc0 ls0 ws0">Section<span class="_ _10"> </span>4.3<span class="_ _60"> </span>Sequential<span class="_ _10"> </span>Y86-64<span class="_ _10"> </span>Implementations<span class="_ _3e"> </span><span class="ffe fs1e">435</span></div><div class="t m5 x1ef h3f y3c1b ff3f fs27 fc1 sc0 ls0 ws0">Stat</div><div class="t m5 x57 h3f y3c1c ff3f fs27 fc1 sc0 ls0 ws0">PC update</div><div class="t m5 x17 h3f y3c1d ff3f fs27 fc1 sc0 ls0 ws0">Memory</div><div class="t m5 x17 h3f y3c1e ff3f fs27 fc1 sc0 ls0 ws0">Execute</div><div class="t m5 x57 h3f y3c1f ff3f fs27 fc1 sc0 ls0 ws0">Decode</div><div class="t m5 x17 h3f y3c20 ff3f fs27 fc1 sc0 ls0 ws0">Fetch</div><div class="t m5 x89 h44 y3c21 ff3f fs2a fc1 sc0 ls0 ws0">newPC</div><div class="t m5 x1a h3f y3c22 ff3f fs27 fc1 sc0 ls0 ws0">New PC</div><div class="t m5 xd3 h65 y3c23 ff3f fs38 fc1 sc0 ls0 ws0">data out</div><div class="t m5 x1a5 h65 y3c24 ff3f fs38 fc1 sc0 ls0 ws0">dmem_error</div><div class="t m5 x22 h65 y3c25 ff3f fs38 fc1 sc0 ls0 ws0">read</div><div class="t m5 x1f4 h65 y3c26 ff3f fs38 fc1 sc0 ls0 ws0">write</div><div class="t m5 x241 h3f y3c27 ff3f fs27 fc1 sc0 ls0 ws0">Data</div><div class="t m5 x1e6 h3f y3c28 ff3f fs27 fc1 sc0 ls0 ws0">memory</div><div class="t m5 x9b h44 y3c29 ff3f fs2a fc1 sc0 ls0 ws0">Addr<span class="_ _1b"> </span>Data</div><div class="t m5 x1d0 h44 y3c2a ff3f fs2a fc1 sc0 ls0 ws0">Mem.</div><div class="t m5 x25 h44 y3c2b ff3f fs2a fc1 sc0 ls0 ws0">control</div><div class="t m5 x1cc h44 y3c2c ff3f fs2a fc1 sc0 ls0 ws0">Cnd<span class="_ _131"> </span>valE</div><div class="t m5 xe3 h44 y3c2d ff3f fs2a fc1 sc0 ls0 ws0">valM</div><div class="t m5 x1b9 h44 y3c2e ff3f fs2a fc1 sc0 ls0 ws0">Stat</div><div class="t m5 x1a8 h3f y3c2f ff3f fs27 fc1 sc0 ls0 ws0">CC</div><div class="t m5 x1f4 h3f y3c30 ff3f fs27 fc1 sc0 ls0 ws0">ALU</div><div class="t m5 x9a h44 y3c31 ff3f fs2a fc1 sc0 ls0 ws0">ALU</div><div class="t m5 x131 h44 y3c32 ff3f fs2a fc1 sc0 ls0 ws0">fun.</div><div class="t m5 x1af h44 y3c33 ff3f fs2a fc1 sc0 ls0 ws0">ALU</div><div class="t m5 xf1 h44 y3c34 ff3f fs2a fc1 sc0 ls0 ws0">A</div><div class="t m5 xfa h44 y3c35 ff3f fs2a fc1 sc0 ls0 ws0">ALU</div><div class="t m5 x49 h44 y3c36 ff3f fs2a fc1 sc0 ls0 ws0">B</div><div class="t m5 x1b1 h44 y3c37 ff3f fs2a fc1 sc0 ls0 ws0">valA<span class="_ _23"> </span>valB<span class="_ _24"> </span>dstE<span class="_ _22"> </span>dstM<span class="_ _25"> </span>srcA<span class="_ _25"> </span>srcB</div><div class="t m5 x13c h44 y3c38 ff3f fs2a fc1 sc0 ls0 ws0">dstE</div><div class="t m5 x175 h44 y3c39 ff3f fs2a fc1 sc0 ls0 ws0">dstM</div><div class="t m5 x12f h44 y3c38 ff3f fs2a fc1 sc0 ls0 ws0">srcA<span class="_ _22"> </span>srcB</div><div class="t m5 x119 h3f y3c3a ff3f fs27 fc1 sc0 ls0 ws0">Register</div><div class="t m5 x130 h3f y3c3b ff3f fs27 fc1 sc0 ls0 ws0">file</div><div class="t m5 x175 h3f y3c3c ff3f fs27 fc1 sc0 ls0 ws0">Write back</div><div class="t m5 x20c h65 y3c3d ff3f fs38 fc1 sc0 ls1bb ws0">AB</div><div class="t m5 xa1 h65 y3c3e ff3f fs38 fc1 sc0 ls0 ws0">E</div><div class="t m5 x5e h65 y3c3f ff3f fs38 fc1 sc0 ls0 ws0">M</div><div class="t m5 x23a h44 y3c40 ff3f fs2a fc1 sc0 ls0 ws0">icode</div><div class="t m5 x15d h65 y3c41 ff3f fs38 fc1 sc0 ls0 ws0">instr_valid</div><div class="t m5 x37 h65 y3c42 ff3f fs38 fc1 sc0 ls0 ws0">imem_error</div><div class="t m5 x8c h44 y3c40 ff3f fs2a fc1 sc0 ls0 ws0">ifun<span class="_ _17"> </span>rA<span class="_ _3f"> </span>rB<span class="_ _d"> </span>valC</div><div class="t m5 x176 h44 y3c43 ff3f fs2a fc1 sc0 ls0 ws0">valP</div><div class="t m5 x1c8 h3f y3c44 ff3f fs27 fc1 sc0 ls0 ws0">PC</div><div class="t m5 xdd h3f y3c45 ff3f fs27 fc1 sc0 ls0 ws0">increment</div><div class="t m5 x33 h3f y3c44 ff3f fs27 fc1 sc0 ls0 ws0">Instruction</div><div class="t m5 xe0 h3f y3c45 ff3f fs27 fc1 sc0 ls0 ws0">memory</div><div class="t m5 x135 h3f y3c46 ff3f fs27 fc1 sc0 ls0 ws0">PC</div><div class="t m5 x17 h34 y3c47 ffe fs16 fc6 sc0 ls0 ws0">Figure<span class="_"> </span>4.23<span class="_ _c"> </span><span class="fc1">Hardware<span class="_"> </span>structure<span class="_"> </span>of<span class="_"> </span>SEQ,<span class="_"> </span>a<span class="_"> </span>sequential<span class="_"> </span>implementation.<span class="_"> </span><span class="ff6">Some<span class="_ _11"> </span>of<span class="_ _10"> </span>the</span></span></div><div class="t m5 x17 h34 y3c48 ff6 fs16 fc1 sc0 ls0 ws0">control<span class="_ _10"> </span>signals,<span class="_ _11"> </span>as<span class="_ _10"> </span>well<span class="_ _10"> </span>as<span class="_ _11"> </span>the<span class="_ _10"> </span>register<span class="_ _11"> </span>and<span class="_ _10"> </span>control<span class="_ _11"> </span>word<span class="_ _10"> </span>connections,<span class="_ _10"> </span>are<span class="_ _11"> </span>not<span class="_ _10"> </span>shown.</div></div><div class="pi" data-data='{"ctm":[2.000000,0.000000,0.000000,2.000000,0.000000,0.000000]}'></div></div>
