
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038240                       # Number of seconds simulated
sim_ticks                                 38239995000                       # Number of ticks simulated
final_tick                                38239995000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104952                       # Simulator instruction rate (inst/s)
host_op_rate                                   181833                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40133690                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216408                       # Number of bytes of host memory used
host_seconds                                   952.82                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     173253125                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             38592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             13120                       # Number of bytes read from this memory
system.physmem.bytes_read::total                51712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        38592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38592                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                603                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                205                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   808                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1009205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               343096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1352301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1009205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1009205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1009205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              343096                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1352301                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        457.681720                       # Cycle average of tags in use
system.l2.total_refs                                3                       # Total number of references to valid blocks.
system.l2.sampled_refs                            720                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.004167                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst             369.433752                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              88.247968                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.022548                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005386                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.027935                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    2                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       3                       # number of ReadReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data                    1                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                603                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                117                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   720                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  88                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 603                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 205                       # number of demand (read+write) misses
system.l2.demand_misses::total                    808                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                603                       # number of overall misses
system.l2.overall_misses::cpu.data                205                       # number of overall misses
system.l2.overall_misses::total                   808                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     32417000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      6681500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        39098500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4816500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      32417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      11498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         43915000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     32417000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     11498000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        43915000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                88                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               605                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  811                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              605                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 811                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.996694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.991525                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.995851                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996694                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.995146                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996301                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996694                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.995146                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996301                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53759.535655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57106.837607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54303.472222                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54732.954545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54732.954545                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53759.535655                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 56087.804878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54350.247525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53759.535655                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 56087.804878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54350.247525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              720                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             88                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               808                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              808                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     25077000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      5267500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     30344500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3757500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25077000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      9025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     34102000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25077000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      9025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     34102000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.996694                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.991525                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.995851                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.995146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.995146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996301                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41587.064677                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45021.367521                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42145.138889                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42698.863636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42698.863636                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41587.064677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 44024.390244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42205.445545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41587.064677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 44024.390244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42205.445545                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                46444013                       # Number of BP lookups
system.cpu.branchPred.condPredicted          46444013                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1151694                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             44904218                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                44901388                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.993698                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.numCycles                         76479991                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3807918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      188269470                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    46444013                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           44901388                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      47929520                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17869143                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                7997761                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles             4                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   3792479                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 50922                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           76452600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.289683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.375512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 28523211     37.31%     37.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      335      0.00%     37.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   262604      0.34%     37.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1076395      1.41%     39.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      371      0.00%     39.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1647000      2.15%     41.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1659265      2.17%     43.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 40256725     52.66%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3026694      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             76452600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.607270                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.461683                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7180167                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5768393                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  44371577                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2415069                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               16717394                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              320230609                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               16717394                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9395063                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3441                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            819                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  44571739                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5764144                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              314972477                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3853161                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   788                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents          1859971                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           450301626                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             750653415                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        750651475                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1940                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             248279170                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                202022248                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  17531203                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1662822                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1640080                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                55                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               49                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  304236620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  70                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 252571111                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2443                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       130981961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    239535653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             55                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      76452600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.303630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.473007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22522055     29.46%     29.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2740637      3.58%     33.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5555251      7.27%     40.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1455082      1.90%     42.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5608070      7.34%     49.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            19596112     25.63%     75.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            18885947     24.70%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               89364      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  82      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        76452600                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1375459    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    38      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1248608      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             248020910     98.20%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 345      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1662443      0.66%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1638805      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              252571111                       # Type of FU issued
system.cpu.iq.rate                           3.302447                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1375511                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005446                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          582971762                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         435217682                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    249448532                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1013                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                991                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          403                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              252697492                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     522                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           425018                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       164913                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          600                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       142721                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            78                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               16717394                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2680                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    60                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           304236690                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               144                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1662822                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1640080                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2118170                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        75775                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2193945                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             249450369                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1659055                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3120741                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3280265                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 25729741                       # Number of branches executed
system.cpu.iew.exec_stores                    1621210                       # Number of stores executed
system.cpu.iew.exec_rate                     3.261642                       # Inst execution rate
system.cpu.iew.wb_sent                      249449225                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     249448935                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 212880274                       # num instructions producing a value
system.cpu.iew.wb_consumers                 342417928                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.261623                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621697                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts       130983464                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1151694                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59735206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.900352                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.936466                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10336306     17.30%     17.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5990671     10.03%     27.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1522919      2.55%     29.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     17720427     29.66%     59.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     19998028     33.48%     93.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        34092      0.06%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1076204      1.80%     94.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16933      0.03%     94.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3039626      5.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59735206                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              173253125                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2995263                       # Number of memory references committed
system.cpu.commit.loads                       1497906                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   24177881                       # Number of branches committed
system.cpu.commit.fp_insts                        301                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 172127891                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               3039626                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    360932169                       # The number of ROB reads
system.cpu.rob.rob_writes                   625190730                       # The number of ROB writes
system.cpu.timesIdled                             322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           27391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     173253125                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.764800                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.764800                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.307532                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.307532                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                414394487                       # number of integer regfile reads
system.cpu.int_regfile_writes               360578370                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       630                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      309                       # number of floating regfile writes
system.cpu.misc_regfile_reads                69349499                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.tagsinuse                368.312212                       # Cycle average of tags in use
system.cpu.icache.total_refs                  3791671                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    605                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                6267.224793                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     368.312212                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.359680                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.359680                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      3791671                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3791671                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3791671                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3791671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3791671                       # number of overall hits
system.cpu.icache.overall_hits::total         3791671                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           808                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            808                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          808                       # number of overall misses
system.cpu.icache.overall_misses::total           808                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     42049000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42049000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     42049000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42049000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     42049000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42049000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3792479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3792479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3792479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3792479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3792479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3792479                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52040.841584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52040.841584                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52040.841584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52040.841584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52040.841584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52040.841584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          210                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          203                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          203                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          605                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     33043000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33043000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     33043000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33043000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     33043000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33043000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000160                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000160                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000160                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000160                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54616.528926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54616.528926                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54616.528926                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54616.528926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54616.528926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54616.528926                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                160.173693                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2730918                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    206                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               13256.883495                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     160.173693                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.156420                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.156420                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1233649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1233649                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1497269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1497269                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2730918                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2730918                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2730918                       # number of overall hits
system.cpu.dcache.overall_hits::total         2730918                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           88                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          330                       # number of overall misses
system.cpu.dcache.overall_misses::total           330                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13036500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13036500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      5080500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5080500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     18117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     18117000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18117000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1233891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1233891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1497357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1497357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2731248                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2731248                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2731248                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2731248                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000121                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53869.834711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53869.834711                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57732.954545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57732.954545                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data        54900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        54900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data        54900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        54900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.727273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           88                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          206                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4904500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4904500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     11716500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11716500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     11716500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11716500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000075                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000075                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57728.813559                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57728.813559                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55732.954545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55732.954545                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56876.213592                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56876.213592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56876.213592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56876.213592                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
