// Seed: 226876874
module module_0 ();
  assign id_1[1'b0] = 1;
  wire id_2, id_3;
  tri1 id_4;
  assign id_4 = 1 == 1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5,
    input wor id_6,
    output tri0 id_7
    , id_14,
    input wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri0 id_12
);
  assign id_14 = 1;
  module_0();
  always @(1 or id_12 == id_14) begin
    disable id_15;
  end
endmodule
