#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  4 14:59:59 2025
# Process ID: 41904
# Current directory: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2380 E:\yingzong\CO-lab-material-CQU-2022\vivado\lab4\project_1\project_1.xpr
# Log file: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/vivado.log
# Journal file: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1048.754 ; gain = 56.469
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.000 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects  [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -sync -no_script -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../funcTest_independent/LogicInstTest/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../funcTest_independent/LogicInstTest/obj/inst_ram.coe'
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = e2d6a4cc7b84b597; cache size = 1.567 MB.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.117 ; gain = 0.000
save_wave_config {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.117 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = 459a97aae96746a6; cache size = 1.567 MB.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ena' on this module [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = e2d6a4cc7b84b597; cache size = 1.567 MB.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1197.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.152 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:152]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:161]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
pc 00000000 update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
pc zzzzzzzz update to zzzzzzzz
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2073.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 15:33:56 2025...
