Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct  3 18:08:35 2025
| Host         : LAPTOP-QE70SMI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JESD204_UDP_TOP_timing_summary_routed.rpt -pb JESD204_UDP_TOP_timing_summary_routed.pb -rpx JESD204_UDP_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : JESD204_UDP_TOP
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks   1           
TIMING-7   Critical Warning  No common node between related clocks            1           
TIMING-17  Critical Warning  Non-clocked sequential cell                      300         
PDRC-190   Warning           Suboptimally placed synchronized register chain  14          
TIMING-9   Warning           Unknown CDC Logic                                1           
TIMING-10  Warning           Missing property on synchronizer                 1           
TIMING-16  Warning           Large setup violation                            120         
TIMING-18  Warning           Missing input or output delay                    11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (809)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (300)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: jesd_ref_clk_p (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (809)
--------------------------------------------------
 There are 809 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.381     -250.538                    266                30046        0.053        0.000                      0                30006        0.264        0.000                       0                 11193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                             ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                        {0.000 16.500}       33.000          30.303          
eth_rxc                                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
sys_clk_p                                                                                                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_100_clk_wiz_0                                                                                                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_120_clk_wiz_0                                                                                                                                                                                               {0.000 4.167}        8.333           120.000         
  clk_200_clk_wiz_0                                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_50_clk_wiz_0                                                                                                                                                                                                {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                                                                                                                                              {0.000 2.500}        5.000           200.000         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.773        0.000                      0                  928        0.079        0.000                      0                  928       15.732        0.000                       0                   483  
eth_rxc                                                                                           1.497        0.000                      0                 3148        0.099        0.000                      0                 3148        3.358        0.000                       0                   964  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_100_clk_wiz_0                                                                               5.427        0.000                      0                 1378        0.066        0.000                      0                 1378        4.286        0.000                       0                   875  
  clk_120_clk_wiz_0                                                                               1.371        0.000                      0                24168        0.053        0.000                      0                24168        3.399        0.000                       0                  8774  
  clk_200_clk_wiz_0                                                                               3.627        0.000                      0                    7        0.164        0.000                      0                    7        0.264        0.000                       0                    10  
  clk_50_clk_wiz_0                                                                               16.281        0.000                      0                  120        0.123        0.000                      0                  120        9.600        0.000                       0                    83  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_120_clk_wiz_0                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        7.532        0.000                      0                    8                                                                        
clk_120_clk_wiz_0                                                                           eth_rxc                                                                                           7.657        0.000                      0                   12                                                                        
clk_50_clk_wiz_0                                                                            eth_rxc                                                                                           0.396        0.000                      0                   28        0.230        0.000                      0                   28  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_120_clk_wiz_0                                                                                32.376        0.000                      0                    8                                                                        
eth_rxc                                                                                     clk_120_clk_wiz_0                                                                                 7.311        0.000                      0                   12                                                                        
clk_100_clk_wiz_0                                                                           clk_120_clk_wiz_0                                                                                -0.194       -0.228                      2                    2        0.110        0.000                      0                    2  
clk_50_clk_wiz_0                                                                            clk_120_clk_wiz_0                                                                                -1.381     -250.310                    264                  264        0.136        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_100_clk_wiz_0                                                                           clk_100_clk_wiz_0                                                                                 6.572        0.000                      0                   44        0.264        0.000                      0                   44  
**async_default**                                                                           clk_120_clk_wiz_0                                                                           clk_120_clk_wiz_0                                                                                 6.673        0.000                      0                  105        0.258        0.000                      0                  105  
**async_default**                                                                           clk_50_clk_wiz_0                                                                            clk_200_clk_wiz_0                                                                                 2.757        0.000                      0                    7        0.310        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.605        0.000                      0                  100        0.220        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_100_clk_wiz_0                                                                           
(none)                                                                                      clk_100_clk_wiz_0                                                                           clk_100_clk_wiz_0                                                                           
(none)                                                                                      clk_120_clk_wiz_0                                                                           clk_100_clk_wiz_0                                                                           
(none)                                                                                      clk_100_clk_wiz_0                                                                           clk_120_clk_wiz_0                                                                           
(none)                                                                                      clk_120_clk_wiz_0                                                                           clk_120_clk_wiz_0                                                                           
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_120_clk_wiz_0                                                                           
(none)                                                                                      eth_rxc                                                                                     clk_120_clk_wiz_0                                                                           
(none)                                                                                      clk_120_clk_wiz_0                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  eth_rxc                                                                                     
(none)                                                                                      clk_120_clk_wiz_0                                                                           eth_rxc                                                                                     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_120_clk_wiz_0                                                                                                                                                                       
(none)                                                                                      clk_200_clk_wiz_0                                                                                                                                                                       
(none)                                                                                      clk_50_clk_wiz_0                                                                                                                                                                        
(none)                                                                                      clkfbout_clk_wiz_0                                                                                                                                                                      
(none)                                                                                      eth_rxc                                                                                                                                                                                 
(none)                                                                                                                                                                                  clk_100_clk_wiz_0                                                                           
(none)                                                                                                                                                                                  clk_120_clk_wiz_0                                                                           
(none)                                                                                                                                                                                  clk_50_clk_wiz_0                                                                            
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  eth_rxc                                                                                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.887ns (20.950%)  route 3.347ns (79.050%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 36.700 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.682     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y289        LUT5 (Prop_lut5_I1_O)        0.051     7.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.561     8.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X98Y290        LUT3 (Prop_lut3_I1_O)        0.135     8.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.217    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.591    37.291    
                         clock uncertainty           -0.035    37.256    
    SLICE_X98Y290        FDRE (Setup_fdre_C_D)        0.066    37.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.322    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                 28.773    

Slack (MET) :             28.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.887ns (21.385%)  route 3.261ns (78.615%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 36.700 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.682     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y289        LUT5 (Prop_lut5_I1_O)        0.051     7.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.475     8.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X98Y290        LUT3 (Prop_lut3_I1_O)        0.135     8.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.217    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.591    37.291    
                         clock uncertainty           -0.035    37.256    
    SLICE_X98Y290        FDRE (Setup_fdre_C_D)        0.065    37.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.321    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                 28.858    

Slack (MET) :             28.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.887ns (21.774%)  route 3.187ns (78.226%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.682     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y289        LUT5 (Prop_lut5_I1_O)        0.051     7.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.401     8.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y289        LUT3 (Prop_lut3_I1_O)        0.135     8.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.591    37.290    
                         clock uncertainty           -0.035    37.255    
    SLICE_X97Y289        FDRE (Setup_fdre_C_D)        0.034    37.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.289    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 28.900    

Slack (MET) :             28.936ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.887ns (21.969%)  route 3.150ns (78.031%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.682     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y289        LUT5 (Prop_lut5_I1_O)        0.051     7.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.365     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y289        LUT3 (Prop_lut3_I1_O)        0.135     8.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.591    37.290    
                         clock uncertainty           -0.035    37.255    
    SLICE_X97Y289        FDRE (Setup_fdre_C_D)        0.034    37.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.289    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                 28.936    

Slack (MET) :             28.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.787ns (19.579%)  route 3.233ns (80.421%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 36.698 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.774     7.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X97Y288        LUT6 (Prop_lut6_I5_O)        0.043     7.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.355     8.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X97Y288        LUT6 (Prop_lut6_I5_O)        0.043     8.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.215    36.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.591    37.289    
                         clock uncertainty           -0.035    37.254    
    SLICE_X97Y288        FDRE (Setup_fdre_C_D)        0.033    37.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.287    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 28.952    

Slack (MET) :             28.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.887ns (22.011%)  route 3.143ns (77.989%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 36.700 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.682     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y289        LUT5 (Prop_lut5_I1_O)        0.051     7.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.357     8.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X98Y290        LUT3 (Prop_lut3_I1_O)        0.135     8.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.217    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.591    37.291    
                         clock uncertainty           -0.035    37.256    
    SLICE_X98Y290        FDRE (Setup_fdre_C_D)        0.064    37.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.320    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 28.975    

Slack (MET) :             28.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.887ns (21.893%)  route 3.165ns (78.107%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.682     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y289        LUT5 (Prop_lut5_I1_O)        0.051     7.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.379     8.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X98Y289        LUT6 (Prop_lut6_I2_O)        0.135     8.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.616    37.315    
                         clock uncertainty           -0.035    37.280    
    SLICE_X98Y289        FDRE (Setup_fdre_C_D)        0.064    37.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 28.977    

Slack (MET) :             29.066ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.887ns (22.705%)  route 3.020ns (77.295%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 36.699 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.682     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X96Y289        LUT5 (Prop_lut5_I1_O)        0.051     7.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.234     8.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y289        LUT3 (Prop_lut3_I1_O)        0.135     8.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.222    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.591    37.290    
                         clock uncertainty           -0.035    37.255    
    SLICE_X97Y289        FDRE (Setup_fdre_C_D)        0.033    37.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.288    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 29.066    

Slack (MET) :             29.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.787ns (20.927%)  route 2.974ns (79.073%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 36.698 - 33.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.385     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y289        FDRE (Prop_fdre_C_Q)         0.236     4.551 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.457     6.008    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X94Y291        LUT4 (Prop_lut4_I2_O)        0.134     6.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3/O
                         net (fo=2, routed)           0.647     6.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[29]
    SLICE_X93Y290        LUT6 (Prop_lut6_I1_O)        0.138     6.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X93Y290        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.769     7.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X97Y288        LUT6 (Prop_lut6_I0_O)        0.043     7.932 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.101     8.033    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X97Y288        LUT6 (Prop_lut6_I0_O)        0.043     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.215    36.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.591    37.289    
                         clock uncertainty           -0.035    37.254    
    SLICE_X97Y288        FDRE (Setup_fdre_C_D)        0.034    37.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.288    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                 29.212    

Slack (MET) :             29.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.352ns (12.639%)  route 2.433ns (87.361%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns = ( 36.686 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X89Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y276        FDRE (Prop_fdre_C_Q)         0.223     4.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/Q
                         net (fo=5, routed)           0.562     5.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][0]
    SLICE_X89Y276        LUT6 (Prop_lut6_I1_O)        0.043     5.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.476     5.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X89Y275        LUT3 (Prop_lut3_I0_O)        0.043     5.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.523     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X88Y278        LUT4 (Prop_lut4_I1_O)        0.043     6.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.872     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X91Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.203    36.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X91Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.570    37.256    
                         clock uncertainty           -0.035    37.221    
    SLICE_X91Y272        FDRE (Setup_fdre_C_CE)      -0.201    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 29.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y273        FDCE (Prop_fdce_C_Q)         0.091     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.095     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X82Y273        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y273        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.478     2.138    
    SLICE_X82Y273        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.625%)  route 0.113ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.598     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y274        FDCE (Prop_fdce_C_Q)         0.091     2.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X86Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     2.139    
    SLICE_X86Y274        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y277        FDCE (Prop_fdce_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X89Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X89Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.490     2.132    
    SLICE_X89Y277        FDCE (Hold_fdce_C_D)         0.047     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X93Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y277        FDRE (Prop_fdre_C_Q)         0.100     2.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X93Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X93Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.490     2.134    
    SLICE_X93Y277        FDRE (Hold_fdre_C_D)         0.047     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y279        FDCE (Prop_fdce_C_Q)         0.100     2.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X89Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X89Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.490     2.134    
    SLICE_X89Y279        FDCE (Hold_fdce_C_D)         0.047     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y274        FDCE (Prop_fdce_C_Q)         0.100     2.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.489     2.126    
    SLICE_X81Y274        FDCE (Hold_fdce_C_D)         0.047     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X75Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y275        FDCE (Prop_fdce_C_Q)         0.100     2.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X75Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X75Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.490     2.122    
    SLICE_X75Y275        FDCE (Hold_fdce_C_D)         0.047     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y276        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y276        FDPE (Prop_fdpe_C_Q)         0.100     2.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X79Y276        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y276        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.490     2.122    
    SLICE_X79Y276        FDPE (Hold_fdpe_C_D)         0.047     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X93Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y276        FDRE (Prop_fdre_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X93Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X93Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.489     2.133    
    SLICE_X93Y276        FDRE (Hold_fdre_C_D)         0.047     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y277        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y277        FDPE (Prop_fdpe_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X85Y277        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y277        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.490     2.130    
    SLICE_X85Y277        FDPE (Hold_fdpe_C_D)         0.047     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y286  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y284  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y281  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X90Y284  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X91Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X90Y283  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X86Y274  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 2.168ns (35.139%)  route 4.002ns (64.861%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.442     5.005    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y22         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     6.805 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.407     8.212    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[5]
    SLICE_X58Y118        LUT6 (Prop_lut6_I0_O)        0.043     8.255 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.255    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[28]_INST_0_i_2_n_0
    SLICE_X58Y118        MUXF7 (Prop_muxf7_I1_O)      0.117     8.372 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[28]_INST_0/O
                         net (fo=1, routed)           1.221     9.592    net_udp_loop_inst1/u_udp/u_udp_tx/dout[28]
    SLICE_X104Y130       LUT6 (Prop_lut6_I5_O)        0.122     9.714 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_8__0/O
                         net (fo=1, routed)           0.947    10.661    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_8__0_n_0
    SLICE_X97Y166        LUT6 (Prop_lut6_I4_O)        0.043    10.704 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_3__0/O
                         net (fo=1, routed)           0.428    11.131    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_3__0_n_0
    SLICE_X93Y166        LUT6 (Prop_lut6_I1_O)        0.043    11.174 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.174    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_1__0_n_0
    SLICE_X93Y166        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.097    12.399    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X93Y166        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/C
                         clock pessimism              0.274    12.673    
                         clock uncertainty           -0.035    12.638    
    SLICE_X93Y166        FDCE (Setup_fdce_C_D)        0.034    12.672    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.198ns (35.705%)  route 3.958ns (64.295%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.442     5.005    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y22         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     6.805 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.395     8.200    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[3]
    SLICE_X58Y118        LUT6 (Prop_lut6_I0_O)        0.043     8.243 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.243    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2_n_0
    SLICE_X58Y118        MUXF7 (Prop_muxf7_I1_O)      0.103     8.346 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0/O
                         net (fo=1, routed)           1.106     9.452    net_udp_loop_inst1/u_udp/u_udp_tx/dout[26]
    SLICE_X104Y130       LUT6 (Prop_lut6_I5_O)        0.123     9.575 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[2]_i_12__0/O
                         net (fo=1, routed)           0.659    10.234    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[2]_i_12__0_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I0_O)        0.043    10.277 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[2]_i_10__0/O
                         net (fo=1, routed)           0.558    10.836    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[2]_i_10__0_n_0
    SLICE_X92Y156        LUT6 (Prop_lut6_I5_O)        0.043    10.879 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[2]_i_3__0/O
                         net (fo=1, routed)           0.239    11.118    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[2]_i_3__0_n_0
    SLICE_X92Y156        LUT6 (Prop_lut6_I1_O)        0.043    11.161 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.161    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[2]_i_1__0_n_0
    SLICE_X92Y156        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.103    12.405    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X92Y156        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[2]/C
                         clock pessimism              0.274    12.679    
                         clock uncertainty           -0.035    12.644    
    SLICE_X92Y156        FDCE (Setup_fdce_C_D)        0.034    12.678    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[2]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -11.161    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.302ns (39.744%)  route 3.490ns (60.256%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.668     5.231    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y18         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     7.031 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.920     7.951    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[5].ram.ram_doutb[6]
    SLICE_X105Y100       LUT6 (Prop_lut6_I5_O)        0.043     7.994 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.994    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_1_n_0
    SLICE_X105Y100       MUXF7 (Prop_muxf7_I0_O)      0.107     8.101 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0/O
                         net (fo=1, routed)           1.163     9.264    net_udp_loop_inst1/u_udp/u_udp_tx/dout[11]
    SLICE_X103Y133       LUT6 (Prop_lut6_I3_O)        0.124     9.388 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_10__0/O
                         net (fo=1, routed)           0.817    10.204    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_10__0_n_0
    SLICE_X100Y165       LUT5 (Prop_lut5_I0_O)        0.049    10.253 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_4__0/O
                         net (fo=1, routed)           0.334    10.588    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_4__0_n_0
    SLICE_X97Y167        LUT5 (Prop_lut5_I0_O)        0.136    10.724 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_2__0/O
                         net (fo=1, routed)           0.256    10.980    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_2__0_n_0
    SLICE_X94Y167        LUT6 (Prop_lut6_I0_O)        0.043    11.023 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.023    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_1__0_n_0
    SLICE_X94Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.096    12.398    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X94Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/C
                         clock pessimism              0.274    12.672    
                         clock uncertainty           -0.035    12.637    
    SLICE_X94Y167        FDCE (Setup_fdce_C_D)        0.064    12.701    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 2.198ns (36.672%)  route 3.796ns (63.328%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.442     5.005    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y22         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     6.805 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.205     8.009    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[28].ram.ram_doutb[7]
    SLICE_X66Y118        LUT6 (Prop_lut6_I0_O)        0.043     8.052 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[30]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.052    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[30]_INST_0_i_2_n_0
    SLICE_X66Y118        MUXF7 (Prop_muxf7_I1_O)      0.103     8.155 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[30]_INST_0/O
                         net (fo=1, routed)           1.040     9.195    net_udp_loop_inst1/u_udp/u_udp_tx/dout[30]
    SLICE_X102Y130       LUT6 (Prop_lut6_I5_O)        0.123     9.318 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_10__0/O
                         net (fo=1, routed)           0.643     9.961    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_10__0_n_0
    SLICE_X96Y147        LUT5 (Prop_lut5_I0_O)        0.043    10.004 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_4__0/O
                         net (fo=1, routed)           0.693    10.697    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_4__0_n_0
    SLICE_X95Y167        LUT6 (Prop_lut6_I1_O)        0.043    10.740 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_2/O
                         net (fo=1, routed)           0.215    10.955    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_2_n_0
    SLICE_X94Y167        LUT6 (Prop_lut6_I0_O)        0.043    10.998 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.998    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_1__0_n_0
    SLICE_X94Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.096    12.398    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X94Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/C
                         clock pessimism              0.274    12.672    
                         clock uncertainty           -0.035    12.637    
    SLICE_X94Y167        FDCE (Setup_fdce_C_D)        0.065    12.702    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.223ns (4.061%)  route 5.268ns (95.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 12.586 - 8.000 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.283     4.846    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X123Y210       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y210       FDRE (Prop_fdre_C_Q)         0.223     5.069 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/Q
                         net (fo=8, routed)           5.268    10.337    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y26         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.284    12.586    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y26         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.132    12.718    
                         clock uncertainty           -0.035    12.682    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543    12.139    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 2.203ns (39.299%)  route 3.403ns (60.701%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.668     5.231    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y18         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     7.031 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.939     7.969    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[5].ram.ram_doutb[8]
    SLICE_X105Y101       LUT6 (Prop_lut6_I5_O)        0.043     8.012 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.012    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_1_n_0
    SLICE_X105Y101       MUXF7 (Prop_muxf7_I0_O)      0.107     8.119 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=1, routed)           0.855     8.974    net_udp_loop_inst1/u_udp/u_udp_tx/dout[13]
    SLICE_X105Y129       LUT6 (Prop_lut6_I5_O)        0.124     9.098 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[5]_i_11__0/O
                         net (fo=1, routed)           0.352     9.450    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[5]_i_11__0_n_0
    SLICE_X104Y129       LUT6 (Prop_lut6_I0_O)        0.043     9.493 f  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[5]_i_9__0/O
                         net (fo=1, routed)           0.925    10.418    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[5]_i_9__0_n_0
    SLICE_X96Y167        LUT6 (Prop_lut6_I4_O)        0.043    10.461 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[5]_i_3__0/O
                         net (fo=1, routed)           0.333    10.793    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[5]_i_3__0_n_0
    SLICE_X93Y167        LUT6 (Prop_lut6_I1_O)        0.043    10.836 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.836    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[5]_i_1__0_n_0
    SLICE_X93Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.096    12.398    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X93Y167        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[5]/C
                         clock pessimism              0.274    12.672    
                         clock uncertainty           -0.035    12.637    
    SLICE_X93Y167        FDCE (Setup_fdce_C_D)        0.034    12.671    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[5]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.388ns (6.780%)  route 5.335ns (93.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 12.385 - 8.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.212     4.775    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X98Y227        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y227        FDRE (Prop_fdre_C_Q)         0.259     5.034 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/Q
                         net (fo=10, routed)          0.848     5.882    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X107Y225       LUT3 (Prop_lut3_I0_O)        0.043     5.925 f  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     6.280    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X107Y225       LUT6 (Prop_lut6_I1_O)        0.043     6.323 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.150     8.474    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.043     8.517 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.981    10.498    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.083    12.385    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.354    12.739    
                         clock uncertainty           -0.035    12.704    
    SLICE_X111Y225       FDCE (Setup_fdce_C_CE)      -0.201    12.503    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.388ns (6.780%)  route 5.335ns (93.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 12.385 - 8.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.212     4.775    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X98Y227        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y227        FDRE (Prop_fdre_C_Q)         0.259     5.034 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/Q
                         net (fo=10, routed)          0.848     5.882    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X107Y225       LUT3 (Prop_lut3_I0_O)        0.043     5.925 f  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     6.280    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X107Y225       LUT6 (Prop_lut6_I1_O)        0.043     6.323 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.150     8.474    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.043     8.517 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.981    10.498    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.083    12.385    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/C
                         clock pessimism              0.354    12.739    
                         clock uncertainty           -0.035    12.704    
    SLICE_X111Y225       FDCE (Setup_fdce_C_CE)      -0.201    12.503    net_udp_loop_inst1/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.388ns (6.780%)  route 5.335ns (93.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 12.385 - 8.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.212     4.775    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X98Y227        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y227        FDRE (Prop_fdre_C_Q)         0.259     5.034 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/Q
                         net (fo=10, routed)          0.848     5.882    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X107Y225       LUT3 (Prop_lut3_I0_O)        0.043     5.925 f  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     6.280    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X107Y225       LUT6 (Prop_lut6_I1_O)        0.043     6.323 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.150     8.474    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.043     8.517 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.981    10.498    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.083    12.385    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/C
                         clock pessimism              0.354    12.739    
                         clock uncertainty           -0.035    12.704    
    SLICE_X111Y225       FDCE (Setup_fdce_C_CE)      -0.201    12.503    net_udp_loop_inst1/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.388ns (6.780%)  route 5.335ns (93.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 12.385 - 8.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.212     4.775    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X98Y227        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y227        FDRE (Prop_fdre_C_Q)         0.259     5.034 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/Q
                         net (fo=10, routed)          0.848     5.882    net_udp_loop_inst1/fifo_data_count[8]
    SLICE_X107Y225       LUT3 (Prop_lut3_I0_O)        0.043     5.925 f  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     6.280    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X107Y225       LUT6 (Prop_lut6_I1_O)        0.043     6.323 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.150     8.474    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.043     8.517 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.981    10.498    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.083    12.385    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/C
                         clock pessimism              0.354    12.739    
                         clock uncertainty           -0.035    12.704    
    SLICE_X111Y225       FDCE (Setup_fdce_C_CE)      -0.201    12.503    net_udp_loop_inst1/start_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (65.063%)  route 0.069ns (34.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.536     1.888    net_udp_loop_inst1/u_udp/u_crc32_d8/gmii_rx_clk
    SLICE_X91Y172        FDPE                                         r  net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y172        FDPE (Prop_fdpe_C_Q)         0.100     1.988 r  net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[30]/Q
                         net (fo=10, routed)          0.069     2.057    net_udp_loop_inst1/u_udp/u_udp_tx/crc_data_reg[30][24]
    SLICE_X90Y172        LUT6 (Prop_lut6_I4_O)        0.028     2.085 r  net_udp_loop_inst1/u_udp/u_udp_tx/crc_data[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.085    net_udp_loop_inst1/u_udp/u_crc32_d8/D[5]
    SLICE_X90Y172        FDPE                                         r  net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.733     2.354    net_udp_loop_inst1/u_udp/u_crc32_d8/gmii_rx_clk
    SLICE_X90Y172        FDPE                                         r  net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[6]/C
                         clock pessimism             -0.455     1.899    
    SLICE_X90Y172        FDPE (Hold_fdpe_C_D)         0.087     1.986    net_udp_loop_inst1/u_udp/u_crc32_d8/crc_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.539     1.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y233       FDRE (Prop_fdre_C_Q)         0.100     1.991 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.046    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.742     2.363    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.472     1.891    
    SLICE_X115Y233       FDRE (Hold_fdre_C_D)         0.049     1.940    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.539     1.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y233       FDRE (Prop_fdre_C_Q)         0.100     1.991 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.046    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.742     2.363    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.472     1.891    
    SLICE_X115Y233       FDRE (Hold_fdre_C_D)         0.047     1.938    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.538     1.890    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y232       FDRE (Prop_fdre_C_Q)         0.100     1.990 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.045    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X115Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.741     2.362    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.472     1.890    
    SLICE_X115Y232       FDRE (Hold_fdre_C_D)         0.047     1.937    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.539     1.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y233       FDRE (Prop_fdre_C_Q)         0.100     1.991 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.046    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.742     2.363    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.472     1.891    
    SLICE_X115Y233       FDRE (Hold_fdre_C_D)         0.047     1.938    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.553     1.905    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X109Y184       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y184       FDRE (Prop_fdre_C_Q)         0.100     2.005 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     2.060    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X109Y184       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.751     2.372    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X109Y184       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.467     1.905    
    SLICE_X109Y184       FDRE (Hold_fdre_C_D)         0.047     1.952    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.539     1.891    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y233       FDRE (Prop_fdre_C_Q)         0.100     1.991 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.046    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.742     2.363    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.472     1.891    
    SLICE_X115Y233       FDRE (Hold_fdre_C_D)         0.044     1.935    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/start_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.528%)  route 0.083ns (39.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.530     1.882    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y225       FDCE (Prop_fdce_C_Q)         0.100     1.982 f  net_udp_loop_inst1/start_cnt_reg[4]/Q
                         net (fo=7, routed)           0.083     2.066    net_udp_loop_inst1/start_cnt_reg_n_0_[4]
    SLICE_X110Y225       LUT6 (Prop_lut6_I1_O)        0.028     2.094 r  net_udp_loop_inst1/start_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.094    net_udp_loop_inst1/start_cnt[3]_i_1_n_0
    SLICE_X110Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.732     2.353    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/C
                         clock pessimism             -0.460     1.893    
    SLICE_X110Y225       FDCE (Hold_fdce_C_D)         0.087     1.980    net_udp_loop_inst1/start_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.666     2.018    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X3Y121         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.100     2.118 r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[25]/Q
                         net (fo=2, routed)           0.090     2.208    net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg_n_0_[25]
    SLICE_X2Y121         LUT2 (Prop_lut2_I0_O)        0.028     2.236 r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t[33]_i_1/O
                         net (fo=1, routed)           0.000     2.236    net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t[33]_i_1_n_0
    SLICE_X2Y121         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.884     2.505    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X2Y121         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[33]/C
                         clock pessimism             -0.476     2.029    
    SLICE_X2Y121         FDCE (Hold_fdce_C_D)         0.087     2.116    net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.104%)  route 0.269ns (72.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.544     1.896    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y175       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y175       FDRE (Prop_fdre_C_Q)         0.100     1.996 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/Q
                         net (fo=32, routed)          0.269     2.265    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[11]
    RAMB36_X3Y35         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.771     2.392    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y35         RAMB36E1                                     r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.437     1.955    
    RAMB36_X3Y35         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.138    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { net_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y45    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y43    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y41    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y49    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y40    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y50    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y44    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y48    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y38    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y46    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y188  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y188  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X114Y229  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X114Y229  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X111Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X111Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X105Y227  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X105Y227  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X116Y228  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X116Y228  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y188  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y188  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X114Y229  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X114Y229  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X114Y229  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X114Y229  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X111Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X111Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X111Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X111Y231  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.330ns (7.733%)  route 3.938ns (92.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.368     2.083    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y325       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.391     8.507    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y325       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[0]/C
                         clock pessimism             -0.652     7.855    
                         clock uncertainty           -0.064     7.791    
    SLICE_X126Y325       FDRE (Setup_fdre_C_R)       -0.281     7.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.330ns (7.733%)  route 3.938ns (92.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.368     2.083    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y325       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.391     8.507    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y325       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[29]/C
                         clock pessimism             -0.652     7.855    
                         clock uncertainty           -0.064     7.791    
    SLICE_X126Y325       FDRE (Setup_fdre_C_R)       -0.281     7.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.330ns (7.733%)  route 3.938ns (92.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.368     2.083    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y325       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.391     8.507    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y325       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
                         clock pessimism             -0.652     7.855    
                         clock uncertainty           -0.064     7.791    
    SLICE_X126Y325       FDRE (Setup_fdre_C_R)       -0.281     7.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.330ns (7.733%)  route 3.938ns (92.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.368     2.083    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y325       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.391     8.507    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y325       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[31]/C
                         clock pessimism             -0.652     7.855    
                         clock uncertainty           -0.064     7.791    
    SLICE_X126Y325       FDRE (Setup_fdre_C_R)       -0.281     7.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.330ns (7.919%)  route 3.837ns (92.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.268     1.983    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.391     8.507    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[26]/C
                         clock pessimism             -0.652     7.855    
                         clock uncertainty           -0.064     7.791    
    SLICE_X126Y324       FDRE (Setup_fdre_C_R)       -0.281     7.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.330ns (7.919%)  route 3.837ns (92.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.268     1.983    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.391     8.507    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[27]/C
                         clock pessimism             -0.652     7.855    
                         clock uncertainty           -0.064     7.791    
    SLICE_X126Y324       FDRE (Setup_fdre_C_R)       -0.281     7.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.330ns (7.919%)  route 3.837ns (92.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.268     1.983    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.391     8.507    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[28]/C
                         clock pessimism             -0.652     7.855    
                         clock uncertainty           -0.064     7.791    
    SLICE_X126Y324       FDRE (Setup_fdre_C_R)       -0.281     7.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.330ns (8.075%)  route 3.756ns (91.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.187     1.902    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X128Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.392     8.508    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X128Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[25]/C
                         clock pessimism             -0.652     7.856    
                         clock uncertainty           -0.064     7.792    
    SLICE_X128Y324       FDRE (Setup_fdre_C_R)       -0.304     7.488    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.330ns (8.100%)  route 3.744ns (91.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.174     1.890    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y323       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.392     8.508    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y323       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[21]/C
                         clock pessimism             -0.652     7.856    
                         clock uncertainty           -0.064     7.792    
    SLICE_X126Y323       FDRE (Setup_fdre_C_R)       -0.281     7.511    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -1.890    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.330ns (8.100%)  route 3.744ns (91.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X111Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y290       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.570    -1.411    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X110Y296       LUT2 (Prop_lut2_I0_O)        0.126    -1.285 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.174     1.890    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X126Y323       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.392     8.508    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X126Y323       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[23]/C
                         clock pessimism             -0.652     7.856    
                         clock uncertainty           -0.064     7.792    
    SLICE_X126Y323       FDRE (Setup_fdre_C_R)       -0.281     7.511    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -1.890    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.333ns (76.555%)  route 0.102ns (23.445%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X145Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/Q
                         net (fo=3, routed)           0.101    -0.326    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]
    SLICE_X145Y297       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142    -0.184 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1_n_0
    SLICE_X145Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.159 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.159    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]_i_1_n_0
    SLICE_X145Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[12]_i_1_n_0
    SLICE_X145Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.092 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.092    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[16]_i_1_n_7
    SLICE_X145Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X145Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.223    -0.229    
    SLICE_X145Y300       FDRE (Hold_fdre_C_D)         0.071    -0.158    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.401%)  route 0.112ns (48.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X108Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.332    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.timeout_i
    SLICE_X108Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.749    -0.687    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X108Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/C
                         clock pessimism              0.243    -0.444    
    SLICE_X108Y249       FDRE (Hold_fdre_C_D)         0.037    -0.407    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.352ns (77.537%)  route 0.102ns (22.463%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.658    -0.527    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X145Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.427 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]/Q
                         net (fo=3, routed)           0.101    -0.326    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]
    SLICE_X145Y297       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142    -0.184 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[4]_i_1_n_0
    SLICE_X145Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.159 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.159    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[8]_i_1_n_0
    SLICE_X145Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.134 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[12]_i_1_n_0
    SLICE_X145Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.073 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[16]_i_1_n_6
    SLICE_X145Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.984    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X145Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.223    -0.229    
    SLICE_X145Y300       FDRE (Hold_fdre_C_D)         0.071    -0.158    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X145Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y295       FDRE (Prop_fdre_C_Q)         0.100    -0.428 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.374    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X145Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X145Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.025    -0.528    
    SLICE_X145Y295       FDRE (Hold_fdre_C_D)         0.047    -0.481    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X143Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y296       FDRE (Prop_fdre_C_Q)         0.100    -0.428 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.374    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X143Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X143Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.025    -0.528    
    SLICE_X143Y296       FDRE (Hold_fdre_C_D)         0.047    -0.481    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.619    -0.566    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X111Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y286       FDRE (Prop_fdre_C_Q)         0.100    -0.466 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.412    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff[0]
    SLICE_X111Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.843    -0.593    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X111Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[1]/C
                         clock pessimism              0.027    -0.566    
    SLICE_X111Y286       FDRE (Hold_fdre_C_D)         0.047    -0.519    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.626    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X117Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.405    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync1
    SLICE_X117Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.850    -0.586    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X117Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism              0.027    -0.559    
    SLICE_X117Y297       FDRE (Hold_fdre_C_D)         0.047    -0.512    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.703    -0.482    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/gt0_drpclk_in
    SLICE_X105Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y301       FDRE (Prop_fdre_C_Q)         0.100    -0.382 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.328    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X105Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.948    -0.488    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/gt0_drpclk_in
    SLICE_X105Y301       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.006    -0.482    
    SLICE_X105Y301       FDRE (Hold_fdre_C_D)         0.047    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X115Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y251       FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.406    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff[0]
    SLICE_X115Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.850    -0.586    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X115Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[1]/C
                         clock pessimism              0.026    -0.560    
    SLICE_X115Y251       FDRE (Hold_fdre_C_D)         0.047    -0.513    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/dest_clk
    SLICE_X119Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y293       FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.406    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff[0]
    SLICE_X119Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.850    -0.586    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/dest_clk
    SLICE_X119Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/C
                         clock pessimism              0.026    -0.560    
    SLICE_X119Y293       FDRE (Hold_fdre_C_D)         0.047    -0.513    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y15  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y14  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1        u_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1    n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X131Y321       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X131Y321       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X126Y325       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X126Y325       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X107Y321       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X107Y321       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X118Y322       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt3_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X118Y322       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt3_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X119Y320       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt4_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X119Y320       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt4_rx_cdrlock_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X117Y293       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X117Y293       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X135Y294       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X135Y294       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X136Y296       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X136Y296       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X115Y293       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X115Y293       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X138Y294       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_reset_done_r_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X138Y294       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_reset_done_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.266ns (4.356%)  route 5.841ns (95.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.638 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.405    -0.511    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X115Y298       LUT6 (Prop_lut6_I2_O)        0.043    -0.468 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[209]_INST_0/O
                         net (fo=10, routed)          4.436     3.968    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/din[57]
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.190     6.638    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.944    
                         clock uncertainty           -0.062     5.881    
    RAMB36_X4Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[11])
                                                     -0.543     5.338    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.266ns (4.370%)  route 5.821ns (95.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 6.628 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.312    -0.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X118Y299       LUT6 (Prop_lut6_I2_O)        0.043    -0.561 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[233]_INST_0/O
                         net (fo=10, routed)          4.509     3.948    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[67]
    RAMB36_X5Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.180     6.628    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.947    
                         clock uncertainty           -0.062     5.884    
    RAMB36_X5Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[4])
                                                     -0.543     5.341    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.341    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 0.266ns (4.422%)  route 5.749ns (95.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 6.624 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.278    -0.638    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X108Y301       LUT6 (Prop_lut6_I2_O)        0.043    -0.595 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[214]_INST_0/O
                         net (fo=10, routed)          4.470     3.876    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[62]
    RAMB36_X4Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.176     6.624    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.943    
                         clock uncertainty           -0.062     5.880    
    RAMB36_X4Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPADIP[1])
                                                     -0.543     5.337    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 0.266ns (4.423%)  route 5.748ns (95.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 6.624 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.405    -0.511    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X115Y298       LUT6 (Prop_lut6_I2_O)        0.043    -0.468 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[209]_INST_0/O
                         net (fo=10, routed)          4.343     3.875    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[57]
    RAMB36_X4Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.176     6.624    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.943    
                         clock uncertainty           -0.062     5.880    
    RAMB36_X4Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[11])
                                                     -0.543     5.337    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.266ns (4.466%)  route 5.690ns (95.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.638 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.188    -0.728    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X111Y297       LUT6 (Prop_lut6_I2_O)        0.043    -0.685 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[210]_INST_0/O
                         net (fo=10, routed)          4.502     3.817    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/din[58]
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.190     6.638    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.944    
                         clock uncertainty           -0.062     5.881    
    RAMB36_X4Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[12])
                                                     -0.543     5.338    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 0.266ns (4.504%)  route 5.640ns (95.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.638 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.316    -0.601    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X114Y296       LUT6 (Prop_lut6_I2_O)        0.043    -0.558 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[208]_INST_0/O
                         net (fo=10, routed)          4.324     3.767    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/din[56]
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.190     6.638    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.944    
                         clock uncertainty           -0.062     5.881    
    RAMB36_X4Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[10])
                                                     -0.543     5.338    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 0.266ns (4.512%)  route 5.630ns (95.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.638 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.287    -0.629    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X115Y297       LUT6 (Prop_lut6_I2_O)        0.043    -0.586 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[212]_INST_0/O
                         net (fo=10, routed)          4.343     3.756    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/din[60]
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.190     6.638    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y38         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.944    
                         clock uncertainty           -0.062     5.881    
    RAMB36_X4Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[14])
                                                     -0.543     5.338    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.338    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.266ns (4.520%)  route 5.619ns (95.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 6.640 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.405    -0.511    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X115Y298       LUT6 (Prop_lut6_I2_O)        0.043    -0.468 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[209]_INST_0/O
                         net (fo=10, routed)          4.214     3.746    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/din[57]
    RAMB36_X4Y39         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.192     6.640    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y39         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.946    
                         clock uncertainty           -0.062     5.883    
    RAMB36_X4Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[11])
                                                     -0.543     5.340    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.266ns (4.532%)  route 5.603ns (95.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 6.640 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.708    -0.208    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[87]_0[0]
    SLICE_X118Y265       LUT6 (Prop_lut6_I2_O)        0.043    -0.165 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[81]_INST_0/O
                         net (fo=10, routed)          3.894     3.730    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/din[21]
    RAMB36_X4Y39         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.192     6.640    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y39         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.695     5.946    
                         clock uncertainty           -0.062     5.883    
    RAMB36_X4Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.543     5.340    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.266ns (4.545%)  route 5.587ns (95.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 6.624 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.440    -2.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y285       FDRE (Prop_fdre_C_Q)         0.223    -1.916 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         1.287    -0.629    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[215]_0[0]
    SLICE_X115Y297       LUT6 (Prop_lut6_I2_O)        0.043    -0.586 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[212]_INST_0/O
                         net (fo=10, routed)          4.300     3.714    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[60]
    RAMB36_X4Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.176     6.624    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y40         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.943    
                         clock uncertainty           -0.062     5.880    
    RAMB36_X4Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[14])
                                                     -0.543     5.337    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.603    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X89Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y271        FDRE (Prop_fdre_C_Q)         0.100    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.096    -0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X90Y272        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.824    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X90Y272        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.041    -0.571    
    SLICE_X90Y272        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.606%)  route 0.104ns (53.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.640    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/clk
    SLICE_X123Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y276       FDRE (Prop_fdre_C_Q)         0.091    -0.454 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.104    -0.350    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/ADDRD5
    SLICE_X122Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.861    -0.575    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/WCLK
    SLICE_X122Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.040    -0.535    
    SLICE_X122Y275       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.415    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.606%)  route 0.104ns (53.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.640    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/clk
    SLICE_X123Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y276       FDRE (Prop_fdre_C_Q)         0.091    -0.454 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.104    -0.350    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/ADDRD5
    SLICE_X122Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.861    -0.575    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/WCLK
    SLICE_X122Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMB/CLK
                         clock pessimism              0.040    -0.535    
    SLICE_X122Y275       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.415    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.606%)  route 0.104ns (53.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.640    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/clk
    SLICE_X123Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y276       FDRE (Prop_fdre_C_Q)         0.091    -0.454 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.104    -0.350    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/ADDRD5
    SLICE_X122Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.861    -0.575    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/WCLK
    SLICE_X122Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMC/CLK
                         clock pessimism              0.040    -0.535    
    SLICE_X122Y275       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.415    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.606%)  route 0.104ns (53.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.640    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/clk
    SLICE_X123Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y276       FDRE (Prop_fdre_C_Q)         0.091    -0.454 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.104    -0.350    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/ADDRD5
    SLICE_X122Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.861    -0.575    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/WCLK
    SLICE_X122Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMD/CLK
                         clock pessimism              0.040    -0.535    
    SLICE_X122Y275       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.415    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (42.000%)  route 0.148ns (58.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.577    -0.608    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X134Y246       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y246       FDRE (Prop_fdre_C_Q)         0.107    -0.501 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][61]/Q
                         net (fo=1, routed)           0.148    -0.354    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X5Y49         RAMB36E1                                     r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.813    -0.624    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y49         RAMB36E1                                     r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    -0.546    
    RAMB36_X5Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.117    -0.429    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][199]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.559%)  route 0.144ns (57.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.622    -0.563    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X106Y295       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y295       FDRE (Prop_fdre_C_Q)         0.107    -0.456 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][199]/Q
                         net (fo=1, routed)           0.144    -0.312    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y59         RAMB36E1                                     r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.878    -0.559    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y59         RAMB36E1                                     r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.058    -0.501    
    RAMB36_X3Y59         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.111    -0.390    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][116]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.488%)  route 0.145ns (57.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.614    -0.571    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X106Y269       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y269       FDRE (Prop_fdre_C_Q)         0.107    -0.464 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][116]/Q
                         net (fo=1, routed)           0.145    -0.320    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y54         RAMB36E1                                     r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.862    -0.575    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y54         RAMB36E1                                     r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.058    -0.517    
    RAMB36_X3Y54         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.119    -0.398    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.735%)  route 0.236ns (70.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.728    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/clk
    SLICE_X123Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y313       FDRE (Prop_fdre_C_Q)         0.100    -0.357 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[3]/Q
                         net (fo=226, routed)         0.236    -0.121    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/ADDRD3
    SLICE_X126Y313       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.973    -0.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/WCLK
    SLICE_X126Y313       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/RAMA/CLK
                         clock pessimism              0.038    -0.425    
    SLICE_X126Y313       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225    -0.200    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.735%)  route 0.236ns (70.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.728    -0.457    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/clk
    SLICE_X123Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y313       FDRE (Prop_fdre_C_Q)         0.100    -0.357 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/wr_addr_reg[3]/Q
                         net (fo=226, routed)         0.236    -0.121    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/ADDRD3
    SLICE_X126Y313       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.973    -0.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/WCLK
    SLICE_X126Y313       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/RAMB/CLK
                         clock pessimism              0.038    -0.425    
    SLICE_X126Y313       RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.225    -0.200    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_24_26/RAMB
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_120_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         4.167       3.399      SLICE_X90Y273        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.337ns (28.810%)  route 0.833ns (71.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.220    -2.359    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDCE (Prop_fdce_C_Q)         0.204    -2.155 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.463    -1.692    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X75Y197        LUT5 (Prop_lut5_I3_O)        0.133    -1.559 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.370    -1.189    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[4]
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.609     2.595    
                         clock uncertainty           -0.058     2.536    
    SLICE_X75Y197        FDCE (Setup_fdce_C_D)       -0.099     2.437    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.373ns (34.798%)  route 0.699ns (65.202%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.220    -2.359    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDCE (Prop_fdce_C_Q)         0.204    -2.155 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.463    -1.692    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X75Y197        LUT2 (Prop_lut2_I1_O)        0.126    -1.566 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk__0/O
                         net (fo=1, routed)           0.236    -1.330    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk__0_n_0
    SLICE_X75Y197        LUT6 (Prop_lut6_I0_O)        0.043    -1.287 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.287    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1_n_0
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism             -0.609     2.595    
                         clock uncertainty           -0.058     2.536    
    SLICE_X75Y197        FDCE (Setup_fdce_C_D)        0.034     2.570    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.338ns (41.624%)  route 0.474ns (58.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.220    -2.359    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDCE (Prop_fdce_C_Q)         0.204    -2.155 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.474    -1.681    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]
    SLICE_X73Y197        LUT2 (Prop_lut2_I0_O)        0.134    -1.547 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.547    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[1]
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.564     2.641    
                         clock uncertainty           -0.058     2.582    
    SLICE_X73Y197        FDCE (Setup_fdce_C_D)        0.058     2.640    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.640    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.266ns (36.139%)  route 0.470ns (63.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.220    -2.359    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.136 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.470    -1.666    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[5]
    SLICE_X75Y197        LUT6 (Prop_lut6_I2_O)        0.043    -1.623 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.623    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[2]
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.609     2.595    
                         clock uncertainty           -0.058     2.536    
    SLICE_X75Y197        FDCE (Setup_fdce_C_D)        0.033     2.569    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.569    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.266ns (36.110%)  route 0.471ns (63.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.220    -2.359    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.136 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.471    -1.666    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X75Y197        LUT6 (Prop_lut6_I5_O)        0.043    -1.623 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.623    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[3]
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.609     2.595    
                         clock uncertainty           -0.058     2.536    
    SLICE_X75Y197        FDCE (Setup_fdce_C_D)        0.034     2.570    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.330ns (48.295%)  route 0.353ns (51.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.219    -2.360    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDCE (Prop_fdce_C_Q)         0.204    -2.156 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.353    -1.803    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]
    SLICE_X73Y197        LUT6 (Prop_lut6_I1_O)        0.126    -1.677 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.677    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[5]
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.609     2.596    
                         clock uncertainty           -0.058     2.537    
    SLICE_X73Y197        FDCE (Setup_fdce_C_D)        0.033     2.570    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.266ns (48.921%)  route 0.278ns (51.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.220    -2.359    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDCE (Prop_fdce_C_Q)         0.223    -2.136 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.278    -1.859    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X73Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.816 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.816    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]_i_1_n_0
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.564     2.641    
                         clock uncertainty           -0.058     2.582    
    SLICE_X73Y197        FDCE (Setup_fdce_C_D)        0.034     2.616    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.616    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  4.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.776%)  route 0.129ns (50.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.540    -0.645    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.545 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.129    -0.416    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[2]
    SLICE_X73Y197        LUT6 (Prop_lut6_I3_O)        0.028    -0.388 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[5]
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.083    -0.612    
    SLICE_X73Y197        FDCE (Hold_fdce_C_D)         0.060    -0.552    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.157ns (65.166%)  route 0.084ns (34.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.540    -0.645    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDCE (Prop_fdce_C_Q)         0.091    -0.554 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.084    -0.470    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]
    SLICE_X75Y197        LUT6 (Prop_lut6_I1_O)        0.066    -0.404 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.404    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[2]
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.051    -0.645    
    SLICE_X75Y197        FDCE (Hold_fdce_C_D)         0.060    -0.585    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.157ns (64.896%)  route 0.085ns (35.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.540    -0.645    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDCE (Prop_fdce_C_Q)         0.091    -0.554 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.085    -0.469    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]
    SLICE_X75Y197        LUT6 (Prop_lut6_I1_O)        0.066    -0.403 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.403    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[3]
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.051    -0.645    
    SLICE_X75Y197        FDCE (Hold_fdce_C_D)         0.060    -0.585    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.129ns (47.299%)  route 0.144ns (52.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.541    -0.644    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.544 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.144    -0.401    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X73Y197        LUT2 (Prop_lut2_I1_O)        0.029    -0.372 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[1]
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.051    -0.644    
    SLICE_X73Y197        FDCE (Hold_fdce_C_D)         0.075    -0.569    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.334%)  route 0.137ns (51.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.540    -0.645    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.545 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.137    -0.409    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg_0
    SLICE_X75Y197        LUT6 (Prop_lut6_I5_O)        0.028    -0.381 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.381    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1_n_0
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.051    -0.645    
    SLICE_X75Y197        FDCE (Hold_fdce_C_D)         0.061    -0.584    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.105%)  route 0.144ns (52.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.541    -0.644    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.544 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.144    -0.401    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X73Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.373 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]_i_1_n_0
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.051    -0.644    
    SLICE_X73Y197        FDCE (Hold_fdce_C_D)         0.060    -0.584    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.130ns (28.010%)  route 0.334ns (71.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.540    -0.645    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.545 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/Q
                         net (fo=5, routed)           0.149    -0.396    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[3]
    SLICE_X75Y197        LUT5 (Prop_lut5_I0_O)        0.030    -0.366 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.185    -0.181    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[4]
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.051    -0.645    
    SLICE_X75Y197        FDCE (Hold_fdce_C_D)         0.007    -0.638    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.457    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    u_clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X73Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X75Y197    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.281ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.664ns (20.010%)  route 2.654ns (79.990%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 18.201 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           1.009     0.527    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X119Y222       LUT6 (Prop_lut6_I4_O)        0.136     0.663 r  capture_en_i_1/O
                         net (fo=2, routed)           0.473     1.136    capture_en_i_1_n_0
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    18.201    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
                         clock pessimism             -0.682    17.519    
                         clock uncertainty           -0.070    17.448    
    SLICE_X121Y224       FDCE (Setup_fdce_C_D)       -0.031    17.417    capture_en_reg
  -------------------------------------------------------------------
                         required time                         17.417    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                 16.281    

Slack (MET) :             16.474ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_en_reg_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.664ns (21.243%)  route 2.462ns (78.757%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 18.201 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           1.009     0.527    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X119Y222       LUT6 (Prop_lut6_I4_O)        0.136     0.663 r  capture_en_i_1/O
                         net (fo=2, routed)           0.281     0.944    capture_en_i_1_n_0
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    18.201    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
                         clock pessimism             -0.682    17.519    
                         clock uncertainty           -0.070    17.448    
    SLICE_X119Y224       FDCE (Setup_fdce_C_D)       -0.031    17.417    capture_en_reg_replica
  -------------------------------------------------------------------
                         required time                         17.417    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                 16.474    

Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.664ns (25.385%)  route 1.952ns (74.615%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           0.369    -0.113    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X110Y251       LUT3 (Prop_lut3_I0_O)        0.136     0.023 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.411     0.433    capture_duration_counter
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.228    18.344    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[5]/C
                         clock pessimism             -0.551    17.793    
                         clock uncertainty           -0.070    17.722    
    SLICE_X109Y253       FDCE (Setup_fdce_C_CE)      -0.201    17.521    capture_duration_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.664ns (25.385%)  route 1.952ns (74.615%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           0.369    -0.113    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X110Y251       LUT3 (Prop_lut3_I0_O)        0.136     0.023 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.411     0.433    capture_duration_counter
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.228    18.344    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[6]/C
                         clock pessimism             -0.551    17.793    
                         clock uncertainty           -0.070    17.722    
    SLICE_X109Y253       FDCE (Setup_fdce_C_CE)      -0.201    17.521    capture_duration_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.664ns (25.385%)  route 1.952ns (74.615%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           0.369    -0.113    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X110Y251       LUT3 (Prop_lut3_I0_O)        0.136     0.023 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.411     0.433    capture_duration_counter
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.228    18.344    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[7]/C
                         clock pessimism             -0.551    17.793    
                         clock uncertainty           -0.070    17.722    
    SLICE_X109Y253       FDCE (Setup_fdce_C_CE)      -0.201    17.521    capture_duration_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.664ns (25.385%)  route 1.952ns (74.615%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           0.369    -0.113    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X110Y251       LUT3 (Prop_lut3_I0_O)        0.136     0.023 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.411     0.433    capture_duration_counter
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.228    18.344    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[8]/C
                         clock pessimism             -0.551    17.793    
                         clock uncertainty           -0.070    17.722    
    SLICE_X109Y253       FDCE (Setup_fdce_C_CE)      -0.201    17.521    capture_duration_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.664ns (25.385%)  route 1.952ns (74.615%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           0.369    -0.113    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X110Y251       LUT3 (Prop_lut3_I0_O)        0.136     0.023 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.411     0.433    capture_duration_counter
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.228    18.344    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[9]/C
                         clock pessimism             -0.551    17.793    
                         clock uncertainty           -0.070    17.722    
    SLICE_X109Y253       FDCE (Setup_fdce_C_CE)      -0.201    17.521    capture_duration_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.234ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.664ns (26.640%)  route 1.829ns (73.360%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           0.369    -0.113    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X110Y251       LUT3 (Prop_lut3_I0_O)        0.136     0.023 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.288     0.310    capture_duration_counter
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.228    18.344    clk_50m
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[1]/C
                         clock pessimism             -0.551    17.793    
                         clock uncertainty           -0.070    17.722    
    SLICE_X108Y253       FDCE (Setup_fdce_C_CE)      -0.178    17.544    capture_duration_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.544    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                 17.234    

Slack (MET) :             17.234ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.664ns (26.640%)  route 1.829ns (73.360%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           0.369    -0.113    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X110Y251       LUT3 (Prop_lut3_I0_O)        0.136     0.023 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.288     0.310    capture_duration_counter
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.228    18.344    clk_50m
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[2]/C
                         clock pessimism             -0.551    17.793    
                         clock uncertainty           -0.070    17.722    
    SLICE_X108Y253       FDCE (Setup_fdce_C_CE)      -0.178    17.544    capture_duration_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         17.544    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                 17.234    

Slack (MET) :             17.234ns  (required time - arrival time)
  Source:                 delay_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.664ns (26.640%)  route 1.829ns (73.360%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.397    -2.182    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.204    -1.978 f  delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.498    -1.481    delay_counter_reg_n_0_[3]
    SLICE_X110Y252       LUT4 (Prop_lut4_I2_O)        0.134    -1.347 f  delay_counter[10]_i_5/O
                         net (fo=1, routed)           0.436    -0.910    delay_counter[10]_i_5_n_0
    SLICE_X111Y251       LUT5 (Prop_lut5_I0_O)        0.138    -0.772 f  delay_counter[10]_i_3/O
                         net (fo=2, routed)           0.238    -0.534    delay_counter[10]_i_3_n_0
    SLICE_X111Y251       LUT2 (Prop_lut2_I1_O)        0.052    -0.482 r  FSM_onehot_capture_state[2]_i_3/O
                         net (fo=5, routed)           0.369    -0.113    FSM_onehot_capture_state[2]_i_3_n_0
    SLICE_X110Y251       LUT3 (Prop_lut3_I0_O)        0.136     0.023 r  capture_duration_counter[10]_i_1/O
                         net (fo=11, routed)          0.288     0.310    capture_duration_counter
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.228    18.344    clk_50m
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[3]/C
                         clock pessimism             -0.551    17.793    
                         clock uncertainty           -0.070    17.722    
    SLICE_X108Y253       FDCE (Setup_fdce_C_CE)      -0.178    17.544    capture_duration_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         17.544    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                 17.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delay_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.010%)  route 0.093ns (41.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.624    -0.561    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y252       FDCE (Prop_fdce_C_Q)         0.100    -0.461 r  delay_counter_reg[1]/Q
                         net (fo=7, routed)           0.093    -0.369    delay_counter_reg_n_0_[1]
    SLICE_X110Y252       LUT6 (Prop_lut6_I2_O)        0.028    -0.341 r  delay_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    delay_counter[4]_i_1_n_0
    SLICE_X110Y252       FDCE                                         r  delay_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X110Y252       FDCE                                         r  delay_counter_reg[4]/C
                         clock pessimism              0.037    -0.550    
    SLICE_X110Y252       FDCE (Hold_fdce_C_D)         0.087    -0.463    delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.939%)  route 0.101ns (44.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.623    -0.562    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y253       FDCE (Prop_fdce_C_Q)         0.100    -0.462 r  capture_duration_counter_reg[8]/Q
                         net (fo=4, routed)           0.101    -0.362    capture_duration_counter_reg_n_0_[8]
    SLICE_X109Y253       LUT6 (Prop_lut6_I1_O)        0.028    -0.334 r  capture_duration_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    capture_duration_counter[9]_i_1_n_0
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.848    -0.588    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[9]/C
                         clock pessimism              0.026    -0.562    
    SLICE_X109Y253       FDCE (Hold_fdce_C_D)         0.061    -0.501    capture_duration_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delay_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.155ns (57.333%)  route 0.115ns (42.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.624    -0.561    clk_50m
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y251       FDCE (Prop_fdce_C_Q)         0.091    -0.470 r  delay_counter_reg[8]/Q
                         net (fo=4, routed)           0.115    -0.355    delay_counter_reg_n_0_[8]
    SLICE_X110Y251       LUT6 (Prop_lut6_I1_O)        0.064    -0.291 r  delay_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    delay_counter[9]_i_1_n_0
    SLICE_X110Y251       FDCE                                         r  delay_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X110Y251       FDCE                                         r  delay_counter_reg[9]/C
                         clock pessimism              0.040    -0.547    
    SLICE_X110Y251       FDCE (Hold_fdce_C_D)         0.087    -0.460    delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.454%)  route 0.103ns (44.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.623    -0.562    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y253       FDCE (Prop_fdce_C_Q)         0.100    -0.462 r  capture_duration_counter_reg[8]/Q
                         net (fo=4, routed)           0.103    -0.360    capture_duration_counter_reg_n_0_[8]
    SLICE_X109Y253       LUT5 (Prop_lut5_I4_O)        0.028    -0.332 r  capture_duration_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    capture_duration_counter[8]_i_1_n_0
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.848    -0.588    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[8]/C
                         clock pessimism              0.026    -0.562    
    SLICE_X109Y253       FDCE (Hold_fdce_C_D)         0.061    -0.501    capture_duration_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 delay_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delay_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.146ns (60.433%)  route 0.096ns (39.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.624    -0.561    clk_50m
    SLICE_X110Y251       FDCE                                         r  delay_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.443 r  delay_counter_reg[9]/Q
                         net (fo=3, routed)           0.096    -0.348    delay_counter_reg_n_0_[9]
    SLICE_X111Y251       LUT4 (Prop_lut4_I1_O)        0.028    -0.320 r  delay_counter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.320    delay_counter[10]_i_2_n_0
    SLICE_X111Y251       FDCE                                         r  delay_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y251       FDCE                                         r  delay_counter_reg[10]/C
                         clock pessimism              0.037    -0.550    
    SLICE_X111Y251       FDCE (Hold_fdce_C_D)         0.060    -0.490    delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 delay_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delay_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.146ns (58.355%)  route 0.104ns (41.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.624    -0.561    clk_50m
    SLICE_X110Y252       FDCE                                         r  delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y252       FDCE (Prop_fdce_C_Q)         0.118    -0.443 r  delay_counter_reg[0]/Q
                         net (fo=8, routed)           0.104    -0.339    delay_counter_reg_n_0_[0]
    SLICE_X111Y252       LUT3 (Prop_lut3_I0_O)        0.028    -0.311 r  delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    delay_counter[1]_i_1_n_0
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[1]/C
                         clock pessimism              0.037    -0.550    
    SLICE_X111Y252       FDCE (Hold_fdce_C_D)         0.060    -0.490    delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.686%)  route 0.131ns (47.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.623    -0.562    clk_50m
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y253       FDCE (Prop_fdce_C_Q)         0.118    -0.444 r  capture_duration_counter_reg[2]/Q
                         net (fo=5, routed)           0.131    -0.313    capture_duration_counter_reg_n_0_[2]
    SLICE_X108Y253       LUT6 (Prop_lut6_I1_O)        0.028    -0.285 r  capture_duration_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    capture_duration_counter[4]_i_1_n_0
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.848    -0.588    clk_50m
    SLICE_X108Y253       FDCE                                         r  capture_duration_counter_reg[4]/C
                         clock pessimism              0.026    -0.562    
    SLICE_X108Y253       FDCE (Hold_fdce_C_D)         0.087    -0.475    capture_duration_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 capture_duration_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_duration_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.067%)  route 0.128ns (49.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.623    -0.562    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y253       FDCE (Prop_fdce_C_Q)         0.100    -0.462 r  capture_duration_counter_reg[7]/Q
                         net (fo=5, routed)           0.128    -0.335    capture_duration_counter_reg_n_0_[7]
    SLICE_X109Y253       LUT6 (Prop_lut6_I5_O)        0.028    -0.307 r  capture_duration_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    capture_duration_counter[7]_i_1_n_0
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.848    -0.588    clk_50m
    SLICE_X109Y253       FDCE                                         r  capture_duration_counter_reg[7]/C
                         clock pessimism              0.026    -0.562    
    SLICE_X109Y253       FDCE (Hold_fdce_C_D)         0.060    -0.502    capture_duration_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 delay_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            delay_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.130ns (46.820%)  route 0.148ns (53.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.624    -0.561    clk_50m
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y251       FDCE (Prop_fdce_C_Q)         0.100    -0.461 r  delay_counter_reg[6]/Q
                         net (fo=6, routed)           0.148    -0.314    delay_counter_reg_n_0_[6]
    SLICE_X109Y251       LUT5 (Prop_lut5_I1_O)        0.030    -0.284 r  delay_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    delay_counter[8]_i_1_n_0
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[8]/C
                         clock pessimism              0.026    -0.561    
    SLICE_X109Y251       FDCE (Hold_fdce_C_D)         0.075    -0.486    delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.543    -0.642    u_TX7332/Clock_Divider_Inst/clk_50
    SLICE_X81Y196        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/Q
                         net (fo=2, routed)           0.136    -0.406    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg_0
    SLICE_X81Y196        LUT5 (Prop_lut5_I4_O)        0.028    -0.378 r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.378    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_i_1_n_0
    SLICE_X81Y196        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.742    -0.694    u_TX7332/Clock_Divider_Inst/clk_50
    SLICE_X81Y196        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
                         clock pessimism              0.052    -0.642    
    SLICE_X81Y196        FDCE (Hold_fdce_C_D)         0.060    -0.582    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y8    u_clk_wiz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X109Y252   capture_duration_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X108Y253   capture_duration_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X109Y253   capture_duration_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X111Y252   delay_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X110Y252   delay_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X109Y251   delay_counter_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X111Y250   syncp_prev_reg/C
Min Period        n/a     FDPE/C              n/a            0.700         20.000      19.300     SLICE_X111Y250   FSM_onehot_capture_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X109Y252   capture_duration_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X109Y252   capture_duration_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X108Y253   capture_duration_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X108Y253   capture_duration_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X109Y253   capture_duration_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X109Y253   capture_duration_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X111Y252   delay_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X111Y252   delay_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X110Y252   delay_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X110Y252   delay_counter_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X111Y250   FSM_onehot_capture_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         10.000      9.650      SLICE_X111Y250   FSM_onehot_capture_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X111Y250   FSM_onehot_capture_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X111Y250   FSM_onehot_capture_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X111Y250   FSM_onehot_capture_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X111Y250   FSM_onehot_capture_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X109Y252   capture_duration_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X109Y252   capture_duration_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X109Y252   capture_duration_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X109Y252   capture_duration_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y9    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.532ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.746ns  (logic 0.204ns (27.342%)  route 0.542ns (72.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X80Y275        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.542     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X74Y275        FDCE (Setup_fdce_C_D)       -0.055     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.767ns  (logic 0.223ns (29.060%)  route 0.544ns (70.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X80Y275        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.544     0.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X75Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X75Y275        FDCE (Setup_fdce_C_D)       -0.005     8.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.950%)  route 0.363ns (64.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X80Y275        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.363     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X75Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X75Y275        FDCE (Setup_fdce_C_D)       -0.090     8.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.859%)  route 0.302ns (56.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X90Y278        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.302     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X88Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X88Y277        FDCE (Setup_fdce_C_D)       -0.090     8.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.613ns  (logic 0.259ns (42.283%)  route 0.354ns (57.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X90Y278        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.354     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X88Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X88Y277        FDCE (Setup_fdce_C_D)       -0.007     8.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.536ns  (logic 0.259ns (48.284%)  route 0.277ns (51.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X90Y279        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X89Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X89Y279        FDCE (Setup_fdce_C_D)       -0.009     8.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.527ns  (logic 0.259ns (49.170%)  route 0.268ns (50.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X90Y278        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.268     0.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X89Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X89Y277        FDCE (Setup_fdce_C_D)       -0.009     8.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.504ns  (logic 0.223ns (44.263%)  route 0.281ns (55.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X81Y275        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.281     0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X81Y274        FDCE (Setup_fdce_C_D)       -0.009     8.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  7.820    





---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.657ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.197%)  route 0.351ns (59.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y233                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X114Y233       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.351     0.587    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X115Y233       FDRE (Setup_fdre_C_D)       -0.089     8.244    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.166%)  route 0.402ns (60.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y233                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X114Y233       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.402     0.661    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X115Y233       FDRE (Setup_fdre_C_D)       -0.010     8.323    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.587ns  (logic 0.236ns (40.177%)  route 0.351ns (59.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y233                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X116Y233       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.351     0.587    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X116Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X116Y234       FDRE (Setup_fdre_C_D)       -0.058     8.275    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.530ns  (logic 0.236ns (44.544%)  route 0.294ns (55.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y233                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X120Y233       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.294     0.530    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X115Y233       FDRE (Setup_fdre_C_D)       -0.089     8.244    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.578%)  route 0.299ns (59.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y232                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X117Y232       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.299     0.503    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X115Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X115Y232       FDRE (Setup_fdre_C_D)       -0.092     8.241    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.539ns  (logic 0.259ns (48.027%)  route 0.280ns (51.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y233                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X116Y233       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.280     0.539    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X115Y233       FDRE (Setup_fdre_C_D)       -0.009     8.324    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.558ns  (logic 0.259ns (46.422%)  route 0.299ns (53.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y233                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X120Y233       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.299     0.558    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X120Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X120Y232       FDRE (Setup_fdre_C_D)        0.021     8.354    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.769%)  route 0.273ns (57.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y235                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X113Y235       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.273     0.477    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X114Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X114Y235       FDRE (Setup_fdre_C_D)       -0.057     8.276    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.831ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y234                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X117Y234       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.300     0.523    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X116Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X116Y234       FDRE (Setup_fdre_C_D)        0.021     8.354    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  7.831    

Slack (MET) :             7.831ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y232                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X117Y232       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.300     0.523    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X116Y232       FDRE (Setup_fdre_C_D)        0.021     8.354    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  7.831    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.076ns  (logic 0.194ns (3.193%)  route 5.882ns (96.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 25.892 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          3.912    23.334    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I0_O)        0.035    23.369 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           1.970    25.339    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X105Y210       LUT4 (Prop_lut4_I0_O)        0.035    25.374 r  net_udp_loop_inst1/udp_number[5]_i_1/O
                         net (fo=1, routed)           0.000    25.374    net_udp_loop_inst1/p_0_in[5]
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.540    25.892    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/C
                         clock pessimism              0.000    25.892    
                         clock uncertainty           -0.153    25.739    
    SLICE_X105Y210       FDCE (Setup_fdce_C_D)        0.031    25.770    net_udp_loop_inst1/udp_number_reg[5]
  -------------------------------------------------------------------
                         required time                         25.770    
                         arrival time                         -25.374    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.073ns  (logic 0.194ns (3.194%)  route 5.879ns (96.806%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 25.892 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          3.912    23.334    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I0_O)        0.035    23.369 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           1.967    25.336    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X105Y210       LUT6 (Prop_lut6_I0_O)        0.035    25.371 r  net_udp_loop_inst1/udp_number[4]_i_1/O
                         net (fo=1, routed)           0.000    25.371    net_udp_loop_inst1/p_0_in[4]
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.540    25.892    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/C
                         clock pessimism              0.000    25.892    
                         clock uncertainty           -0.153    25.739    
    SLICE_X105Y210       FDCE (Setup_fdce_C_D)        0.031    25.770    net_udp_loop_inst1/udp_number_reg[4]
  -------------------------------------------------------------------
                         required time                         25.770    
                         arrival time                         -25.371    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.064ns  (logic 0.194ns (3.199%)  route 5.870ns (96.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 25.892 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          3.912    23.334    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I0_O)        0.035    23.369 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           1.958    25.327    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X105Y210       LUT2 (Prop_lut2_I0_O)        0.035    25.362 r  net_udp_loop_inst1/udp_number[0]_i_1/O
                         net (fo=1, routed)           0.000    25.362    net_udp_loop_inst1/p_0_in[0]
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.540    25.892    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/C
                         clock pessimism              0.000    25.892    
                         clock uncertainty           -0.153    25.739    
    SLICE_X105Y210       FDCE (Setup_fdce_C_D)        0.032    25.771    net_udp_loop_inst1/udp_number_reg[0]
  -------------------------------------------------------------------
                         required time                         25.771    
                         arrival time                         -25.362    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.064ns  (logic 0.194ns (3.199%)  route 5.870ns (96.801%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 25.892 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          3.912    23.334    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I0_O)        0.035    23.369 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           1.958    25.327    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X105Y210       LUT6 (Prop_lut6_I0_O)        0.035    25.362 r  net_udp_loop_inst1/udp_number[7]_i_1/O
                         net (fo=1, routed)           0.000    25.362    net_udp_loop_inst1/p_0_in[7]
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.540    25.892    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[7]/C
                         clock pessimism              0.000    25.892    
                         clock uncertainty           -0.153    25.739    
    SLICE_X105Y210       FDCE (Setup_fdce_C_D)        0.032    25.771    net_udp_loop_inst1/udp_number_reg[7]
  -------------------------------------------------------------------
                         required time                         25.771    
                         arrival time                         -25.362    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.078ns  (logic 0.196ns (3.225%)  route 5.882ns (96.775%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 25.892 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          3.912    23.334    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I0_O)        0.035    23.369 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           1.970    25.339    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X105Y210       LUT5 (Prop_lut5_I0_O)        0.037    25.376 r  net_udp_loop_inst1/udp_number[6]_i_1/O
                         net (fo=1, routed)           0.000    25.376    net_udp_loop_inst1/p_0_in[6]
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.540    25.892    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/C
                         clock pessimism              0.000    25.892    
                         clock uncertainty           -0.153    25.739    
    SLICE_X105Y210       FDCE (Setup_fdce_C_D)        0.049    25.788    net_udp_loop_inst1/udp_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.788    
                         arrival time                         -25.376    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_sequence_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.028ns  (logic 0.159ns (2.638%)  route 5.869ns (97.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 25.881 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          5.869    25.290    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X105Y224       LUT6 (Prop_lut6_I4_O)        0.035    25.325 r  net_udp_loop_inst1/udp_sequence[1]_i_1/O
                         net (fo=1, routed)           0.000    25.325    net_udp_loop_inst1/udp_sequence[1]_i_1_n_0
    SLICE_X105Y224       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.529    25.881    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y224       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/C
                         clock pessimism              0.000    25.881    
                         clock uncertainty           -0.153    25.728    
    SLICE_X105Y224       FDCE (Setup_fdce_C_D)        0.032    25.760    net_udp_loop_inst1/udp_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         25.760    
                         arrival time                         -25.325    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.028ns  (logic 0.159ns (2.638%)  route 5.869ns (97.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 25.882 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          5.869    25.290    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X105Y223       LUT3 (Prop_lut3_I0_O)        0.035    25.325 r  net_udp_loop_inst1/tx_byte_num[5]_i_1/O
                         net (fo=1, routed)           0.000    25.325    net_udp_loop_inst1/tx_byte_num[5]_i_1_n_0
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.530    25.882    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[5]/C
                         clock pessimism              0.000    25.882    
                         clock uncertainty           -0.153    25.729    
    SLICE_X105Y223       FDCE (Setup_fdce_C_D)        0.031    25.760    net_udp_loop_inst1/tx_byte_num_reg[5]
  -------------------------------------------------------------------
                         required time                         25.760    
                         arrival time                         -25.325    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.030ns  (logic 0.161ns (2.670%)  route 5.869ns (97.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 25.882 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          5.869    25.290    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X105Y223       LUT3 (Prop_lut3_I0_O)        0.037    25.327 r  net_udp_loop_inst1/tx_byte_num[7]_i_1/O
                         net (fo=1, routed)           0.000    25.327    net_udp_loop_inst1/tx_byte_num[7]_i_1_n_0
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.530    25.882    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[7]/C
                         clock pessimism              0.000    25.882    
                         clock uncertainty           -0.153    25.729    
    SLICE_X105Y223       FDCE (Setup_fdce_C_D)        0.049    25.778    net_udp_loop_inst1/tx_byte_num_reg[7]
  -------------------------------------------------------------------
                         required time                         25.778    
                         arrival time                         -25.327    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_sequence_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.012ns  (logic 0.159ns (2.645%)  route 5.853ns (97.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 25.881 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 r  capture_en_reg/Q
                         net (fo=11, routed)          5.853    25.274    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I4_O)        0.035    25.309 r  net_udp_loop_inst1/udp_sequence[0]_i_1/O
                         net (fo=1, routed)           0.000    25.309    net_udp_loop_inst1/udp_sequence[0]_i_1_n_0
    SLICE_X106Y224       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.529    25.881    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X106Y224       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[0]/C
                         clock pessimism              0.000    25.881    
                         clock uncertainty           -0.153    25.728    
    SLICE_X106Y224       FDCE (Setup_fdce_C_D)        0.054    25.782    net_udp_loop_inst1/udp_sequence_reg[0]
  -------------------------------------------------------------------
                         required time                         25.782    
                         arrival time                         -25.309    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (eth_rxc rise@24.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.840ns  (logic 0.161ns (2.757%)  route 5.679ns (97.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 25.882 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 19.298 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    20.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    17.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    18.534    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    18.564 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.734    19.298    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.124    19.422 f  capture_en_reg/Q
                         net (fo=11, routed)          3.719    23.140    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X108Y224       LUT3 (Prop_lut3_I0_O)        0.037    23.177 r  net_udp_loop_inst1/tx_byte_num[8]_i_1/O
                         net (fo=1, routed)           1.960    25.138    net_udp_loop_inst1/tx_byte_num[8]_i_1_n_0
    SLICE_X106Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   24.000    24.000 r  
    U27                                               0.000    24.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    24.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    24.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    25.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    25.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.530    25.882    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X106Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[8]/C
                         clock pessimism              0.000    25.882    
                         clock uncertainty           -0.153    25.729    
    SLICE_X106Y223       FDCE (Setup_fdce_C_D)       -0.059    25.670    net_udp_loop_inst1/tx_byte_num_reg[8]
  -------------------------------------------------------------------
                         required time                         25.670    
                         arrival time                         -25.138    
  -------------------------------------------------------------------
                         slack                                  0.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 0.250ns (3.569%)  route 6.754ns (96.430%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 r  capture_en_reg/Q
                         net (fo=11, routed)          3.262     1.641    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X107Y225       LUT6 (Prop_lut6_I2_O)        0.036     1.677 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.836     3.514    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.036     3.550 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.655     5.204    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X110Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.218     4.781    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.153     4.934    
    SLICE_X110Y225       FDCE (Hold_fdce_C_CE)        0.040     4.974    net_udp_loop_inst1/start_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.974    
                         arrival time                           5.204    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.250ns (3.560%)  route 6.773ns (96.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 r  capture_en_reg/Q
                         net (fo=11, routed)          3.262     1.641    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X107Y225       LUT6 (Prop_lut6_I2_O)        0.036     1.677 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.836     3.514    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.036     3.550 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.674     5.224    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.218     4.781    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.153     4.934    
    SLICE_X111Y225       FDCE (Hold_fdce_C_CE)        0.028     4.962    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.962    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.250ns (3.560%)  route 6.773ns (96.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 r  capture_en_reg/Q
                         net (fo=11, routed)          3.262     1.641    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X107Y225       LUT6 (Prop_lut6_I2_O)        0.036     1.677 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.836     3.514    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.036     3.550 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.674     5.224    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.218     4.781    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.153     4.934    
    SLICE_X111Y225       FDCE (Hold_fdce_C_CE)        0.028     4.962    net_udp_loop_inst1/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.962    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.250ns (3.560%)  route 6.773ns (96.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 r  capture_en_reg/Q
                         net (fo=11, routed)          3.262     1.641    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X107Y225       LUT6 (Prop_lut6_I2_O)        0.036     1.677 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.836     3.514    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.036     3.550 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.674     5.224    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.218     4.781    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.153     4.934    
    SLICE_X111Y225       FDCE (Hold_fdce_C_CE)        0.028     4.962    net_udp_loop_inst1/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.962    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.250ns (3.560%)  route 6.773ns (96.440%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 r  capture_en_reg/Q
                         net (fo=11, routed)          3.262     1.641    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X107Y225       LUT6 (Prop_lut6_I2_O)        0.036     1.677 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.836     3.514    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X106Y225       LUT5 (Prop_lut5_I2_O)        0.036     3.550 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           1.674     5.224    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.218     4.781    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y225       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.153     4.934    
    SLICE_X111Y225       FDCE (Hold_fdce_C_CE)        0.028     4.962    net_udp_loop_inst1/start_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.962    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.250ns (3.394%)  route 7.116ns (96.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 f  capture_en_reg/Q
                         net (fo=11, routed)          5.002     3.381    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I0_O)        0.036     3.417 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           2.114     5.531    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X107Y210       LUT3 (Prop_lut3_I0_O)        0.036     5.567 r  net_udp_loop_inst1/udp_number[1]_i_1/O
                         net (fo=1, routed)           0.000     5.567    net_udp_loop_inst1/p_0_in[1]
    SLICE_X107Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.233     4.796    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X107Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[1]/C
                         clock pessimism              0.000     4.796    
                         clock uncertainty            0.153     4.949    
    SLICE_X107Y210       FDCE (Hold_fdce_C_D)         0.154     5.103    net_udp_loop_inst1/udp_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.103    
                         arrival time                           5.567    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 0.250ns (3.393%)  route 7.117ns (96.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 f  capture_en_reg/Q
                         net (fo=11, routed)          5.002     3.381    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I0_O)        0.036     3.417 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           2.115     5.532    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X107Y210       LUT4 (Prop_lut4_I0_O)        0.036     5.568 r  net_udp_loop_inst1/udp_number[2]_i_1/O
                         net (fo=1, routed)           0.000     5.568    net_udp_loop_inst1/p_0_in[2]
    SLICE_X107Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.233     4.796    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X107Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[2]/C
                         clock pessimism              0.000     4.796    
                         clock uncertainty            0.153     4.949    
    SLICE_X107Y210       FDCE (Hold_fdce_C_D)         0.153     5.102    net_udp_loop_inst1/udp_number_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.102    
                         arrival time                           5.568    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.258ns (3.498%)  route 7.117ns (96.502%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 f  capture_en_reg/Q
                         net (fo=11, routed)          5.002     3.381    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X106Y224       LUT6 (Prop_lut6_I0_O)        0.036     3.417 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=9, routed)           2.115     5.532    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X107Y210       LUT5 (Prop_lut5_I0_O)        0.044     5.576 r  net_udp_loop_inst1/udp_number[3]_i_1/O
                         net (fo=1, routed)           0.000     5.576    net_udp_loop_inst1/p_0_in[3]
    SLICE_X107Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.233     4.796    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X107Y210       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/C
                         clock pessimism              0.000     4.796    
                         clock uncertainty            0.153     4.949    
    SLICE_X107Y210       FDCE (Hold_fdce_C_D)         0.160     5.109    net_udp_loop_inst1/udp_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.109    
                         arrival time                           5.576    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 0.250ns (3.367%)  route 7.174ns (96.633%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        6.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 f  capture_en_reg/Q
                         net (fo=11, routed)          4.759     3.137    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X108Y224       LUT2 (Prop_lut2_I1_O)        0.036     3.173 r  net_udp_loop_inst1/udp_sequence[0]_i_4/O
                         net (fo=7, routed)           2.416     5.589    net_udp_loop_inst1/udp_sequence[0]_i_4_n_0
    SLICE_X105Y223       LUT6 (Prop_lut6_I5_O)        0.036     5.625 r  net_udp_loop_inst1/tx_byte_num[6]_i_1/O
                         net (fo=1, routed)           0.000     5.625    net_udp_loop_inst1/tx_byte_num[6]_i_1_n_0
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.217     4.780    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[6]/C
                         clock pessimism              0.000     4.780    
                         clock uncertainty            0.153     4.933    
    SLICE_X105Y223       FDCE (Hold_fdce_C_D)         0.154     5.087    net_udp_loop_inst1/tx_byte_num_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.087    
                         arrival time                           5.625    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 0.254ns (3.411%)  route 7.193ns (96.589%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        6.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.085    -1.799    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.178    -1.621 f  capture_en_reg/Q
                         net (fo=11, routed)          4.759     3.137    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X108Y224       LUT2 (Prop_lut2_I1_O)        0.036     3.173 r  net_udp_loop_inst1/udp_sequence[0]_i_4/O
                         net (fo=7, routed)           2.435     5.608    net_udp_loop_inst1/udp_sequence[0]_i_4_n_0
    SLICE_X105Y223       LUT3 (Prop_lut3_I2_O)        0.040     5.648 r  net_udp_loop_inst1/tx_byte_num[9]_i_1/O
                         net (fo=1, routed)           0.000     5.648    net_udp_loop_inst1/tx_byte_num[9]_i_1_n_0
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.217     4.780    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X105Y223       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[9]/C
                         clock pessimism              0.000     4.780    
                         clock uncertainty            0.153     4.933    
    SLICE_X105Y223       FDCE (Hold_fdce_C_D)         0.160     5.093    net_udp_loop_inst1/tx_byte_num_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.093    
                         arrival time                           5.648    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.376ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.060%)  route 0.362ns (63.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y277                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X89Y277        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.362     0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X90Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y280        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                 32.376    

Slack (MET) :             32.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.562ns  (logic 0.204ns (36.329%)  route 0.358ns (63.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y277                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X89Y277        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X90Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y279        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                 32.379    

Slack (MET) :             32.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.623ns  (logic 0.223ns (35.775%)  route 0.400ns (64.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X81Y274        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.400     0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y275        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                 32.398    

Slack (MET) :             32.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.496ns  (logic 0.204ns (41.168%)  route 0.292ns (58.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X81Y274        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.292     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X81Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y275        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 32.414    

Slack (MET) :             32.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.178%)  route 0.280ns (57.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X81Y274        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.280     0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X80Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y275        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 32.426    

Slack (MET) :             32.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.591ns  (logic 0.223ns (37.724%)  route 0.368ns (62.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X88Y277        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.368     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X90Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y280        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 32.430    

Slack (MET) :             32.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.824%)  route 0.286ns (56.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y274                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X81Y274        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.286     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X81Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y275        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                 32.482    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.505ns  (logic 0.223ns (44.122%)  route 0.282ns (55.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y277                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X89Y277        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.282     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X90Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y279        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 32.516    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.311ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.599ns  (logic 0.236ns (39.380%)  route 0.363ns (60.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y229                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X114Y229       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.363     0.599    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X115Y229       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y229       FDRE (Setup_fdre_C_D)       -0.090     7.910    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.663ns  (logic 0.259ns (39.048%)  route 0.404ns (60.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y229                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X114Y229       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.404     0.663    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X115Y229       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y229       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.532ns  (logic 0.236ns (44.401%)  route 0.296ns (55.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y228                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X116Y228       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.296     0.532    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X117Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y228       FDRE (Setup_fdre_C_D)       -0.092     7.908    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.497ns  (logic 0.204ns (41.026%)  route 0.293ns (58.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y231                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X111Y231       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.293     0.497    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X111Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y230       FDRE (Setup_fdre_C_D)       -0.093     7.907    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y227                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X105Y227       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.299     0.503    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X104Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y227       FDRE (Setup_fdre_C_D)       -0.061     7.939    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.504ns  (logic 0.236ns (46.793%)  route 0.268ns (53.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y228                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X116Y228       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.268     0.504    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X116Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y226       FDRE (Setup_fdre_C_D)       -0.059     7.941    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.820%)  route 0.323ns (59.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y223                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X117Y223       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.323     0.546    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X117Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y222       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.558ns  (logic 0.259ns (46.390%)  route 0.299ns (53.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y228                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X116Y228       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.299     0.558    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X116Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y227       FDRE (Setup_fdre_C_D)        0.021     8.021    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.559ns  (logic 0.259ns (46.339%)  route 0.300ns (53.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y228                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X116Y228       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.300     0.559    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X116Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y227       FDRE (Setup_fdre_C_D)        0.022     8.022    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.223%)  route 0.293ns (56.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y231                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X111Y231       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.293     0.516    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X111Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y230       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  7.475    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.194ns,  Total Violation       -0.228ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_100_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        1.348ns  (logic 0.223ns (16.548%)  route 1.125ns (83.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 39.983 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.206ns = ( 37.794 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    37.794    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    38.017 r  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.125    39.141    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/TRIGGER_I[260]
    SLICE_X56Y263        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201    39.983    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y263        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/CLK
                         clock pessimism             -0.830    39.153    
                         clock uncertainty           -0.184    38.970    
    SLICE_X56Y263        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022    38.948    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                         -39.141    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_100_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        1.254ns  (logic 0.266ns (21.207%)  route 0.988ns (78.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns = ( 39.994 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.206ns = ( 37.794 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    37.794    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    38.017 r  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          0.988    39.005    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
    SLICE_X93Y265        LUT2 (Prop_lut2_I0_O)        0.043    39.048 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M_i_1/O
                         net (fo=1, routed)           0.000    39.048    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X93Y265        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.212    39.994    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X93Y265        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.830    39.164    
                         clock uncertainty           -0.184    38.981    
    SLICE_X93Y265        FDRE (Setup_fdre_C_D)        0.033    39.014    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         39.014    
                         arrival time                         -39.048    
  -------------------------------------------------------------------
                         slack                                 -0.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.128ns (19.623%)  route 0.524ns (80.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.605    -0.580    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 r  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          0.524     0.044    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
    SLICE_X93Y265        LUT2 (Prop_lut2_I0_O)        0.028     0.072 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M_i_1/O
                         net (fo=1, routed)           0.000     0.072    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X93Y265        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.833    -0.603    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X93Y265        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.322    -0.281    
                         clock uncertainty            0.184    -0.098    
    SLICE_X93Y265        FDRE (Hold_fdre_C_D)         0.060    -0.038    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.100ns (14.502%)  route 0.590ns (85.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.605    -0.580    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 r  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          0.590     0.109    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/TRIGGER_I[260]
    SLICE_X56Y263        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.828    -0.608    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y263        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/CLK
                         clock pessimism              0.322    -0.286    
                         clock uncertainty            0.184    -0.103    
    SLICE_X56Y263        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.001    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :          264  Failing Endpoints,  Worst Slack       -1.381ns,  Total Violation     -250.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.381ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.210ns  (logic 0.309ns (13.979%)  route 1.901ns (86.021%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 39.895 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.630    38.939    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y207       LUT2 (Prop_lut2_I0_O)        0.043    38.982 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__3/O
                         net (fo=10, routed)          0.869    39.851    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]
    RAMB36_X3Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.113    39.895    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.065    
                         clock uncertainty           -0.190    38.875    
    RAMB36_X3Y44         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404    38.471    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -39.851    
  -------------------------------------------------------------------
                         slack                                 -1.381    

Slack (VIOLATED) :        -1.379ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.284ns  (logic 0.309ns (13.529%)  route 1.975ns (86.471%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 39.970 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.557    38.866    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y217       LUT2 (Prop_lut2_I0_O)        0.043    38.909 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0/O
                         net (fo=10, routed)          1.016    39.925    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.188    39.970    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.140    
                         clock uncertainty           -0.190    38.950    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.404    38.546    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                         -39.925    
  -------------------------------------------------------------------
                         slack                                 -1.379    

Slack (VIOLATED) :        -1.379ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.284ns  (logic 0.309ns (13.529%)  route 1.975ns (86.471%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 39.970 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.557    38.866    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y217       LUT2 (Prop_lut2_I0_O)        0.043    38.909 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0/O
                         net (fo=10, routed)          1.016    39.925    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.188    39.970    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.140    
                         clock uncertainty           -0.190    38.950    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.404    38.546    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                         -39.925    
  -------------------------------------------------------------------
                         slack                                 -1.379    

Slack (VIOLATED) :        -1.338ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.243ns  (logic 0.309ns (13.774%)  route 1.934ns (86.225%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 39.970 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.557    38.866    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y217       LUT2 (Prop_lut2_I0_O)        0.043    38.909 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0/O
                         net (fo=10, routed)          0.975    39.884    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.188    39.970    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.140    
                         clock uncertainty           -0.190    38.950    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.404    38.546    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                         -39.884    
  -------------------------------------------------------------------
                         slack                                 -1.338    

Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.167ns  (logic 0.309ns (14.258%)  route 1.858ns (85.742%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 39.895 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.630    38.939    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y207       LUT2 (Prop_lut2_I0_O)        0.043    38.982 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__3/O
                         net (fo=10, routed)          0.826    39.808    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]
    RAMB36_X3Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.113    39.895    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.065    
                         clock uncertainty           -0.190    38.875    
    RAMB36_X3Y44         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404    38.471    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -39.808    
  -------------------------------------------------------------------
                         slack                                 -1.337    

Slack (VIOLATED) :        -1.336ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.241ns  (logic 0.309ns (13.790%)  route 1.932ns (86.210%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 39.970 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.557    38.866    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y217       LUT2 (Prop_lut2_I0_O)        0.043    38.909 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0/O
                         net (fo=10, routed)          0.973    39.881    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.188    39.970    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.140    
                         clock uncertainty           -0.190    38.950    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.404    38.546    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                         -39.881    
  -------------------------------------------------------------------
                         slack                                 -1.336    

Slack (VIOLATED) :        -1.336ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.241ns  (logic 0.309ns (13.790%)  route 1.932ns (86.210%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 39.970 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.557    38.866    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y217       LUT2 (Prop_lut2_I0_O)        0.043    38.909 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0/O
                         net (fo=10, routed)          0.973    39.881    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.188    39.970    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.140    
                         clock uncertainty           -0.190    38.950    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.404    38.546    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                         -39.881    
  -------------------------------------------------------------------
                         slack                                 -1.336    

Slack (VIOLATED) :        -1.295ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.200ns  (logic 0.309ns (14.046%)  route 1.891ns (85.954%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 39.970 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.557    38.866    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y217       LUT2 (Prop_lut2_I0_O)        0.043    38.909 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0/O
                         net (fo=10, routed)          0.932    39.841    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.188    39.970    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y37         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.140    
                         clock uncertainty           -0.190    38.950    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.404    38.546    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                         -39.841    
  -------------------------------------------------------------------
                         slack                                 -1.295    

Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.182ns  (logic 0.309ns (14.159%)  route 1.873ns (85.841%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 39.961 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.501    38.809    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y222       LUT2 (Prop_lut2_I0_O)        0.043    38.852 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=6, routed)           0.971    39.823    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y48         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.179    39.961    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y48         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    39.131    
                         clock uncertainty           -0.190    38.941    
    RAMB36_X5Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    38.537    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -39.823    
  -------------------------------------------------------------------
                         slack                                 -1.286    

Slack (VIOLATED) :        -1.276ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@41.667ns - clk_50_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.168ns  (logic 0.309ns (14.253%)  route 1.859ns (85.747%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 39.957 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 37.641 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AG10                                              0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    40.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    41.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    34.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    36.328    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    36.421 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    37.641    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.223    37.864 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.402    38.265    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.043    38.308 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.635    38.944    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y222       LUT2 (Prop_lut2_I0_O)        0.043    38.987 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__8/O
                         net (fo=10, routed)          0.822    39.809    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]
    RAMB36_X4Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    AG10                                              0.000    41.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    42.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    43.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    36.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    38.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    38.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.175    39.957    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y41         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    39.127    
                         clock uncertainty           -0.190    38.937    
    RAMB36_X4Y41         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.404    38.533    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                         -39.809    
  -------------------------------------------------------------------
                         slack                                 -1.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.156ns (20.636%)  route 0.600ns (79.364%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.209    -0.119    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X121Y223       LUT5 (Prop_lut5_I0_O)        0.028    -0.091 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__4/O
                         net (fo=3, routed)           0.194     0.103    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.795    -0.642    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.320    
                         clock uncertainty            0.190    -0.130    
    RAMB36_X4Y44         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.034    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.156ns (20.432%)  route 0.608ns (79.568%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.232    -0.096    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X118Y227       LUT2 (Prop_lut2_I0_O)        0.028    -0.068 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=2, routed)           0.178     0.110    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y45         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.795    -0.642    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y45         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    -0.320    
                         clock uncertainty            0.190    -0.130    
    RAMB36_X4Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089    -0.041    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.156ns (22.132%)  route 0.549ns (77.868%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.351     0.023    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/wr_en
    SLICE_X120Y222       LUT4 (Prop_lut4_I0_O)        0.028     0.051 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     0.051    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1_n_0
    SLICE_X120Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.737    -0.699    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X120Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.322    -0.377    
                         clock uncertainty            0.190    -0.187    
    SLICE_X120Y222       FDRE (Hold_fdre_C_D)         0.087    -0.100    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.156ns (19.353%)  route 0.650ns (80.647%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.233    -0.094    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X119Y225       LUT2 (Prop_lut2_I0_O)        0.028    -0.066 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_31_LOPT_REMAP/O
                         net (fo=1, routed)           0.219     0.153    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_31
    RAMB36_X4Y45         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.795    -0.642    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y45         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    -0.320    
                         clock uncertainty            0.190    -0.130    
    RAMB36_X4Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.034    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.156ns (18.876%)  route 0.670ns (81.124%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.296    -0.032    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y222       LUT2 (Prop_lut2_I0_O)        0.028    -0.004 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=6, routed)           0.177     0.173    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.795    -0.642    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.320    
                         clock uncertainty            0.190    -0.130    
    RAMB36_X4Y44         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                      0.089    -0.041    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.156ns (18.081%)  route 0.707ns (81.919%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.296    -0.032    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y222       LUT2 (Prop_lut2_I0_O)        0.028    -0.004 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=6, routed)           0.213     0.209    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.795    -0.642    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.320    
                         clock uncertainty            0.190    -0.130    
    RAMB36_X4Y44         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                      0.089    -0.041    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.156ns (18.080%)  route 0.707ns (81.920%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.215    -0.113    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y225       LUT2 (Prop_lut2_I0_O)        0.028    -0.085 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__2/O
                         net (fo=10, routed)          0.294     0.209    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.795    -0.642    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.320    
                         clock uncertainty            0.190    -0.130    
    RAMB36_X4Y44         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                      0.089    -0.041    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.156ns (18.080%)  route 0.707ns (81.920%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.215    -0.113    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X119Y225       LUT2 (Prop_lut2_I0_O)        0.028    -0.085 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__2/O
                         net (fo=10, routed)          0.294     0.209    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.795    -0.642    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.320    
                         clock uncertainty            0.190    -0.130    
    RAMB36_X4Y44         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                      0.089    -0.041    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.156ns (17.497%)  route 0.736ns (82.503%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.242    -0.086    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X121Y222       LUT5 (Prop_lut5_I0_O)        0.028    -0.058 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__5/O
                         net (fo=3, routed)           0.296     0.238    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.800    -0.637    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.315    
                         clock uncertainty            0.190    -0.125    
    RAMB36_X4Y43         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.029    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.156ns (21.041%)  route 0.585ns (78.959%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.532    -0.653    clk_50m
    SLICE_X119Y224       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y224       FDCE (Prop_fdce_C_Q)         0.100    -0.553 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.198    -0.356    capture_en_O_OBUF_repN
    SLICE_X121Y223       LUT2 (Prop_lut2_I1_O)        0.028    -0.328 r  fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.218    -0.110    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X118Y223       LUT2 (Prop_lut2_I0_O)        0.028    -0.082 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.170     0.088    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X119Y223       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.735    -0.701    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y223       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.322    -0.379    
                         clock uncertainty            0.190    -0.189    
    SLICE_X119Y223       FDRE (Hold_fdre_C_CE)        0.010    -0.179    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.223ns (7.072%)  route 2.930ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.930     0.947    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X110Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226     8.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X110Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/C
                         clock pessimism             -0.572     7.770    
                         clock uncertainty           -0.064     7.706    
    SLICE_X110Y291       FDPE (Recov_fdpe_C_PRE)     -0.187     7.519    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.223ns (7.072%)  route 2.930ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.930     0.947    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X110Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226     8.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X110Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/C
                         clock pessimism             -0.572     7.770    
                         clock uncertainty           -0.064     7.706    
    SLICE_X110Y291       FDPE (Recov_fdpe_C_PRE)     -0.187     7.519    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.223ns (7.072%)  route 2.930ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.930     0.947    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X110Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226     8.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X110Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[3]/C
                         clock pessimism             -0.572     7.770    
                         clock uncertainty           -0.064     7.706    
    SLICE_X110Y291       FDPE (Recov_fdpe_C_PRE)     -0.187     7.519    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[3]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.223ns (7.072%)  route 2.930ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.930     0.947    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X110Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226     8.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X110Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/C
                         clock pessimism             -0.572     7.770    
                         clock uncertainty           -0.064     7.706    
    SLICE_X110Y291       FDPE (Recov_fdpe_C_PRE)     -0.187     7.519    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]
  -------------------------------------------------------------------
                         required time                          7.519    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.223ns (7.072%)  route 2.930ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.930     0.947    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X110Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226     8.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X110Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[2]/C
                         clock pessimism             -0.572     7.770    
                         clock uncertainty           -0.064     7.706    
    SLICE_X110Y291       FDPE (Recov_fdpe_C_PRE)     -0.154     7.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.552    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.223ns (7.072%)  route 2.930ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.930     0.947    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X110Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226     8.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X110Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[4]/C
                         clock pessimism             -0.572     7.770    
                         clock uncertainty           -0.064     7.706    
    SLICE_X110Y291       FDPE (Recov_fdpe_C_PRE)     -0.154     7.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[4]
  -------------------------------------------------------------------
                         required time                          7.552    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.223ns (7.072%)  route 2.930ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.658ns = ( 8.342 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.930     0.947    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X110Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226     8.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X110Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/C
                         clock pessimism             -0.572     7.770    
                         clock uncertainty           -0.064     7.706    
    SLICE_X110Y291       FDPE (Recov_fdpe_C_PRE)     -0.154     7.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]
  -------------------------------------------------------------------
                         required time                          7.552    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.223ns (7.565%)  route 2.725ns (92.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 8.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.725     0.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X112Y292       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.228     8.344    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X112Y292       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/C
                         clock pessimism             -0.572     7.772    
                         clock uncertainty           -0.064     7.708    
    SLICE_X112Y292       FDPE (Recov_fdpe_C_PRE)     -0.178     7.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.223ns (7.565%)  route 2.725ns (92.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 8.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.725     0.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X112Y292       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.228     8.344    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X112Y292       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/C
                         clock pessimism             -0.572     7.772    
                         clock uncertainty           -0.064     7.708    
    SLICE_X112Y292       FDPE (Recov_fdpe_C_PRE)     -0.178     7.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.223ns (7.565%)  route 2.725ns (92.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 8.344 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.373    -2.206    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.223    -1.983 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          2.725     0.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X112Y292       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.228     8.344    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X112Y292       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/C
                         clock pessimism             -0.572     7.772    
                         clock uncertainty           -0.064     7.708    
    SLICE_X112Y292       FDPE (Recov_fdpe_C_PRE)     -0.178     7.530    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  6.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.419%)  route 0.147ns (59.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.147    -0.281    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X136Y294       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X136Y294       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.058    -0.495    
    SLICE_X136Y294       FDCE (Remov_fdce_C_CLR)     -0.050    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.414%)  route 0.199ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.199    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X136Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X136Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X136Y295       FDCE (Remov_fdce_C_CLR)     -0.050    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.414%)  route 0.199ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.199    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X136Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X136Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X136Y295       FDCE (Remov_fdce_C_CLR)     -0.050    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.414%)  route 0.199ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.199    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X136Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X136Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X136Y295       FDCE (Remov_fdce_C_CLR)     -0.050    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.414%)  route 0.199ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.199    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X136Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X136Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X136Y295       FDCE (Remov_fdce_C_CLR)     -0.050    -0.545    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.414%)  route 0.199ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.199    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X137Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X137Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X137Y295       FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.414%)  route 0.199ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.199    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X137Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X137Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X137Y295       FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.414%)  route 0.199ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.199    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X137Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X137Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X137Y295       FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.414%)  route 0.199ns (66.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X135Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y294       FDRE (Prop_fdre_C_Q)         0.100    -0.428 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.199    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X137Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X137Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.058    -0.495    
    SLICE_X137Y295       FDCE (Remov_fdce_C_CLR)     -0.069    -0.564    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.100ns (20.887%)  route 0.379ns (79.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X117Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y293       FDRE (Prop_fdre_C_Q)         0.100    -0.460 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.379    -0.082    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X108Y291       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_drpclk_in
    SLICE_X108Y291       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.058    -0.531    
    SLICE_X108Y291       FDCE (Remov_fdce_C_CLR)     -0.050    -0.581    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.223ns (16.684%)  route 1.114ns (83.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 6.651 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.375    -2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.114    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X83Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.572     6.079    
                         clock uncertainty           -0.062     6.017    
    SLICE_X83Y279        FDCE (Recov_fdce_C_CLR)     -0.212     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          5.805    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.223ns (16.684%)  route 1.114ns (83.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 6.651 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.375    -2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.114    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X83Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism             -0.572     6.079    
                         clock uncertainty           -0.062     6.017    
    SLICE_X83Y279        FDCE (Recov_fdce_C_CLR)     -0.212     5.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          5.805    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.223ns (16.684%)  route 1.114ns (83.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 6.651 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.375    -2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.114    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism             -0.572     6.079    
                         clock uncertainty           -0.062     6.017    
    SLICE_X82Y279        FDCE (Recov_fdce_C_CLR)     -0.187     5.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                          5.830    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.223ns (16.684%)  route 1.114ns (83.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 6.651 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.375    -2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.114    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.572     6.079    
                         clock uncertainty           -0.062     6.017    
    SLICE_X82Y279        FDCE (Recov_fdce_C_CLR)     -0.154     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          5.863    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.223ns (16.684%)  route 1.114ns (83.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.682ns = ( 6.651 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.375    -2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.114    -0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.572     6.079    
                         clock uncertainty           -0.062     6.017    
    SLICE_X82Y279        FDCE (Recov_fdce_C_CLR)     -0.154     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          5.863    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.223ns (17.491%)  route 1.052ns (82.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 6.652 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.375    -2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.052    -0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y280        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.203     6.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.572     6.080    
                         clock uncertainty           -0.062     6.018    
    SLICE_X80Y280        FDCE (Recov_fdce_C_CLR)     -0.212     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          5.806    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.223ns (17.491%)  route 1.052ns (82.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 6.652 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.375    -2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.052    -0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y280        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.203     6.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism             -0.572     6.080    
                         clock uncertainty           -0.062     6.018    
    SLICE_X80Y280        FDCE (Recov_fdce_C_CLR)     -0.212     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          5.806    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.223ns (17.520%)  route 1.050ns (82.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 6.652 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.375    -2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.223    -1.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.050    -0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y280        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.203     6.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.572     6.080    
                         clock uncertainty           -0.062     6.018    
    SLICE_X81Y280        FDCE (Recov_fdce_C_CLR)     -0.212     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          5.806    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.330ns (25.696%)  route 0.954ns (74.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 6.655 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.366    -2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X84Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.466    -1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X85Y277        LUT2 (Prop_lut2_I1_O)        0.126    -1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.488    -0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X92Y278        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.206     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y278        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.572     6.083    
                         clock uncertainty           -0.062     6.021    
    SLICE_X92Y278        FDPE (Recov_fdpe_C_PRE)     -0.178     5.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.330ns (25.696%)  route 0.954ns (74.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 6.655 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.366    -2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X84Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y277        FDRE (Prop_fdre_C_Q)         0.204    -2.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.466    -1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X85Y277        LUT2 (Prop_lut2_I1_O)        0.126    -1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.488    -0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X92Y278        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.206     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y278        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.572     6.083    
                         clock uncertainty           -0.062     6.021    
    SLICE_X92Y278        FDPE (Recov_fdpe_C_PRE)     -0.178     5.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  6.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.597    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y276        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y276        FDPE (Prop_fdpe_C_Q)         0.118    -0.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X82Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.817    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X82Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.041    -0.578    
    SLICE_X82Y275        FDCE (Remov_fdce_C_CLR)     -0.050    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.597    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y276        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y276        FDPE (Prop_fdpe_C_Q)         0.118    -0.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100    -0.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X82Y275        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.817    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X82Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.041    -0.578    
    SLICE_X82Y275        FDCE (Remov_fdce_C_CLR)     -0.050    -0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.597    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y276        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y276        FDPE (Prop_fdpe_C_Q)         0.091    -0.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092    -0.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X83Y277        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.820    -0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y277        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.041    -0.575    
    SLICE_X83Y277        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.199%)  route 0.162ns (61.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y278        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y278        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.162    -0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X90Y278        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.058    -0.553    
    SLICE_X90Y278        FDCE (Remov_fdce_C_CLR)     -0.050    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.199%)  route 0.162ns (61.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y278        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y278        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.162    -0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X90Y278        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.058    -0.553    
    SLICE_X90Y278        FDCE (Remov_fdce_C_CLR)     -0.050    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.199%)  route 0.162ns (61.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y278        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y278        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.162    -0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X90Y278        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y278        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.058    -0.553    
    SLICE_X90Y278        FDCE (Remov_fdce_C_CLR)     -0.050    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.350%)  route 0.154ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.603    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y280        FDCE (Prop_fdce_C_Q)         0.100    -0.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.154    -0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X85Y280        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X85Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.040    -0.571    
    SLICE_X85Y280        FDCE (Remov_fdce_C_CLR)     -0.069    -0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.012%)  route 0.156ns (60.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y278        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y278        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.828    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.041    -0.567    
    SLICE_X93Y279        FDCE (Remov_fdce_C_CLR)     -0.069    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.012%)  route 0.156ns (60.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y278        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y278        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.828    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.041    -0.567    
    SLICE_X93Y279        FDCE (Remov_fdce_C_CLR)     -0.069    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.012%)  route 0.156ns (60.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.605    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y278        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y278        FDPE (Prop_fdpe_C_Q)         0.100    -0.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X93Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.828    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X93Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.041    -0.567    
    SLICE_X93Y279        FDCE (Remov_fdce_C_CLR)     -0.069    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.302ns (19.182%)  route 1.272ns (80.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.219    -2.360    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.101 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.481    -1.620    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.577 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.792    -0.786    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X75Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.971    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.302ns (19.182%)  route 1.272ns (80.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.219    -2.360    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.101 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.481    -1.620    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.577 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.792    -0.786    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X75Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.971    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.302ns (19.182%)  route 1.272ns (80.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.219    -2.360    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.101 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.481    -1.620    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.577 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.792    -0.786    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X75Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.971    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.302ns (19.182%)  route 1.272ns (80.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.219    -2.360    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.101 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.481    -1.620    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.577 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.792    -0.786    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X75Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.971    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.302ns (21.747%)  route 1.087ns (78.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.219    -2.360    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.101 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.481    -1.620    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.577 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.606    -0.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X73Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X73Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.302ns (21.747%)  route 1.087ns (78.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.219    -2.360    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.101 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.481    -1.620    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.577 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.606    -0.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X73Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X73Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.302ns (21.747%)  route 1.087ns (78.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 3.205 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.219    -2.360    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.101 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.481    -1.620    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.043    -1.577 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.606    -0.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X73Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.089     3.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.830     2.375    
                         clock uncertainty           -0.190     2.184    
    SLICE_X73Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.972    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.972    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  2.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.146ns (20.718%)  route 0.559ns (79.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.243    -0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.316     0.058    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X73Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.322    -0.373    
                         clock uncertainty            0.190    -0.183    
    SLICE_X73Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.252    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.146ns (20.718%)  route 0.559ns (79.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.243    -0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.316     0.058    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X73Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.322    -0.373    
                         clock uncertainty            0.190    -0.183    
    SLICE_X73Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.252    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.146ns (20.718%)  route 0.559ns (79.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.243    -0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.316     0.058    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X73Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.741    -0.695    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X73Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.322    -0.373    
                         clock uncertainty            0.190    -0.183    
    SLICE_X73Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.252    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.196%)  route 0.656ns (81.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.243    -0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.414     0.156    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X75Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.253    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.196%)  route 0.656ns (81.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.243    -0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.414     0.156    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X75Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.253    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.196%)  route 0.656ns (81.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.243    -0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.414     0.156    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X75Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.253    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.146ns (18.196%)  route 0.656ns (81.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.243    -0.286    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.028    -0.258 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.414     0.156    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X75Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.253    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.469ns (22.343%)  route 1.630ns (77.657%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X92Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X92Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X92Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.469ns (22.343%)  route 1.630ns (77.657%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X92Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X92Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X92Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.469ns (22.343%)  route 1.630ns (77.657%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X92Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X92Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X92Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.469ns (22.343%)  route 1.630ns (77.657%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X92Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X92Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X92Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.469ns (22.343%)  route 1.630ns (77.657%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X92Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X92Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X92Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.469ns (22.343%)  route 1.630ns (77.657%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.309     6.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X92Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X92Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X92Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.469ns (22.365%)  route 1.628ns (77.635%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X93Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X93Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X93Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                 30.607    

Slack (MET) :             30.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.469ns (22.365%)  route 1.628ns (77.635%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X93Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X93Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X93Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                 30.607    

Slack (MET) :             30.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.469ns (22.365%)  route 1.628ns (77.635%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X93Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X93Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X93Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                 30.607    

Slack (MET) :             30.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.469ns (22.365%)  route 1.628ns (77.635%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.384     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y288        FDRE (Prop_fdre_C_Q)         0.204     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.914     5.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X94Y287        LUT4 (Prop_lut4_I0_O)        0.131     5.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.407     5.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X93Y285        LUT1 (Prop_lut1_I0_O)        0.134     6.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X93Y284        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.212    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X93Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.570    37.265    
                         clock uncertainty           -0.035    37.230    
    SLICE_X93Y284        FDCE (Recov_fdce_C_CLR)     -0.212    37.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                 30.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.728%)  route 0.248ns (71.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.248     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.296     2.319    
    SLICE_X81Y274        FDCE (Remov_fdce_C_CLR)     -0.069     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.728%)  route 0.248ns (71.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.248     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.296     2.319    
    SLICE_X81Y274        FDCE (Remov_fdce_C_CLR)     -0.069     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.728%)  route 0.248ns (71.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.248     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.296     2.319    
    SLICE_X81Y274        FDCE (Remov_fdce_C_CLR)     -0.069     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.728%)  route 0.248ns (71.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.248     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.296     2.319    
    SLICE_X81Y274        FDCE (Remov_fdce_C_CLR)     -0.069     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.728%)  route 0.248ns (71.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.248     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.296     2.319    
    SLICE_X81Y274        FDCE (Remov_fdce_C_CLR)     -0.069     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.728%)  route 0.248ns (71.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.248     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.296     2.319    
    SLICE_X81Y274        FDCE (Remov_fdce_C_CLR)     -0.069     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.564%)  route 0.159ns (61.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.159     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.461     2.151    
    SLICE_X74Y274        FDCE (Remov_fdce_C_CLR)     -0.050     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.564%)  route 0.159ns (61.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.159     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.461     2.151    
    SLICE_X74Y274        FDCE (Remov_fdce_C_CLR)     -0.050     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.564%)  route 0.159ns (61.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.159     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y274        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.461     2.151    
    SLICE_X74Y274        FDCE (Remov_fdce_C_CLR)     -0.050     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.564%)  route 0.159ns (61.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y275        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y275        FDPE (Prop_fdpe_C_Q)         0.100     2.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.159     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y274        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y274        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.461     2.151    
    SLICE_X74Y274        FDPE (Remov_fdpe_C_PRE)     -0.052     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.283    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.998ns  (logic 0.086ns (2.868%)  route 2.912ns (97.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           1.342     1.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt3_cplllock_out
    SLICE_X145Y283       LUT4 (Prop_lut4_I0_O)        0.043     1.385 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2/O
                         net (fo=1, routed)           0.742     2.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1
    SLICE_X142Y296       LUT5 (Prop_lut5_I4_O)        0.043     2.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.829     2.998    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X117Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X117Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.709ns  (logic 0.086ns (3.175%)  route 2.623ns (96.825%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           1.342     1.342    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt3_cplllock_out
    SLICE_X145Y283       LUT4 (Prop_lut4_I0_O)        0.043     1.385 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2/O
                         net (fo=1, routed)           0.742     2.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1
    SLICE_X142Y296       LUT5 (Prop_lut5_I4_O)        0.043     2.170 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.539     2.709    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X138Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X138Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.028ns (5.068%)  route 0.524ns (94.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.242     0.242    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_cplllock_out
    SLICE_X142Y296       LUT5 (Prop_lut5_I1_O)        0.028     0.270 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.282     0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X138Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.884    -0.552    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X138Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.028ns (3.713%)  route 0.726ns (96.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.242     0.242    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_cplllock_out
    SLICE_X142Y296       LUT5 (Prop_lut5_I1_O)        0.028     0.270 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.484     0.754    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X117Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.850    -0.586    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X117Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.124ns (7.093%)  route 1.624ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.624     1.140    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.124ns (7.093%)  route 1.624ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.624     1.140    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.124ns (7.093%)  route 1.624ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.624     1.140    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.124ns (7.093%)  route 1.624ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.624     1.140    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.124ns (7.093%)  route 1.624ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.624     1.140    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.546%)  route 1.519ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.519     1.035    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y289       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y289       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.546%)  route 1.519ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.519     1.035    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y289       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y289       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.546%)  route 1.519ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.519     1.035    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y289       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y289       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.546%)  route 1.519ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.519     1.035    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y289       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y289       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.546%)  route 1.519ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y264        FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y264        FDPE (Prop_fdpe_C_Q)         0.124    -0.484 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=38, routed)          1.519     1.035    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X118Y289       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X118Y289       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.338ns  (logic 0.178ns (52.712%)  route 0.160ns (47.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.182ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.228    -1.656    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X115Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y293       FDRE (Prop_fdre_C_Q)         0.178    -1.478 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/Q
                         net (fo=1, routed)           0.160    -1.319    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/src_in
    SLICE_X114Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.397    -2.182    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/dest_clk
    SLICE_X114Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.440ns  (logic 0.214ns (48.637%)  route 0.226ns (51.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.291ns
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.147    -1.737    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X131Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y245       FDRE (Prop_fdre_C_Q)         0.178    -1.559 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/Q
                         net (fo=2, routed)           0.226    -1.333    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_30_in[5]
    SLICE_X131Y245       LUT3 (Prop_lut3_I2_O)        0.036    -1.297 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_sysref_resync_i_1/O
                         net (fo=1, routed)           0.000    -1.297    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_45
    SLICE_X131Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.288    -2.291    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X131Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.293%)  route 0.229ns (51.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.291ns
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.147    -1.737    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X131Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y245       FDRE (Prop_fdre_C_Q)         0.178    -1.559 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/Q
                         net (fo=2, routed)           0.229    -1.330    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_30_in[0]
    SLICE_X131Y245       LUT3 (Prop_lut3_I2_O)        0.036    -1.294 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_sysref_always_i_1/O
                         net (fo=1, routed)           0.000    -1.294    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_44
    SLICE_X131Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.288    -2.291    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X131Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.326%)  route 0.229ns (51.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.289ns
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.150    -1.734    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X133Y244       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y244       FDRE (Prop_fdre_C_Q)         0.178    -1.556 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/Q
                         net (fo=12, routed)          0.229    -1.328    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_adjdir
    SLICE_X133Y244       LUT3 (Prop_lut3_I2_O)        0.036    -1.292 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_adjdir_i_1/O
                         net (fo=1, routed)           0.000    -1.292    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_47
    SLICE_X133Y244       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.290    -2.289    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X133Y244       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.214ns (47.542%)  route 0.236ns (52.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.291ns
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.147    -1.737    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X128Y245       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y245       FDSE (Prop_fdse_C_Q)         0.178    -1.559 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/Q
                         net (fo=14, routed)          0.236    -1.323    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_reset_i
    SLICE_X128Y245       LUT4 (Prop_lut4_I3_O)        0.036    -1.287 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_reset_i_i_1/O
                         net (fo=1, routed)           0.000    -1.287    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_39
    SLICE_X128Y245       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.288    -2.291    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X128Y245       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_reset_i_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.242ns (50.122%)  route 0.241ns (49.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.288ns
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.150    -1.734    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X134Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y245       FDRE (Prop_fdre_C_Q)         0.206    -1.528 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/Q
                         net (fo=7, routed)           0.241    -1.288    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_5_in[5]
    SLICE_X134Y245       LUT3 (Prop_lut3_I2_O)        0.036    -1.252 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_hd_i_1/O
                         net (fo=1, routed)           0.000    -1.252    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_46
    SLICE_X134Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.291    -2.288    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X134Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_phadj_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_phadj_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.490ns  (logic 0.242ns (49.345%)  route 0.248ns (50.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.288ns
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.150    -1.734    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X134Y244       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_phadj_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y244       FDRE (Prop_fdre_C_Q)         0.206    -1.528 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_phadj_reg/Q
                         net (fo=12, routed)          0.248    -1.280    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_phadj
    SLICE_X134Y244       LUT3 (Prop_lut3_I2_O)        0.036    -1.244 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_phadj_i_1/O
                         net (fo=1, routed)           0.000    -1.244    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_48
    SLICE_X134Y244       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_phadj_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.291    -2.288    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X134Y244       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_phadj_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.242ns (48.562%)  route 0.256ns (51.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.288ns
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.150    -1.734    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X134Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y248       FDRE (Prop_fdre_C_Q)         0.206    -1.528 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/Q
                         net (fo=8, routed)           0.256    -1.272    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_7_in[18]
    SLICE_X134Y248       LUT3 (Prop_lut3_I2_O)        0.036    -1.236 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.236    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_7
    SLICE_X134Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.291    -2.288    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X134Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.326%)  route 0.229ns (51.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.186ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X115Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y286       FDRE (Prop_fdre_C_Q)         0.178    -1.481 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/Q
                         net (fo=2, routed)           0.229    -1.253    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_213_in[0]
    SLICE_X115Y286       LUT3 (Prop_lut3_I2_O)        0.036    -1.217 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_sysref_always_i_1/O
                         net (fo=1, routed)           0.000    -1.217    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_17
    SLICE_X115Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.393    -2.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X115Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.293%)  route 0.229ns (51.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.185ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X117Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y286       FDRE (Prop_fdre_C_Q)         0.178    -1.481 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[8]/Q
                         net (fo=3, routed)           0.229    -1.252    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_buffer_delay[8]
    SLICE_X117Y286       LUT3 (Prop_lut3_I2_O)        0.036    -1.216 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_buffer_delay[8]_i_1/O
                         net (fo=1, routed)           0.000    -1.216    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_11
    SLICE_X117Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.394    -2.185    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X117Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.025ns  (logic 0.675ns (33.328%)  route 1.350ns (66.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.154    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.640     0.358 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           1.166     1.524    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt6_rxresetdone_out
    SLICE_X145Y295       LUT5 (Prop_lut5_I0_O)        0.035     1.559 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__1/O
                         net (fo=1, routed)           0.184     1.744    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X136Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X136Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.597ns (30.426%)  route 1.365ns (69.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.154    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.562     0.280 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           1.197     1.477    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt6_txresetdone_out
    SLICE_X145Y294       LUT5 (Prop_lut5_I0_O)        0.035     1.512 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__0/O
                         net (fo=1, routed)           0.168     1.680    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X145Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X145Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.124ns (21.568%)  route 0.451ns (78.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X121Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y287       FDRE (Prop_fdre_C_Q)         0.124    -0.466 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/Q
                         net (fo=25, routed)          0.451    -0.015    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/src_in
    SLICE_X112Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X112Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.147ns (23.621%)  route 0.475ns (76.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.779    -0.657    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X130Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y245       FDRE (Prop_fdre_C_Q)         0.147    -0.510 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/Q
                         net (fo=5, routed)           0.475    -0.035    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/src_in
    SLICE_X115Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X115Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.124ns (32.074%)  route 0.263ns (67.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_core_clk
    SLICE_X145Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y294       FDRE (Prop_fdre_C_Q)         0.124    -0.429 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.263    -0.167    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/src_in
    SLICE_X132Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.656    -0.529    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X132Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.147ns (40.472%)  route 0.216ns (59.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X142Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y295       FDRE (Prop_fdre_C_Q)         0.147    -0.406 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.216    -0.190    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X143Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X143Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.124ns (38.878%)  route 0.195ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X117Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y294       FDRE (Prop_fdre_C_Q)         0.124    -0.463 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.195    -0.268    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X114Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X114Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.147ns (45.420%)  route 0.177ns (54.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.844    -0.592    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X114Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y285       FDRE (Prop_fdre_C_Q)         0.147    -0.445 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/Q
                         net (fo=1, routed)           0.177    -0.269    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/src_in
    SLICE_X111Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.619    -0.566    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X111Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.124ns (50.148%)  route 0.123ns (49.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_core_clk
    SLICE_X145Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y294       FDRE (Prop_fdre_C_Q)         0.124    -0.429 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.123    -0.306    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/src_in
    SLICE_X140Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.657    -0.528    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X140Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.124ns (65.425%)  route 0.066ns (34.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.843    -0.593    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X109Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y285       FDRE (Prop_fdre_C_Q)         0.124    -0.469 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/Q
                         net (fo=1, routed)           0.066    -0.404    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/src_in
    SLICE_X108Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.619    -0.566    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X108Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.269ns  (logic 0.178ns (66.287%)  route 0.091ns (33.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.189ns
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.223    -1.661    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X109Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y285       FDRE (Prop_fdre_C_Q)         0.178    -1.483 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/Q
                         net (fo=1, routed)           0.091    -1.393    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/src_in
    SLICE_X108Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.390    -2.189    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X108Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.345ns  (logic 0.178ns (51.554%)  route 0.167ns (48.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_core_clk
    SLICE_X145Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y294       FDRE (Prop_fdre_C_Q)         0.178    -1.425 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.167    -1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/src_in
    SLICE_X140Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X140Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.444ns  (logic 0.206ns (46.433%)  route 0.238ns (53.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.187ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.224    -1.660    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X114Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y285       FDRE (Prop_fdre_C_Q)         0.206    -1.454 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/Q
                         net (fo=1, routed)           0.238    -1.217    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/src_in
    SLICE_X111Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.392    -2.187    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X111Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.446ns  (logic 0.178ns (39.915%)  route 0.268ns (60.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X117Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y294       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.268    -1.209    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X114Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X114Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.506ns  (logic 0.206ns (40.694%)  route 0.300ns (59.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X142Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y295       FDRE (Prop_fdre_C_Q)         0.206    -1.397 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.300    -1.097    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X143Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X143Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.178ns (33.738%)  route 0.350ns (66.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_core_clk
    SLICE_X145Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y294       FDRE (Prop_fdre_C_Q)         0.178    -1.425 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.350    -1.076    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/src_in
    SLICE_X132Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X132Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.206ns (25.328%)  route 0.607ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.147    -1.737    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X130Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y245       FDRE (Prop_fdre_C_Q)         0.206    -1.531 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/Q
                         net (fo=5, routed)           0.607    -0.924    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/src_in
    SLICE_X115Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X115Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.769ns  (logic 0.178ns (23.149%)  route 0.591ns (76.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.183ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.226    -1.658    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X121Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y287       FDRE (Prop_fdre_C_Q)         0.178    -1.480 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/Q
                         net (fo=25, routed)          0.591    -0.889    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/src_in
    SLICE_X112Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X112Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.616ns  (logic 0.925ns (57.246%)  route 0.691ns (42.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.127ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.889    -0.543 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           0.460    -0.083    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txresetdone_out
    SLICE_X145Y294       LUT5 (Prop_lut5_I2_O)        0.036    -0.047 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__0/O
                         net (fo=1, routed)           0.231     0.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X145Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.452    -2.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X145Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.663ns  (logic 0.986ns (59.282%)  route 0.677ns (40.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.950    -0.482 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.427    -0.055    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_rxresetdone_out
    SLICE_X145Y295       LUT5 (Prop_lut5_I2_O)        0.036    -0.019 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__1/O
                         net (fo=1, routed)           0.250     0.231    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X136Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X136Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Max Delay          2489 Endpoints
Min Delay          2489 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.936ns  (logic 1.744ns (19.516%)  route 7.192ns (80.484%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.319     1.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X119Y291       LUT6 (Prop_lut6_I5_O)        0.127     1.869 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.232     2.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X119Y291       LUT4 (Prop_lut4_I2_O)        0.052     2.152 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.552     2.704    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X121Y291       LUT5 (Prop_lut5_I4_O)        0.136     2.840 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     2.949 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          2.646     5.594    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X140Y307       LUT4 (Prop_lut4_I3_O)        0.123     5.717 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.717    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__6_n_0
    SLICE_X140Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.910 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.910    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X140Y308       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.076 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.447     6.523    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X139Y308       LUT5 (Prop_lut5_I4_O)        0.123     6.646 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__5/O
                         net (fo=1, routed)           0.000     6.646    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__5_n_0
    SLICE_X139Y308       MUXF7 (Prop_muxf7_I0_O)      0.107     6.753 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__5/O
                         net (fo=1, routed)           0.000     6.753    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__5_n_0
    SLICE_X139Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.409    -1.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/clk
    SLICE_X139Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.809ns  (logic 1.626ns (18.459%)  route 7.183ns (81.541%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.319     1.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X119Y291       LUT6 (Prop_lut6_I5_O)        0.127     1.869 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.232     2.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X119Y291       LUT4 (Prop_lut4_I2_O)        0.052     2.152 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.552     2.704    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X121Y291       LUT5 (Prop_lut5_I4_O)        0.136     2.840 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     2.949 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          2.646     5.594    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X140Y307       LUT4 (Prop_lut4_I3_O)        0.123     5.717 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.717    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__6_n_0
    SLICE_X140Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.910 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.910    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X140Y308       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.021 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.192     6.214    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X138Y308       LUT4 (Prop_lut4_I3_O)        0.124     6.338 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__4/O
                         net (fo=1, routed)           0.244     6.582    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__4_n_0
    SLICE_X138Y308       LUT6 (Prop_lut6_I5_O)        0.043     6.625 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__5/O
                         net (fo=1, routed)           0.000     6.625    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__5_n_0
    SLICE_X138Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.409    -1.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/clk
    SLICE_X138Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.611ns  (logic 1.609ns (18.686%)  route 7.002ns (81.314%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.319     1.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X119Y291       LUT6 (Prop_lut6_I5_O)        0.127     1.869 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.232     2.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X119Y291       LUT4 (Prop_lut4_I2_O)        0.052     2.152 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.552     2.704    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X121Y291       LUT5 (Prop_lut5_I4_O)        0.136     2.840 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     2.949 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          2.197     5.146    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X136Y306       LUT4 (Prop_lut4_I3_O)        0.123     5.269 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     5.269    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__4_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.449 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.449    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X136Y307       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.557 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.350     5.907    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X137Y307       LUT4 (Prop_lut4_I3_O)        0.123     6.030 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__2/O
                         net (fo=1, routed)           0.355     6.384    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__2_n_0
    SLICE_X137Y307       LUT6 (Prop_lut6_I5_O)        0.043     6.427 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__3/O
                         net (fo=1, routed)           0.000     6.427    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__3_n_0
    SLICE_X137Y307       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/clk
    SLICE_X137Y307       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.383ns  (logic 1.391ns (16.593%)  route 6.992ns (83.407%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.319     1.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X119Y291       LUT6 (Prop_lut6_I5_O)        0.127     1.869 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.232     2.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X119Y291       LUT4 (Prop_lut4_I2_O)        0.052     2.152 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.552     2.704    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X121Y291       LUT5 (Prop_lut5_I4_O)        0.136     2.840 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     2.949 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          2.646     5.594    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X140Y307       LUT4 (Prop_lut4_I3_O)        0.123     5.717 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     5.717    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__6_n_0
    SLICE_X140Y307       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     5.833 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0_carry__0/O[3]
                         net (fo=1, routed)           0.246     6.080    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt0[7]
    SLICE_X141Y309       LUT6 (Prop_lut6_I5_O)        0.120     6.200 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__5/O
                         net (fo=1, routed)           0.000     6.200    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__5_n_0
    SLICE_X141Y309       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.409    -1.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/clk
    SLICE_X141Y309       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/emcnt_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.359ns  (logic 1.660ns (19.858%)  route 6.699ns (80.142%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172     1.480 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[3]
                         net (fo=2, routed)           0.435     1.916    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[3]
    SLICE_X119Y290       LUT5 (Prop_lut5_I4_O)        0.128     2.044 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_9/O
                         net (fo=2, routed)           0.560     2.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_9_n_0
    SLICE_X119Y292       LUT4 (Prop_lut4_I3_O)        0.136     2.740 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.304     3.043    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X121Y291       LUT5 (Prop_lut5_I0_O)        0.043     3.086 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     3.203 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          2.224     5.427    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X141Y308       LUT4 (Prop_lut4_I3_O)        0.122     5.549 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__7/O
                         net (fo=1, routed)           0.000     5.549    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__7_n_0
    SLICE_X141Y308       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     5.767 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.179     5.946    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X143Y308       LUT5 (Prop_lut5_I4_O)        0.123     6.069 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__6/O
                         net (fo=1, routed)           0.000     6.069    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__6_n_0
    SLICE_X143Y308       MUXF7 (Prop_muxf7_I0_O)      0.107     6.176 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__6/O
                         net (fo=1, routed)           0.000     6.176    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__6_n_0
    SLICE_X143Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.409    -1.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/clk
    SLICE_X143Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 1.503ns (17.989%)  route 6.852ns (82.011%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172     1.480 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[3]
                         net (fo=2, routed)           0.435     1.916    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[3]
    SLICE_X119Y290       LUT5 (Prop_lut5_I4_O)        0.128     2.044 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_9/O
                         net (fo=2, routed)           0.560     2.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_9_n_0
    SLICE_X119Y292       LUT4 (Prop_lut4_I3_O)        0.136     2.740 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.304     3.043    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X121Y291       LUT5 (Prop_lut5_I0_O)        0.043     3.086 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     3.203 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          2.224     5.427    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X141Y308       LUT4 (Prop_lut4_I3_O)        0.122     5.549 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__7/O
                         net (fo=1, routed)           0.000     5.549    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__7_n_0
    SLICE_X141Y308       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     5.673 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.182     5.855    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X143Y308       LUT4 (Prop_lut4_I3_O)        0.124     5.979 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__5/O
                         net (fo=1, routed)           0.150     6.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__5_n_0
    SLICE_X143Y308       LUT6 (Prop_lut6_I5_O)        0.043     6.172 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__6/O
                         net (fo=1, routed)           0.000     6.172    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__6_n_0
    SLICE_X143Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.409    -1.475    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/clk
    SLICE_X143Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.293ns  (logic 1.654ns (19.945%)  route 6.639ns (80.055%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172     1.480 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[3]
                         net (fo=2, routed)           0.435     1.916    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[3]
    SLICE_X119Y290       LUT5 (Prop_lut5_I4_O)        0.128     2.044 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_9/O
                         net (fo=2, routed)           0.560     2.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_9_n_0
    SLICE_X119Y292       LUT4 (Prop_lut4_I3_O)        0.136     2.740 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.304     3.043    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X121Y291       LUT5 (Prop_lut5_I0_O)        0.043     3.086 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     3.203 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.807     5.010    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X135Y304       LUT4 (Prop_lut4_I3_O)        0.122     5.132 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__5/O
                         net (fo=1, routed)           0.000     5.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__5_n_0
    SLICE_X135Y304       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     5.350 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.535     5.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X132Y303       LUT5 (Prop_lut5_I4_O)        0.123     6.008 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__4/O
                         net (fo=1, routed)           0.000     6.008    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__4_n_0
    SLICE_X132Y303       MUXF7 (Prop_muxf7_I0_O)      0.101     6.109 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__4/O
                         net (fo=1, routed)           0.000     6.109    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__4_n_0
    SLICE_X132Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/clk
    SLICE_X132Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.272ns  (logic 1.503ns (18.170%)  route 6.769ns (81.830%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172     1.480 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[3]
                         net (fo=2, routed)           0.435     1.916    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[3]
    SLICE_X119Y290       LUT5 (Prop_lut5_I4_O)        0.128     2.044 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_9/O
                         net (fo=2, routed)           0.560     2.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_9_n_0
    SLICE_X119Y292       LUT4 (Prop_lut4_I3_O)        0.136     2.740 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_1/O
                         net (fo=2, routed)           0.304     3.043    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[2]
    SLICE_X121Y291       LUT5 (Prop_lut5_I0_O)        0.043     3.086 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_55
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     3.203 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.807     5.010    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X135Y304       LUT4 (Prop_lut4_I3_O)        0.122     5.132 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__5/O
                         net (fo=1, routed)           0.000     5.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__5_n_0
    SLICE_X135Y304       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     5.256 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.310     5.567    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X133Y303       LUT4 (Prop_lut4_I3_O)        0.124     5.691 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__3/O
                         net (fo=1, routed)           0.355     6.046    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__3_n_0
    SLICE_X133Y303       LUT6 (Prop_lut6_I5_O)        0.043     6.089 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__4/O
                         net (fo=1, routed)           0.000     6.089    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__4_n_0
    SLICE_X133Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/clk
    SLICE_X133Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.232ns  (logic 1.389ns (16.872%)  route 6.843ns (83.128%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.319     1.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X119Y291       LUT6 (Prop_lut6_I5_O)        0.127     1.869 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.232     2.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X119Y291       LUT4 (Prop_lut4_I2_O)        0.052     2.152 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.552     2.704    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X121Y291       LUT5 (Prop_lut5_I4_O)        0.136     2.840 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     2.949 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          2.197     5.146    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X136Y306       LUT4 (Prop_lut4_I3_O)        0.123     5.269 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     5.269    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__4_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114     5.383 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0/O[3]
                         net (fo=1, routed)           0.546     5.929    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0[7]
    SLICE_X137Y306       LUT6 (Prop_lut6_I5_O)        0.120     6.049 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__3/O
                         net (fo=1, routed)           0.000     6.049    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__3_n_0
    SLICE_X137Y306       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/clk
    SLICE_X137Y306       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.226ns  (logic 1.740ns (21.152%)  route 6.486ns (78.848%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y289       FDRE (Prop_fdre_C_Q)         0.223    -1.960 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[2]/Q
                         net (fo=93, routed)          1.235    -0.725    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[2]
    SLICE_X125Y285       LUT5 (Prop_lut5_I1_O)        0.049    -0.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.800     0.124    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X121Y289       LUT3 (Prop_lut3_I1_O)        0.136     0.260 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.441     0.701    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X121Y293       LUT2 (Prop_lut2_I1_O)        0.043     0.744 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.522     1.265    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X120Y291       LUT6 (Prop_lut6_I5_O)        0.043     1.308 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X120Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.319     1.742    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X119Y291       LUT6 (Prop_lut6_I5_O)        0.127     1.869 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.232     2.100    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X119Y291       LUT4 (Prop_lut4_I2_O)        0.052     2.152 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.552     2.704    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X121Y291       LUT5 (Prop_lut5_I4_O)        0.136     2.840 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.840    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X121Y291       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     2.949 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          2.197     5.146    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X136Y306       LUT4 (Prop_lut4_I3_O)        0.123     5.269 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     5.269    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__4_n_0
    SLICE_X136Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.449 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.449    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X136Y307       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.614 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.189     5.803    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X138Y307       LUT5 (Prop_lut5_I4_O)        0.125     5.928 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__3/O
                         net (fo=1, routed)           0.000     5.928    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__3_n_0
    SLICE_X138Y307       MUXF7 (Prop_muxf7_I0_O)      0.115     6.043 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__3/O
                         net (fo=1, routed)           0.000     6.043    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__3_n_0
    SLICE_X138Y307       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/clk
    SLICE_X138Y307       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.436ns  (logic 0.214ns (49.040%)  route 0.222ns (50.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.288ns
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.151    -1.733    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X141Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y249       FDRE (Prop_fdre_C_Q)         0.178    -1.555 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[5]/Q
                         net (fo=4, routed)           0.222    -1.333    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/active_lanes[5]
    SLICE_X142Y249       LUT6 (Prop_lut6_I3_O)        0.036    -1.297 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.297    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[0]_i_1_n_0
    SLICE_X142Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.291    -2.288    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X142Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_req_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.372ns  (logic 0.206ns (55.344%)  route 0.166ns (44.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.188ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X114Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_req_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y286       FDRE (Prop_fdre_C_Q)         0.206    -1.453 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_req_tog_reg/Q
                         net (fo=2, routed)           0.166    -1.287    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/src_in
    SLICE_X114Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.391    -2.188    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/dest_clk
    SLICE_X114Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_read/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.462ns  (logic 0.250ns (54.091%)  route 0.212ns (45.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.289ns
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.150    -1.734    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X143Y243       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y243       FDRE (Prop_fdre_C_Q)         0.178    -1.556 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_m_reg[2]/Q
                         net (fo=7, routed)           0.123    -1.434    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_m[2]
    SLICE_X142Y243       LUT6 (Prop_lut6_I5_O)        0.036    -1.398 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[18]_i_4/O
                         net (fo=1, routed)           0.090    -1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[18]_i_4_n_0
    SLICE_X142Y243       LUT6 (Prop_lut6_I3_O)        0.036    -1.272 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[18]_i_1/O
                         net (fo=1, routed)           0.000    -1.272    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32_n_31
    SLICE_X142Y243       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.290    -2.289    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X142Y243       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[18]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_m_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.471ns  (logic 0.295ns (62.608%)  route 0.176ns (37.392%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.288ns
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.151    -1.733    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X137Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y245       FDRE (Prop_fdre_C_Q)         0.178    -1.555 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_m_reg[7]/Q
                         net (fo=5, routed)           0.176    -1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_m[7]
    SLICE_X136Y247       LUT6 (Prop_lut6_I5_O)        0.036    -1.343 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[15]_i_3/O
                         net (fo=1, routed)           0.000    -1.343    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r[15]_i_3_n_0
    SLICE_X136Y247       MUXF7 (Prop_muxf7_I1_O)      0.081    -1.262 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/link_cfg_data_r_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -1.262    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32_n_27
    SLICE_X136Y247       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.291    -2.288    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X136Y247       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/link_cfg_data_r_reg[15]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.884%)  route 0.172ns (49.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X139Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y295       FDRE (Prop_fdre_C_Q)         0.178    -1.425 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.172    -1.254    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_tx_fsm_reset_done_out
    SLICE_X139Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X139Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_scr_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.513ns  (logic 0.214ns (41.707%)  route 0.299ns (58.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    -1.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.150    -1.734    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X133Y245       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_scr_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y245       FDRE (Prop_fdre_C_Q)         0.178    -1.556 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_scr_enable_reg/Q
                         net (fo=142, routed)         0.299    -1.257    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/tx_cfg_scr
    SLICE_X133Y251       LUT5 (Prop_lut5_I1_O)        0.036    -1.221 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r[27]_i_1__2/O
                         net (fo=1, routed)           0.000    -1.221    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_24[3]
    SLICE_X133Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.450    -2.129    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/clk
    SLICE_X133Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/scram_data_out_r_reg[27]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.519ns  (logic 0.214ns (41.195%)  route 0.305ns (58.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.151    -1.733    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X143Y249       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y249       FDSE (Prop_fdse_C_Q)         0.178    -1.555 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/Q
                         net (fo=17, routed)          0.305    -1.250    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/active_lanes[0]
    SLICE_X142Y250       LUT6 (Prop_lut6_I4_O)        0.036    -1.214 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata[31]_i_1__2/O
                         net (fo=1, routed)           0.000    -1.214    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata[31]_i_1__2_n_0
    SLICE_X142Y250       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/clk
    SLICE_X142Y250       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata_reg[31]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.521ns  (logic 0.214ns (41.037%)  route 0.307ns (58.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.151    -1.733    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X143Y249       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y249       FDSE (Prop_fdse_C_Q)         0.178    -1.555 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[3]/Q
                         net (fo=17, routed)          0.307    -1.248    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/active_lanes[0]
    SLICE_X142Y250       LUT6 (Prop_lut6_I4_O)        0.036    -1.212 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata[24]_i_1__2/O
                         net (fo=1, routed)           0.000    -1.212    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata[24]_i_1__2_n_0
    SLICE_X142Y250       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.451    -2.128    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/clk
    SLICE_X142Y250       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata_reg[24]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.523ns  (logic 0.214ns (40.904%)  route 0.309ns (59.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.288ns
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.151    -1.733    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X137Y249       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y249       FDSE (Prop_fdse_C_Q)         0.178    -1.555 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_lanes_in_use_reg[2]/Q
                         net (fo=18, routed)          0.309    -1.246    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/active_lanes[2]
    SLICE_X142Y249       LUT4 (Prop_lut4_I1_O)        0.036    -1.210 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.210    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l0[1]
    SLICE_X142Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.291    -2.288    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/clk
    SLICE_X142Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/cfg_l_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.462ns  (logic 0.162ns (35.042%)  route 0.300ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.189ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.224    -1.660    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X109Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y287       FDRE (Prop_fdre_C_Q)         0.162    -1.498 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/Q
                         net (fo=2, routed)           0.300    -1.198    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/src_in
    SLICE_X109Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.390    -2.189    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/dest_clk
    SLICE_X109Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.210ns  (logic 0.182ns (8.234%)  route 2.028ns (91.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X142Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y258       FDRE (Prop_fdre_C_Q)         0.147    -0.407 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.280    -0.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y258       LUT3 (Prop_lut3_I0_O)        0.035    -0.092 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.748     1.656    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.160ns (7.251%)  route 2.047ns (92.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.124    -0.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.224    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y258       LUT3 (Prop_lut3_I0_O)        0.036    -0.188 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.840     1.652    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.197ns  (logic 0.159ns (7.238%)  route 2.038ns (92.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.124    -0.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.210    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y258       LUT2 (Prop_lut2_I1_O)        0.035    -0.175 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.817     1.643    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.160ns (7.787%)  route 1.895ns (92.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.124    -0.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.224    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y258       LUT3 (Prop_lut3_I0_O)        0.036    -0.188 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.688     1.501    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.159ns (7.848%)  route 1.867ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.124    -0.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.210    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y258       LUT2 (Prop_lut2_I1_O)        0.035    -0.175 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.646     1.472    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.182ns (9.162%)  route 1.804ns (90.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X142Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y258       FDRE (Prop_fdre_C_Q)         0.147    -0.407 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.280    -0.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y258       LUT3 (Prop_lut3_I0_O)        0.035    -0.092 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.524     1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.160ns (9.300%)  route 1.560ns (90.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.124    -0.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.224    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y258       LUT3 (Prop_lut3_I0_O)        0.036    -0.188 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.354     1.166    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.182ns (10.653%)  route 1.526ns (89.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X142Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y258       FDRE (Prop_fdre_C_Q)         0.147    -0.407 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.280    -0.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y258       LUT3 (Prop_lut3_I0_O)        0.035    -0.092 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.246     1.154    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.159ns (9.387%)  route 1.535ns (90.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y258       FDRE (Prop_fdre_C_Q)         0.124    -0.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.210    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y258       LUT2 (Prop_lut2_I1_O)        0.035    -0.175 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.314     1.140    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 1.692ns (99.577%)  route 0.007ns (0.424%))
  Logic Levels:           33  (CARRY4=33)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.848    -0.588    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/SRL_CLK_I
    SLICE_X110Y255       SRLC32E                                      r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y255       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.496    -0.092 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/Q
                         net (fo=1, routed)           0.000    -0.092    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci
    SLICE_X110Y255       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.140     0.048 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.048    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.081 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.081    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.114 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.114    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y258       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.147 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.147    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y259       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.180 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.180    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.213 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.213    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.246 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.246    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.279 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.279    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.312 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.312    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.345 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.345    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.378 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.378    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X110Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.411 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.411    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.444 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.444    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.477 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.477    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y269       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.510 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.510    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.543 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.543    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.576 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.576    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.609 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.609    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.642 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.642    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.675 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.007     0.682    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.715 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.715    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.748 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.748    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.781 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.781    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.814 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.814    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.847 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.847    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.880 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.880    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.913 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.913    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.946 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.946    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     0.979 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.979    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     1.012 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.012    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     1.045 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.045    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/CI_I
    SLICE_X110Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     1.078 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.078    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X110Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.033     1.111 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.111    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X110Y287       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.620    -0.565    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CLK_I
    SLICE_X110Y287       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.338ns  (logic 0.178ns (52.644%)  route 0.160ns (47.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.210ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.205    -1.679    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X96Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y276        FDRE (Prop_fdre_C_Q)         0.178    -1.501 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.160    -1.341    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[9]
    SLICE_X96Y275        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.369    -2.210    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X96Y275        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.338ns  (logic 0.178ns (52.683%)  route 0.160ns (47.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.207ns
    Source Clock Delay      (SCD):    -1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.206    -1.678    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X97Y277        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y277        FDRE (Prop_fdre_C_Q)         0.178    -1.500 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.160    -1.341    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[4]
    SLICE_X98Y277        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.372    -2.207    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X98Y277        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.342ns  (logic 0.178ns (52.026%)  route 0.164ns (47.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.210ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.205    -1.679    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X96Y276        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y276        FDRE (Prop_fdre_C_Q)         0.178    -1.501 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/Q
                         net (fo=1, routed)           0.164    -1.337    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[11]
    SLICE_X96Y275        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.369    -2.210    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X96Y275        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.474%)  route 0.161ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.200ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.212    -1.672    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X99Y283        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y283        FDRE (Prop_fdre_C_Q)         0.178    -1.494 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.161    -1.333    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X99Y283        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.379    -2.200    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X99Y283        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.343ns  (logic 0.178ns (51.928%)  route 0.165ns (48.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.199ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.212    -1.672    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X105Y277       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y277       FDRE (Prop_fdre_C_Q)         0.178    -1.494 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.165    -1.330    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X107Y277       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.380    -2.199    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X107Y277       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.345ns  (logic 0.178ns (51.575%)  route 0.167ns (48.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.199ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.212    -1.672    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X105Y277       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y277       FDRE (Prop_fdre_C_Q)         0.178    -1.494 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.167    -1.327    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X107Y277       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.380    -2.199    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X107Y277       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.162ns (45.760%)  route 0.192ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.209ns
    Source Clock Delay      (SCD):    -1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.205    -1.679    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X96Y273        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y273        FDRE (Prop_fdre_C_Q)         0.162    -1.517 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.192    -1.325    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X96Y273        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.370    -2.209    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X96Y273        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.355ns  (logic 0.178ns (50.120%)  route 0.177ns (49.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.210ns
    Source Clock Delay      (SCD):    -1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.204    -1.680    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X97Y275        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y275        FDRE (Prop_fdre_C_Q)         0.178    -1.502 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.177    -1.325    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X99Y274        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.369    -2.210    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X99Y274        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.352ns  (logic 0.162ns (45.988%)  route 0.190ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.206ns
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.207    -1.677    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X96Y271        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y271        FDRE (Prop_fdre_C_Q)         0.162    -1.515 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.190    -1.325    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X96Y271        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.373    -2.206    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X96Y271        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.352ns  (logic 0.162ns (45.988%)  route 0.190ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.206ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.208    -1.676    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X103Y272       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y272       FDRE (Prop_fdre_C_Q)         0.162    -1.514 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.190    -1.324    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X103Y272       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.373    -2.206    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X103Y272       FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_120_clk_wiz_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.148ns  (logic 0.696ns (60.635%)  route 0.452ns (39.365%))
  Logic Levels:           0  
  Clock Path Skew:        -5.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     4.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.452     5.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.199    -1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.713ns (63.121%)  route 0.417ns (36.879%))
  Logic Levels:           0  
  Clock Path Skew:        -5.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y273        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y273        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     5.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.417     5.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X84Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200    -1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.704ns (64.379%)  route 0.390ns (35.621%))
  Logic Levels:           0  
  Clock Path Skew:        -5.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704     4.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.390     5.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X87Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200    -1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X87Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.072ns  (logic 0.709ns (66.116%)  route 0.363ns (33.884%))
  Logic Levels:           0  
  Clock Path Skew:        -5.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     5.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.363     5.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X87Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200    -1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X87Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.017ns  (logic 0.702ns (69.035%)  route 0.315ns (30.965%))
  Logic Levels:           0  
  Clock Path Skew:        -5.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y273        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y273        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     4.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.315     5.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X84Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200    -1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.012ns  (logic 0.709ns (70.071%)  route 0.303ns (29.929%))
  Logic Levels:           0  
  Clock Path Skew:        -5.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.362     4.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y273        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y273        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     5.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.303     5.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.199    -1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.008ns  (logic 0.713ns (70.741%)  route 0.295ns (29.259%))
  Logic Levels:           0  
  Clock Path Skew:        -5.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     5.006 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.295     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.199    -1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.990ns  (logic 0.713ns (72.021%)  route 0.277ns (27.979%))
  Logic Levels:           0  
  Clock Path Skew:        -5.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.361     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y274        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     5.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.277     5.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X84Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200    -1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X84Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.702ns (71.433%)  route 0.281ns (28.567%))
  Logic Levels:           0  
  Clock Path Skew:        -5.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     4.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.281     5.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X87Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.200    -1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X87Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.702ns (71.758%)  route 0.276ns (28.242%))
  Logic Levels:           0  
  Clock Path Skew:        -5.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.361     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y274        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y274        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     4.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.276     5.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.199    -1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.091ns (58.967%)  route 0.063ns (41.033%))
  Logic Levels:           0  
  Clock Path Skew:        -2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X93Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y276        FDRE (Prop_fdre_C_Q)         0.091     2.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.063     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X92Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.824    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X92Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.100ns (59.431%)  route 0.068ns (40.569%))
  Logic Levels:           0  
  Clock Path Skew:        -2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X93Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y276        FDRE (Prop_fdre_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.068     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X92Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.824    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X92Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.646%)  route 0.100ns (52.354%))
  Logic Levels:           0  
  Clock Path Skew:        -2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y282        FDRE (Prop_fdre_C_Q)         0.091     2.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.100     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X82Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X82Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.375%)  route 0.101ns (52.625%))
  Logic Levels:           0  
  Clock Path Skew:        -2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y282        FDRE (Prop_fdre_C_Q)         0.091     2.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.101     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X82Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.826    -0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X82Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.202%)  route 0.102ns (52.798%))
  Logic Levels:           0  
  Clock Path Skew:        -2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y283        FDRE (Prop_fdre_C_Q)         0.091     2.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.102     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X82Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.826    -0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X82Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.091ns (47.000%)  route 0.103ns (53.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X93Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y278        FDRE (Prop_fdre_C_Q)         0.091     2.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.103     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X92Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.826    -0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X92Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.091ns (47.025%)  route 0.103ns (52.974%))
  Logic Levels:           0  
  Clock Path Skew:        -2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X88Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y283        FDRE (Prop_fdre_C_Q)         0.091     2.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.103     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X88Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.831    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X88Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.318%)  route 0.105ns (53.682%))
  Logic Levels:           0  
  Clock Path Skew:        -2.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X88Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y283        FDRE (Prop_fdre_C_Q)         0.091     2.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.105     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[2]
    SLICE_X89Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.831    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X89Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.471%)  route 0.114ns (55.529%))
  Logic Levels:           0  
  Clock Path Skew:        -2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y282        FDRE (Prop_fdre_C_Q)         0.091     2.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.114     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X82Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.825    -0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X82Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.887%)  route 0.109ns (52.113%))
  Logic Levels:           0  
  Clock Path Skew:        -2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X93Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y276        FDRE (Prop_fdre_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.109     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X92Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.824    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X92Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  clk_120_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.196%)  route 0.147ns (61.804%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.531     1.883    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X105Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y227       FDRE (Prop_fdre_C_Q)         0.091     1.974 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.147     2.121    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X104Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.734    -0.702    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.683%)  route 0.144ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        -2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.536     1.888    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y231       FDRE (Prop_fdre_C_Q)         0.091     1.979 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.144     2.123    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X111Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.738    -0.698    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.151%)  route 0.135ns (55.849%))
  Logic Levels:           0  
  Clock Path Skew:        -2.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.535     1.887    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y228       FDRE (Prop_fdre_C_Q)         0.107     1.994 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.135     2.130    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X116Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.734    -0.702    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y226       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.995%)  route 0.144ns (59.005%))
  Logic Levels:           0  
  Clock Path Skew:        -2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.536     1.888    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y231       FDRE (Prop_fdre_C_Q)         0.100     1.988 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.144     2.132    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X111Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.738    -0.698    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.172%)  route 0.149ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.531     1.883    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X105Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y227       FDRE (Prop_fdre_C_Q)         0.100     1.983 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.149     2.132    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X104Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.734    -0.702    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.828%)  route 0.145ns (59.172%))
  Logic Levels:           0  
  Clock Path Skew:        -2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.536     1.888    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y231       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y231       FDRE (Prop_fdre_C_Q)         0.100     1.988 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.145     2.133    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X111Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.738    -0.698    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y230       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.374%)  route 0.146ns (57.627%))
  Logic Levels:           0  
  Clock Path Skew:        -2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.535     1.887    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y228       FDRE (Prop_fdre_C_Q)         0.107     1.994 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.146     2.140    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X117Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.737    -0.699    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X117Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.866%)  route 0.157ns (61.134%))
  Logic Levels:           0  
  Clock Path Skew:        -2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.533     1.885    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X117Y223       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y223       FDRE (Prop_fdre_C_Q)         0.100     1.985 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.157     2.142    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X117Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.736    -0.700    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X117Y222       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.373%)  route 0.148ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        -2.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.535     1.887    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y228       FDRE (Prop_fdre_C_Q)         0.118     2.005 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.148     2.153    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X116Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.736    -0.700    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.017%)  route 0.156ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        -2.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.535     1.887    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y228       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y228       FDRE (Prop_fdre_C_Q)         0.118     2.005 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.156     2.161    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X116Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.736    -0.700    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y227       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.124ns (13.603%)  route 0.788ns (86.397%))
  Logic Levels:           0  
  Clock Path Skew:        2.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.788     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.124ns (13.603%)  route 0.788ns (86.397%))
  Logic Levels:           0  
  Clock Path Skew:        2.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.788     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.124ns (13.603%)  route 0.788ns (86.397%))
  Logic Levels:           0  
  Clock Path Skew:        2.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.788     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.124ns (13.603%)  route 0.788ns (86.397%))
  Logic Levels:           0  
  Clock Path Skew:        2.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.788     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.124ns (13.603%)  route 0.788ns (86.397%))
  Logic Levels:           0  
  Clock Path Skew:        2.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.788     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.124ns (13.603%)  route 0.788ns (86.397%))
  Logic Levels:           0  
  Clock Path Skew:        2.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.788     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.124ns (13.603%)  route 0.788ns (86.397%))
  Logic Levels:           0  
  Clock Path Skew:        2.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.788     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.124ns (13.603%)  route 0.788ns (86.397%))
  Logic Levels:           0  
  Clock Path Skew:        2.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.788     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.466ns (63.605%)  route 0.267ns (36.395%))
  Logic Levels:           0  
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.822    -0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X90Y273        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y273        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.466    -0.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.267     0.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X91Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.601     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X91Y273        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.124ns (17.797%)  route 0.573ns (82.203%))
  Logic Levels:           0  
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDRE (Prop_fdre_C_Q)         0.124    -0.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.573     0.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X83Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X83Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.323ns  (logic 0.162ns (50.117%)  route 0.161ns (49.883%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.207    -1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X88Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y281        FDRE (Prop_fdre_C_Q)         0.162    -1.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.161    -1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X88Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X88Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.323ns  (logic 0.162ns (50.117%)  route 0.161ns (49.883%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.307ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.210    -1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X88Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y284        FDRE (Prop_fdre_C_Q)         0.162    -1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.161    -1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X88Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.377     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X88Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.323ns  (logic 0.162ns (50.117%)  route 0.161ns (49.883%))
  Logic Levels:           0  
  Clock Path Skew:        5.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.310ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.212    -1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X88Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y286        FDRE (Prop_fdre_C_Q)         0.162    -1.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.161    -1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X88Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.380     4.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X88Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.548%)  route 0.157ns (45.452%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    -1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.206    -1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X86Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y282        FDRE (Prop_fdre_C_Q)         0.189    -1.489 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.157    -1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X86Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     4.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X86Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.548%)  route 0.157ns (45.452%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.208    -1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X90Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y282        FDRE (Prop_fdre_C_Q)         0.189    -1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.157    -1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X90Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     4.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X90Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.548%)  route 0.157ns (45.452%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.208    -1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X86Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284        FDRE (Prop_fdre_C_Q)         0.189    -1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.157    -1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X86Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     4.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X86Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.414ns  (logic 0.178ns (43.015%)  route 0.236ns (56.985%))
  Logic Levels:           0  
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    -1.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.197    -1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X81Y275        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDCE (Prop_fdce_C_Q)         0.178    -1.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.236    -1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.361     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X81Y274        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.162ns (39.364%)  route 0.250ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.207    -1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X87Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y283        FDRE (Prop_fdre_C_Q)         0.162    -1.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.250    -1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X87Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X87Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.162ns (39.364%)  route 0.250ns (60.636%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.208    -1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X89Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y282        FDRE (Prop_fdre_C_Q)         0.162    -1.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.250    -1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X89Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     4.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X89Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.415ns  (logic 0.162ns (39.079%)  route 0.253ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.208    -1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X91Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y282        FDRE (Prop_fdre_C_Q)         0.162    -1.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.253    -1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X91Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.375     4.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X91Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_rxc

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.278ns  (logic 1.540ns (10.784%)  route 12.738ns (89.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.682    14.278    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X106Y176       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.098     4.400    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X106Y176       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        7.621ns  (logic 0.450ns (5.902%)  route 7.171ns (94.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.396     3.818    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.028     3.846 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        3.775     7.621    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X106Y176       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.741     2.362    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X106Y176       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  eth_rxc

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.389ns  (logic 0.162ns (41.648%)  route 0.227ns (58.352%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.094    -1.790    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X113Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y235       FDRE (Prop_fdre_C_Q)         0.162    -1.628 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.227    -1.401    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X114Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.231     4.794    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.403ns  (logic 0.178ns (44.197%)  route 0.225ns (55.803%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.094    -1.790    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X113Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y235       FDRE (Prop_fdre_C_Q)         0.178    -1.612 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.225    -1.388    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X114Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.231     4.794    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.162ns (39.346%)  route 0.250ns (60.654%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.091    -1.793    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X117Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y232       FDRE (Prop_fdre_C_Q)         0.162    -1.631 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.250    -1.382    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X115Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.228     4.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.422ns  (logic 0.178ns (42.209%)  route 0.244ns (57.791%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.094    -1.790    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X113Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y235       FDRE (Prop_fdre_C_Q)         0.178    -1.612 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.244    -1.369    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X114Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.231     4.794    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y235       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.427ns  (logic 0.178ns (41.693%)  route 0.249ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    -1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.091    -1.793    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X117Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y232       FDRE (Prop_fdre_C_Q)         0.178    -1.615 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.249    -1.366    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.229     4.792    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X116Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.427ns  (logic 0.178ns (41.693%)  route 0.249ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X117Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y234       FDRE (Prop_fdre_C_Q)         0.178    -1.613 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.249    -1.364    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X116Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.231     4.794    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X116Y234       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.436ns  (logic 0.189ns (43.367%)  route 0.247ns (56.633%))
  Logic Levels:           0  
  Clock Path Skew:        6.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y233       FDRE (Prop_fdre_C_Q)         0.189    -1.602 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.247    -1.356    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.229     4.792    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.440ns  (logic 0.206ns (46.788%)  route 0.234ns (53.212%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    -1.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.092    -1.792    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X116Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y233       FDRE (Prop_fdre_C_Q)         0.206    -1.586 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.234    -1.352    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.229     4.792    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.454ns  (logic 0.206ns (45.381%)  route 0.248ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        6.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.093    -1.791    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y233       FDRE (Prop_fdre_C_Q)         0.206    -1.585 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.248    -1.337    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X120Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.229     4.792    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X120Y232       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.481ns  (logic 0.189ns (39.284%)  route 0.292ns (60.716%))
  Logic Levels:           0  
  Clock Path Skew:        6.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    -1.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.092    -1.792    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X114Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y233       FDRE (Prop_fdre_C_Q)         0.189    -1.603 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.292    -1.311    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.229     4.792    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y233       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           709 Endpoints
Min Delay           709 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 1.540ns (15.032%)  route 8.704ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.648    10.244    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y241        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 1.540ns (15.032%)  route 8.704ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.648    10.244    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y241        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 1.540ns (15.032%)  route 8.704ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.648    10.244    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y241        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 1.540ns (15.032%)  route 8.704ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.648    10.244    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y241        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 1.540ns (15.032%)  route 8.704ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.648    10.244    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y241        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.162ns  (logic 1.540ns (15.152%)  route 8.623ns (84.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.567    10.162    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y242        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.162ns  (logic 1.540ns (15.152%)  route 8.623ns (84.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.567    10.162    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y242        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.162ns  (logic 1.540ns (15.152%)  route 8.623ns (84.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.567    10.162    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y242        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/r_SYNCP_Low_Count_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.162ns  (logic 1.540ns (15.152%)  route 8.623ns (84.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.567    10.162    u_TX7332/r_TX_Shift_Reg_reg[41]
    SLICE_X97Y242        FDCE                                         f  u_TX7332/r_SYNCP_Low_Count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.128ns  (logic 1.540ns (15.203%)  route 8.589ns (84.797%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        2.533    10.128    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_0
    SLICE_X100Y250       FDCE                                         f  u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.091ns (59.495%)  route 0.062ns (40.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y249        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[6]/C
    SLICE_X84Y249        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[6]/Q
                         net (fo=2, routed)           0.062     0.153    u_TX7332/SPI_Master_Inst/w_Read_Data[6]
    SLICE_X85Y249        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.166ns  (logic 0.091ns (54.713%)  route 0.075ns (45.287%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y249        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[9]/C
    SLICE_X85Y249        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[9]/Q
                         net (fo=2, routed)           0.075     0.166    u_TX7332/SPI_Master_Inst/w_Read_Data[9]
    SLICE_X85Y249        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.100ns (51.768%)  route 0.093ns (48.232%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y249        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/C
    SLICE_X85Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/Q
                         net (fo=2, routed)           0.093     0.193    u_TX7332/SPI_Master_Inst/w_Read_Data[10]
    SLICE_X84Y249        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[15]/C
    SLICE_X65Y196        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[15]/Q
                         net (fo=1, routed)           0.094     0.194    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[15]_0[7]
    SLICE_X62Y196        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.128ns (64.002%)  route 0.072ns (35.998%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y195        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[5]/C
    SLICE_X60Y195        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          0.072     0.172    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state[5]
    SLICE_X61Y195        LUT6 (Prop_lut6_I0_O)        0.028     0.200 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.200    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/next_state[0]
    SLICE_X61Y195        FDPE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.259%)  route 0.103ns (50.741%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y248        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[16]/C
    SLICE_X85Y248        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[16]/Q
                         net (fo=2, routed)           0.103     0.203    u_TX7332/SPI_Master_Inst/w_Read_Data[16]
    SLICE_X84Y247        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y247        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[23]/C
    SLICE_X85Y247        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[23]/Q
                         net (fo=2, routed)           0.103     0.203    u_TX7332/SPI_Master_Inst/w_Read_Data[23]
    SLICE_X85Y248        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (49.017%)  route 0.104ns (50.983%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y249        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[3]/C
    SLICE_X85Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[3]/Q
                         net (fo=2, routed)           0.104     0.204    u_TX7332/SPI_Master_Inst/w_Read_Data[3]
    SLICE_X84Y249        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[3]/C
    SLICE_X61Y199        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[3]/Q
                         net (fo=2, routed)           0.104     0.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[3]
    SLICE_X61Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y199        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/C
    SLICE_X63Y199        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/Q
                         net (fo=2, routed)           0.104     0.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[7]
    SLICE_X63Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.798ns  (logic 1.811ns (20.583%)  route 6.987ns (79.417%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X121Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y287       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=4, routed)           6.987     5.007    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_OB)    1.607     6.614 r  top_jesd204_inst/OBUFDS_rx_sync_0/OB
                         net (fo=0)                   0.000     6.614    rx_sync_0_n
    AE21                                                              r  rx_sync_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.798ns  (logic 1.811ns (20.583%)  route 6.987ns (79.417%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.395    -2.184    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X121Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y287       FDRE (Prop_fdre_C_Q)         0.204    -1.980 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=4, routed)           6.987     5.007    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_O)     1.607     6.614 r  top_jesd204_inst/OBUFDS_rx_sync_0/O
                         net (fo=0)                   0.000     6.614    rx_sync_0_p
    AD21                                                              r  rx_sync_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.030ns (1.369%)  route 2.161ns (98.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.154     3.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.030ns (1.369%)  route 2.161ns (98.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.154     3.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 0.030ns (1.373%)  route 2.155ns (98.627%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.148     3.879    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 0.030ns (1.374%)  route 2.153ns (98.626%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.146     3.877    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 0.030ns (1.434%)  route 2.061ns (98.566%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.054     3.785    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 0.030ns (1.434%)  route 2.061ns (98.566%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.054     3.785    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 0.030ns (1.439%)  route 2.055ns (98.561%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.048     3.779    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 0.030ns (1.440%)  route 2.053ns (98.560%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.046     3.777    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.532ns  (logic 0.083ns (2.350%)  route 3.449ns (97.650%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.444    -1.440    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.534ns  (logic 0.083ns (2.348%)  route 3.451ns (97.652%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.446    -1.438    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.539ns  (logic 0.083ns (2.345%)  route 3.456ns (97.655%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.451    -1.433    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.540ns  (logic 0.083ns (2.344%)  route 3.457ns (97.656%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.662ns  (logic 0.083ns (2.266%)  route 3.579ns (97.734%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.574    -1.310    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.664ns  (logic 0.083ns (2.265%)  route 3.581ns (97.735%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.576    -1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.083ns (2.262%)  route 3.586ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.581    -1.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 0.083ns (2.261%)  route 3.587ns (97.739%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.582    -1.302    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.447ns  (logic 0.955ns (21.481%)  route 3.492ns (78.519%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.622    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X121Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y287       FDRE (Prop_fdre_C_Q)         0.091    -0.472 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=4, routed)           3.492     3.020    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_OB)    0.864     3.884 r  top_jesd204_inst/OBUFDS_rx_sync_0/OB
                         net (fo=0)                   0.000     3.884    rx_sync_0_n
    AE21                                                              r  rx_sync_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.447ns  (logic 0.955ns (21.481%)  route 3.492ns (78.519%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.622    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X121Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y287       FDRE (Prop_fdre_C_Q)         0.091    -0.472 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=4, routed)           3.492     3.020    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_O)     0.864     3.884 r  top_jesd204_inst/OBUFDS_rx_sync_0/O
                         net (fo=0)                   0.000     3.884    rx_sync_0_p
    AD21                                                              r  rx_sync_0_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 0.030ns (1.644%)  route 1.795ns (98.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AG10                                              0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     2.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.520    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493     0.027 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     1.034    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.064 f  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           0.788     1.852    clk_200m
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   f  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.256ns  (logic 0.083ns (2.549%)  route 3.173ns (97.451%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=8, routed)           1.168    -1.716    clk_200m
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   r  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_wiz_0
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            capture_en_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.769ns  (logic 3.551ns (27.805%)  route 9.219ns (72.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.220    -2.359    clk_50m
    SLICE_X121Y224       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDCE (Prop_fdce_C_Q)         0.223    -2.136 r  capture_en_reg/Q
                         net (fo=11, routed)          9.219     7.083    capture_en_O_OBUF
    A21                  OBUF (Prop_obuf_I_O)         3.328    10.410 r  capture_en_O_OBUF_inst/O
                         net (fo=0)                   0.000    10.410    capture_en_O
    A21                                                               r  capture_en_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 3.501ns (46.499%)  route 4.028ns (53.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.219    -2.360    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.259    -2.101 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/Q
                         net (fo=1, routed)           4.028     1.927    lopt
    W23                  OBUF (Prop_obuf_I_O)         3.242     5.168 r  net_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     5.168    net_rst_n
    W23                                                               r  net_rst_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.237ns  (logic 0.182ns (14.710%)  route 1.055ns (85.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.550 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.296    -0.254    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.219 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.759     0.540    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X60Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.237ns  (logic 0.182ns (14.710%)  route 1.055ns (85.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.550 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.296    -0.254    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.219 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.759     0.540    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X60Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.237ns  (logic 0.182ns (14.710%)  route 1.055ns (85.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.550 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.296    -0.254    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.219 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.759     0.540    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X60Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.237ns  (logic 0.182ns (14.710%)  route 1.055ns (85.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.550 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.296    -0.254    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.219 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.759     0.540    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X60Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.235ns  (logic 0.182ns (14.735%)  route 1.053ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.550 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.296    -0.254    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.219 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.757     0.538    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y195        FDPE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.235ns  (logic 0.182ns (14.735%)  route 1.053ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.550 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.296    -0.254    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.219 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.757     0.538    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y195        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.176ns  (logic 0.182ns (15.478%)  route 0.994ns (84.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.550 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.296    -0.254    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.219 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.698     0.479    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X58Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.176ns  (logic 0.182ns (15.478%)  route 0.994ns (84.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.147    -0.550 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.296    -0.254    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.035    -0.219 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.698     0.479    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X58Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_ack_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.880ns  (logic 0.282ns (32.043%)  route 0.598ns (67.957%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.401    -1.190    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X63Y197        LUT6 (Prop_lut6_I4_O)        0.036    -1.154 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_ack_i_2/O
                         net (fo=1, routed)           0.197    -0.956    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_ack_i_2_n_0
    SLICE_X63Y197        LUT4 (Prop_lut4_I2_O)        0.040    -0.916 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_ack_i_1/O
                         net (fo=1, routed)           0.000    -0.916    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_ack_i_1_n_0
    SLICE_X63Y197        FDPE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_ack_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.928ns  (logic 0.242ns (26.085%)  route 0.686ns (73.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.279    -0.869    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X68Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.928ns  (logic 0.242ns (26.085%)  route 0.686ns (73.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.279    -0.869    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X68Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.929ns  (logic 0.242ns (26.054%)  route 0.687ns (73.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.280    -0.868    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X67Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.929ns  (logic 0.242ns (26.054%)  route 0.687ns (73.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.280    -0.868    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.929ns  (logic 0.242ns (26.054%)  route 0.687ns (73.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.280    -0.868    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.949ns  (logic 0.242ns (25.502%)  route 0.707ns (74.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.300    -0.847    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.949ns  (logic 0.242ns (25.502%)  route 0.707ns (74.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.300    -0.847    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.949ns  (logic 0.242ns (25.502%)  route 0.707ns (74.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.300    -0.847    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X66Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.949ns  (logic 0.242ns (25.502%)  route 0.707ns (74.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDCE (Prop_fdce_C_Q)         0.206    -1.590 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.407    -1.184    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X66Y196        LUT1 (Prop_lut1_I0_O)        0.036    -1.148 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.300    -0.847    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X67Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.066ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AG10                                              0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     2.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.520    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.027 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.034    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.064 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.958     2.022    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.066ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.278    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxc
                            (clock source 'eth_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.914ns  (logic 4.533ns (50.848%)  route 4.382ns (49.152%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         2.409     9.972    net_txc_OBUF
    U28                  OBUF (Prop_obuf_I_O)         2.943    12.914 f  net_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.914    net_txc
    U28                                                               f  net_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.328ns  (logic 3.328ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.635     9.198    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y119        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        ODDR (Prop_oddr_C_Q)         0.366     9.564 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.564    net_txd_OBUF[3]
    U30                  OBUF (Prop_obuf_I_O)         2.962    12.526 r  net_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.526    net_txd[3]
    U30                                                               r  net_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.326ns  (logic 3.326ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.635     9.198    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y120        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        ODDR (Prop_oddr_C_Q)         0.366     9.564 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.564    net_txd_OBUF[2]
    U29                  OBUF (Prop_obuf_I_O)         2.960    12.524 r  net_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.524    net_txd[2]
    U29                                                               r  net_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.294ns  (logic 3.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.638     9.201    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y118        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        ODDR (Prop_oddr_C_Q)         0.366     9.567 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.567    net_tx_ctl_OBUF
    V26                  OBUF (Prop_obuf_I_O)         2.928    12.495 r  net_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    12.495    net_tx_ctl
    V26                                                               r  net_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.293ns  (logic 3.293ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.634     9.197    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y122        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y122        ODDR (Prop_oddr_C_Q)         0.366     9.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.563    net_txd_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.927    12.490 r  net_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.490    net_txd[0]
    T25                                                               r  net_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.291ns  (logic 3.291ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.634     9.197    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y121        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        ODDR (Prop_oddr_C_Q)         0.366     9.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.563    net_txd_OBUF[1]
    U25                  OBUF (Prop_obuf_I_O)         2.925    12.488 r  net_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.488    net_txd[1]
    U25                                                               r  net_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxc
                            (clock source 'eth_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.505ns  (logic 1.760ns (50.203%)  route 1.746ns (49.797%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.842     2.194    net_txc_OBUF
    U28                  OBUF (Prop_obuf_I_O)         1.312     3.505 r  net_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.505    net_txc
    U28                                                               r  net_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.486ns  (logic 1.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.688     2.040    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y121        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        ODDR (Prop_oddr_C_Q)         0.192     2.232 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.232    net_txd_OBUF[1]
    U25                  OBUF (Prop_obuf_I_O)         1.294     3.526 r  net_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    net_txd[1]
    U25                                                               r  net_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 1.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.688     2.040    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y122        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y122        ODDR (Prop_oddr_C_Q)         0.192     2.232 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.232    net_txd_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         1.296     3.529 r  net_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.529    net_txd[0]
    T25                                                               r  net_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 1.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.691     2.043    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y118        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        ODDR (Prop_oddr_C_Q)         0.192     2.235 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.235    net_tx_ctl_OBUF
    V26                  OBUF (Prop_obuf_I_O)         1.297     3.532 r  net_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    net_tx_ctl
    V26                                                               r  net_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.520ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.689     2.041    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y120        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        ODDR (Prop_oddr_C_Q)         0.192     2.233 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.233    net_txd_OBUF[2]
    U29                  OBUF (Prop_obuf_I_O)         1.328     3.562 r  net_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    net_txd[2]
    U29                                                               r  net_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.522ns  (logic 1.522ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.689     2.041    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y119        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        ODDR (Prop_oddr_C_Q)         0.192     2.233 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.233    net_txd_OBUF[3]
    U30                  OBUF (Prop_obuf_I_O)         1.330     3.563 r  net_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.563    net_txd[3]
    U30                                                               r  net_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.901ns  (logic 1.540ns (11.935%)  route 11.361ns (88.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.305    12.901    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X109Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.224    -1.660    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X109Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.901ns  (logic 1.540ns (11.935%)  route 11.361ns (88.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.305    12.901    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X109Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.224    -1.660    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X109Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_r_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.901ns  (logic 1.540ns (11.935%)  route 11.361ns (88.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.305    12.901    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X109Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.224    -1.660    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X109Y286       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_r_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.807ns  (logic 1.540ns (12.023%)  route 11.267ns (87.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.211    12.807    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X110Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X110Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.807ns  (logic 1.540ns (12.023%)  route 11.267ns (87.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.211    12.807    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X110Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X110Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.807ns  (logic 1.540ns (12.023%)  route 11.267ns (87.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.211    12.807    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X110Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X110Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.807ns  (logic 1.540ns (12.023%)  route 11.267ns (87.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.211    12.807    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X110Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X110Y289       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.771ns  (logic 1.540ns (12.056%)  route 11.232ns (87.944%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.176    12.771    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X119Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.771ns  (logic 1.540ns (12.056%)  route 11.232ns (87.944%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.176    12.771    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X119Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.771ns  (logic 1.540ns (12.056%)  route 11.232ns (87.944%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 r  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        5.176    12.771    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_68
    SLICE_X119Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X119Y285       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_buffer_delay_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.028ns (6.959%)  route 0.374ns (93.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.374     0.374    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt_n_523
    SLICE_X136Y296       LUT5 (Prop_lut5_I1_O)        0.028     0.402 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_i_1/O
                         net (fo=1, routed)           0.000     0.402    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/cpll_lock
    SLICE_X136Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X136Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.358ns  (logic 0.478ns (14.230%)  route 2.880ns (85.770%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.705     3.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/lopt
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.028     3.155 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3/O
                         net (fo=2, routed)           0.175     3.330    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X111Y249       LUT2 (Prop_lut2_I1_O)        0.028     3.358 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.358    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1_n_0
    SLICE_X111Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.749    -0.687    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X111Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.520ns  (logic 0.480ns (13.631%)  route 3.040ns (86.369%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           2.705     3.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/lopt
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.028     3.155 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3/O
                         net (fo=2, routed)           0.335     3.490    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X110Y250       LUT2 (Prop_lut2_I1_O)        0.030     3.520 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.520    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1_n_0
    SLICE_X110Y250       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X110Y250       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.930ns  (logic 0.478ns (12.158%)  route 3.452ns (87.842%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.285     3.707    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/lopt
    SLICE_X108Y286       LUT6 (Prop_lut6_I0_O)        0.028     3.735 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3/O
                         net (fo=2, routed)           0.167     3.902    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X108Y287       LUT2 (Prop_lut2_I1_O)        0.028     3.930 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.930    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1_n_0
    SLICE_X108Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.844    -0.592    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X108Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.044ns  (logic 0.477ns (11.790%)  route 3.567ns (88.210%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.285     3.707    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/lopt
    SLICE_X108Y286       LUT6 (Prop_lut6_I0_O)        0.028     3.735 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3/O
                         net (fo=2, routed)           0.282     4.017    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X108Y287       LUT2 (Prop_lut2_I1_O)        0.027     4.044 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     4.044    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1_n_0
    SLICE_X108Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.844    -0.592    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X108Y287       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.235ns  (logic 0.450ns (10.622%)  route 3.785ns (89.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.396     3.818    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.028     3.846 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.389     4.235    top_jesd204_inst/reset_204_inst/rst
    SLICE_X80Y263        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y263        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.235ns  (logic 0.450ns (10.622%)  route 3.785ns (89.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.396     3.818    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.028     3.846 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.389     4.235    top_jesd204_inst/reset_204_inst/rst
    SLICE_X80Y263        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y263        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.235ns  (logic 0.450ns (10.622%)  route 3.785ns (89.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.396     3.818    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.028     3.846 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.389     4.235    top_jesd204_inst/reset_204_inst/rst
    SLICE_X80Y263        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y263        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.235ns  (logic 0.450ns (10.622%)  route 3.785ns (89.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.396     3.818    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.028     3.846 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.389     4.235    top_jesd204_inst/reset_204_inst/rst
    SLICE_X80Y263        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.828    -0.608    top_jesd204_inst/reset_204_inst/clk
    SLICE_X80Y263        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[9]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.278ns  (logic 0.450ns (10.515%)  route 3.828ns (89.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           3.396     3.818    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.028     3.846 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        0.432     4.278    top_jesd204_inst/reset_204_inst/rst
    SLICE_X82Y262        FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.829    -0.607    top_jesd204_inst/reset_204_inst/clk
    SLICE_X82Y262        FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_120_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.456ns  (logic 0.733ns (11.358%)  route 5.723ns (88.642%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.504 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           5.723     6.456    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref
    SLICE_X115Y283       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     4.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.953    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.806 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.199    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.282 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.222     2.504    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X115Y283       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.382ns  (logic 0.733ns (11.489%)  route 5.649ns (88.511%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 2.381 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           5.649     6.382    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref
    SLICE_X115Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     4.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.953    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.806 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.199    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.282 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.099     2.381    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X115Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 0.785ns (13.322%)  route 5.109ns (86.678%))
  Logic Levels:           2  (IBUFDS=1 LUT2=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           5.109     5.843    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[19]
    SLICE_X87Y264        LUT2 (Prop_lut2_I0_O)        0.052     5.895 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M_i_1/O
                         net (fo=1, routed)           0.000     5.895    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X87Y264        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.209    -1.675    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X87Y264        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 0.733ns (13.895%)  route 4.544ns (86.105%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           4.544     5.277    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/TRIGGER_I[259]
    SLICE_X56Y263        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        1.201    -1.683    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y263        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.809ns  (logic 0.358ns (12.737%)  route 2.451ns (87.263%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           2.451     2.809    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/TRIGGER_I[259]
    SLICE_X56Y263        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.828    -0.608    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y263        SRL16E                                       r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/CLK

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.116ns  (logic 0.387ns (12.411%)  route 2.729ns (87.589%))
  Logic Levels:           2  (IBUFDS=1 LUT2=1)
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           2.729     3.087    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[19]
    SLICE_X87Y264        LUT2 (Prop_lut2_I0_O)        0.029     3.116 r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M_i_1/O
                         net (fo=1, routed)           0.000     3.116    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X87Y264        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.830    -0.606    top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X87Y264        FDRE                                         r  top_jesd204_inst/ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.369ns  (logic 0.358ns (10.619%)  route 3.011ns (89.381%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 3.480 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           3.011     3.369    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref
    SLICE_X115Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.750     3.480    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X115Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.418ns  (logic 0.358ns (10.465%)  route 3.061ns (89.535%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 3.572 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=4, routed)           3.061     3.418    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref
    SLICE_X115Y283       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=8772, routed)        0.842     3.572    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X115Y283       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_wiz_0

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.557ns  (logic 1.540ns (10.578%)  route 13.017ns (89.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.961    14.557    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X74Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.557ns  (logic 1.540ns (10.578%)  route 13.017ns (89.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.961    14.557    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X74Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X74Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.473ns  (logic 1.540ns (10.639%)  route 12.933ns (89.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.877    14.473    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X76Y199        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X76Y199        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.396ns  (logic 1.540ns (10.696%)  route 12.856ns (89.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.800    14.396    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X76Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X76Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.396ns  (logic 1.540ns (10.696%)  route 12.856ns (89.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.800    14.396    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X76Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X76Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.396ns  (logic 1.540ns (10.696%)  route 12.856ns (89.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.800    14.396    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X76Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X76Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.396ns  (logic 1.540ns (10.696%)  route 12.856ns (89.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.800    14.396    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X76Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X76Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.393ns  (logic 1.540ns (10.698%)  route 12.854ns (89.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.798    14.393    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X77Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X77Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.388ns  (logic 1.540ns (10.702%)  route 12.848ns (89.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.792    14.388    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X76Y198        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X76Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.388ns  (logic 1.540ns (10.702%)  route 12.848ns (89.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)        6.792    14.388    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X76Y198        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          1.088    -1.796    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X76Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            syncp_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.100ns (18.594%)  route 0.438ns (81.406%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.438     0.538    tx7332_syncp_OBUF
    SLICE_X111Y250       FDCE                                         r  syncp_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y250       FDCE                                         r  syncp_prev_reg/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_capture_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.128ns (22.354%)  route 0.445ns (77.646%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.445     0.545    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT6 (Prop_lut6_I4_O)        0.028     0.573 r  u_TX7332/FSM_onehot_capture_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.573    u_TX7332_n_2
    SLICE_X111Y250       FDPE                                         r  FSM_onehot_capture_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y250       FDPE                                         r  FSM_onehot_capture_state_reg[0]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.132ns (15.450%)  route 0.722ns (84.550%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.617     0.717    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT5 (Prop_lut5_I3_O)        0.032     0.749 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.105     0.854    delay_counter
    SLICE_X111Y251       FDCE                                         r  delay_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y251       FDCE                                         r  delay_counter_reg[10]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_capture_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.156ns (18.233%)  route 0.700ns (81.767%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.617     0.717    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT3 (Prop_lut3_I1_O)        0.028     0.745 r  u_TX7332/FSM_onehot_capture_state[2]_i_4/O
                         net (fo=2, routed)           0.083     0.828    u_TX7332/FSM_onehot_capture_state[2]_i_4_n_0
    SLICE_X111Y250       LUT5 (Prop_lut5_I4_O)        0.028     0.856 r  u_TX7332/FSM_onehot_capture_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.856    u_TX7332_n_0
    SLICE_X111Y250       FDCE                                         r  FSM_onehot_capture_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y250       FDCE                                         r  FSM_onehot_capture_state_reg[2]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.132ns (14.661%)  route 0.768ns (85.339%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.617     0.717    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT5 (Prop_lut5_I3_O)        0.032     0.749 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.152     0.900    delay_counter
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.132ns (14.661%)  route 0.768ns (85.339%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.617     0.717    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT5 (Prop_lut5_I3_O)        0.032     0.749 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.152     0.900    delay_counter
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[2]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.132ns (14.661%)  route 0.768ns (85.339%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.617     0.717    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT5 (Prop_lut5_I3_O)        0.032     0.749 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.152     0.900    delay_counter
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X111Y252       FDCE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.132ns (14.455%)  route 0.781ns (85.545%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.617     0.717    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT5 (Prop_lut5_I3_O)        0.032     0.749 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.164     0.913    delay_counter
    SLICE_X110Y251       FDCE                                         r  delay_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X110Y251       FDCE                                         r  delay_counter_reg[9]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.132ns (13.924%)  route 0.816ns (86.076%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.617     0.717    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT5 (Prop_lut5_I3_O)        0.032     0.749 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.199     0.948    delay_counter
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[6]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.132ns (13.924%)  route 0.816ns (86.076%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y249        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X91Y249        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.617     0.717    u_TX7332/tx7332_syncp_OBUF
    SLICE_X111Y250       LUT5 (Prop_lut5_I3_O)        0.032     0.749 r  u_TX7332/delay_counter[10]_i_1/O
                         net (fo=11, routed)          0.199     0.948    delay_counter
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=81, routed)          0.849    -0.587    clk_50m
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.692ns  (logic 0.188ns (3.303%)  route 5.504ns (96.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT5 (Prop_lut5_I4_O)        0.053     4.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.561     5.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X98Y290        LUT3 (Prop_lut3_I1_O)        0.135     5.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.217     3.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 0.129ns (2.277%)  route 5.537ns (97.723%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT3 (Prop_lut3_I2_O)        0.043     4.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.240     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X97Y288        LUT6 (Prop_lut6_I4_O)        0.043     5.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.355     5.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X97Y288        LUT6 (Prop_lut6_I5_O)        0.043     5.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.215     3.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 0.188ns (3.354%)  route 5.418ns (96.646%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT5 (Prop_lut5_I4_O)        0.053     4.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.475     5.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X98Y290        LUT3 (Prop_lut3_I1_O)        0.135     5.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.217     3.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 0.086ns (1.544%)  route 5.485ns (98.456%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT3 (Prop_lut3_I2_O)        0.043     4.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.542     5.528    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X98Y289        LUT6 (Prop_lut6_I3_O)        0.043     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 0.188ns (3.399%)  route 5.344ns (96.601%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT5 (Prop_lut5_I4_O)        0.053     4.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.401     5.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y289        LUT3 (Prop_lut3_I1_O)        0.135     5.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 0.188ns (3.421%)  route 5.307ns (96.579%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT5 (Prop_lut5_I4_O)        0.053     4.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.365     5.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y289        LUT3 (Prop_lut3_I1_O)        0.135     5.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.495    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.488ns  (logic 0.188ns (3.426%)  route 5.300ns (96.574%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT5 (Prop_lut5_I4_O)        0.053     4.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.357     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X98Y290        LUT3 (Prop_lut3_I1_O)        0.135     5.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.217     3.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 0.086ns (1.574%)  route 5.376ns (98.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT3 (Prop_lut3_I2_O)        0.043     4.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.434     5.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X97Y288        LUT6 (Prop_lut6_I3_O)        0.043     5.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.215     3.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 0.188ns (3.504%)  route 5.177ns (96.496%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           4.943     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X96Y289        LUT5 (Prop_lut5_I4_O)        0.053     4.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.234     5.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X97Y289        LUT3 (Prop_lut3_I1_O)        0.135     5.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     5.365    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.216     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.177ns  (logic 0.129ns (2.492%)  route 5.048ns (97.508%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.667     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y287        LUT5 (Prop_lut5_I4_O)        0.043     3.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.525     4.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X92Y284        LUT4 (Prop_lut4_I1_O)        0.043     4.278 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.541     4.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X93Y284        LUT5 (Prop_lut5_I4_O)        0.043     4.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.315     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X95Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.211     3.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X95Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.028ns (1.582%)  route 1.742ns (98.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.742     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y288        LUT5 (Prop_lut5_I3_O)        0.028     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1_n_0
    SLICE_X93Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.028ns (1.547%)  route 1.782ns (98.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.782     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y288        LUT5 (Prop_lut5_I3_O)        0.028     1.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1_n_0
    SLICE_X93Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.028ns (1.493%)  route 1.848ns (98.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.848     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y288        LUT5 (Prop_lut5_I3_O)        0.028     1.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1_n_0
    SLICE_X92Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.028ns (1.492%)  route 1.849ns (98.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.849     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y288        LUT5 (Prop_lut5_I3_O)        0.028     1.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1_n_0
    SLICE_X93Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.028ns (1.492%)  route 1.849ns (98.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.849     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X93Y288        LUT5 (Prop_lut5_I3_O)        0.028     1.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[12]_i_1_n_0
    SLICE_X93Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.028ns (1.492%)  route 1.849ns (98.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.849     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y288        LUT5 (Prop_lut5_I3_O)        0.028     1.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1_n_0
    SLICE_X92Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.028ns (1.488%)  route 1.854ns (98.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X92Y288        LUT5 (Prop_lut5_I3_O)        0.028     1.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1_n_0
    SLICE_X92Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.000ns (0.000%)  route 1.906ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X84Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.628    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X84Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.000ns (0.000%)  route 1.906ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.906     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X84Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.628    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X84Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.000ns (0.000%)  route 1.929ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.929     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_rxc

Max Delay           645 Endpoints
Min Delay           645 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[10]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 1.540ns (8.289%)  route 17.037ns (91.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.981    18.577    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X3Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X3Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[11]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 1.540ns (8.289%)  route 17.037ns (91.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.981    18.577    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X3Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X3Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[12]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 1.540ns (8.289%)  route 17.037ns (91.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.981    18.577    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X3Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X3Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[13]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 1.540ns (8.289%)  route 17.037ns (91.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.981    18.577    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X2Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X2Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[14]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 1.540ns (8.289%)  route 17.037ns (91.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.981    18.577    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X3Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X3Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[15]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 1.540ns (8.289%)  route 17.037ns (91.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.981    18.577    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X2Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X2Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[8]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 1.540ns (8.289%)  route 17.037ns (91.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.981    18.577    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X2Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X2Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[9]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.577ns  (logic 1.540ns (8.289%)  route 17.037ns (91.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.981    18.577    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X2Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.383     4.685    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X2Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/eth_type_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.521ns  (logic 1.540ns (8.314%)  route 16.982ns (91.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.926    18.521    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X4Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.382     4.684    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X4Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/cur_state_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.519ns  (logic 1.540ns (8.314%)  route 16.979ns (91.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           6.056     7.553    net_udp_loop_inst1/sys_rst_n_IBUF
    SLICE_X56Y259        LUT1 (Prop_lut1_I0_O)        0.043     7.596 f  net_udp_loop_inst1/top_jesd204_inst_i_1/O
                         net (fo=1096, routed)       10.924    18.519    net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t_reg[0]_0
    SLICE_X5Y118         FDCE                                         f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         1.382     4.684    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X5Y118         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxd[3]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.672ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V25                                               0.000     0.000 r  net_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[3]
    V25                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  net_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.408    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[3]
    IDELAY_X0Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.672 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.672    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_3
    ILOGIC_X0Y114        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y114        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rx_ctl
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.676ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  net_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    net_rx_ctl
    W26                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  net_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.412    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rx_ctl
    IDELAY_X0Y113        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.676 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_delay_rx_ctrl/DATAOUT
                         net (fo=1, routed)           0.000     0.676    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rx_ctl_delay
    ILOGIC_X0Y113        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y113        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C

Slack:                    inf
  Source:                 net_rxd[0]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.678ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 6.540 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V27                                               0.000     0.000 r  net_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[0]
    V27                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  net_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.414    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[0]
    IDELAY_X0Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.678 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.678    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_0
    ILOGIC_X0Y117        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.919     6.540    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y117        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rxd[1]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.700ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V29                                               0.000     0.000 r  net_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[1]
    V29                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  net_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.436    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[1]
    IDELAY_X0Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.700 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.700    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_1
    ILOGIC_X0Y116        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y116        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rxd[2]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V30                                               0.000     0.000 r  net_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[2]
    V30                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  net_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.440    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[2]
    IDELAY_X0Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.704 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.704    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_2
    ILOGIC_X0Y115        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y115        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][30]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.442ns  (logic 0.450ns (18.422%)  route 1.992ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.844     2.266    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X102Y168       LUT6 (Prop_lut6_I5_O)        0.028     2.294 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1/O
                         net (fo=21, routed)          0.148     2.442    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0
    SLICE_X102Y169       FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.742     2.363    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X102Y169       FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][30]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.471ns  (logic 0.450ns (18.201%)  route 2.022ns (81.799%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.844     2.266    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X102Y168       LUT6 (Prop_lut6_I5_O)        0.028     2.294 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1/O
                         net (fo=21, routed)          0.177     2.471    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0
    SLICE_X101Y174       FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.736     2.357    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X101Y174       FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[0][5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][10]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.450ns (18.079%)  route 2.038ns (81.921%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.879     2.301    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X100Y167       LUT4 (Prop_lut4_I1_O)        0.028     2.329 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[2][15]_i_1/O
                         net (fo=16, routed)          0.159     2.488    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_0
    SLICE_X97Y168        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.741     2.362    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X97Y168        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][11]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.450ns (18.079%)  route 2.038ns (81.921%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.879     2.301    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X100Y167       LUT4 (Prop_lut4_I1_O)        0.028     2.329 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[2][15]_i_1/O
                         net (fo=16, routed)          0.159     2.488    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_0
    SLICE_X97Y168        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.741     2.362    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X97Y168        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.495ns  (logic 0.450ns (18.028%)  route 2.045ns (81.972%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.879     2.301    net_udp_loop_inst1/u_udp/u_udp_tx/sys_rst_n_IBUF
    SLICE_X100Y167       LUT4 (Prop_lut4_I1_O)        0.028     2.329 r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[2][15]_i_1/O
                         net (fo=16, routed)          0.166     2.495    net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_0
    SLICE_X96Y167        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=811, routed)         0.742     2.363    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X96Y167        FDRE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/ip_head_reg[2][4]/C





