
nrf24l01_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a364  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000064c  0800a508  0800a508  0000b508  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab54  0800ab54  0000c1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ab54  0800ab54  0000bb54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab5c  0800ab5c  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab5c  0800ab5c  0000bb5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab60  0800ab60  0000bb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800ab64  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1dc  2**0
                  CONTENTS
 10 .bss          0000030c  200001dc  200001dc  0000c1dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004e8  200004e8  0000c1dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f1b8  00000000  00000000  0000c20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020d1  00000000  00000000  0001b3c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d28  00000000  00000000  0001d498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a34  00000000  00000000  0001e1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000214c1  00000000  00000000  0001ebf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000114fc  00000000  00000000  000400b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c58a1  00000000  00000000  000515b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00116e52  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c04  00000000  00000000  00116e98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  0011ba9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a4ec 	.word	0x0800a4ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800a4ec 	.word	0x0800a4ec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff23 	bl	8000aec <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fc99 	bl	8000608 <__aeabi_dmul>
 8000cd6:	f7ff ff6f 	bl	8000bb8 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc1a 	bl	8000514 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	@ (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fc90 	bl	8000608 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fad2 	bl	8000298 <__aeabi_dsub>
 8000cf4:	f7ff ff60 	bl	8000bb8 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000

08000d04 <UART_SendString>:
static void MX_SPI1_Init(void);
static void MX_USART2_UART_Init(void);
static void UART_SendString(char *pString);

/* --- HELPER FUNCTION --- */
static void UART_SendString(char *pString) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)pString, strlen(pString), HAL_MAX_DELAY);
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f7ff fab7 	bl	8000280 <strlen>
 8000d12:	4603      	mov	r3, r0
 8000d14:	b29a      	uxth	r2, r3
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	6879      	ldr	r1, [r7, #4]
 8000d1c:	4803      	ldr	r0, [pc, #12]	@ (8000d2c <UART_SendString+0x28>)
 8000d1e:	f004 fb95 	bl	800544c <HAL_UART_Transmit>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	200002f8 	.word	0x200002f8

08000d30 <_write>:

int _write(int file, char *ptr, int len)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	f04f 33ff 	mov.w	r3, #4294967295
 8000d44:	68b9      	ldr	r1, [r7, #8]
 8000d46:	4804      	ldr	r0, [pc, #16]	@ (8000d58 <_write+0x28>)
 8000d48:	f004 fb80 	bl	800544c <HAL_UART_Transmit>
  return len;
 8000d4c:	687b      	ldr	r3, [r7, #4]
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	200002f8 	.word	0x200002f8
 8000d5c:	00000000 	.word	0x00000000

08000d60 <main>:


int main(void)
{
 8000d60:	b590      	push	{r4, r7, lr}
 8000d62:	b0ab      	sub	sp, #172	@ 0xac
 8000d64:	af04      	add	r7, sp, #16
  /* MCU Configuration */



  HAL_Init();
 8000d66:	f001 f85b 	bl	8001e20 <HAL_Init>
  SystemClock_Config();
 8000d6a:	f000 fad5 	bl	8001318 <SystemClock_Config>
  MX_GPIO_Init();
 8000d6e:	f000 fbd5 	bl	800151c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000d72:	f000 fb65 	bl	8001440 <MX_SPI1_Init>

  NRF24_Init(&hspi1, GPIOA, GPIO_PIN_9, GPIOC, GPIO_PIN_7);
 8000d76:	2380      	movs	r3, #128	@ 0x80
 8000d78:	9300      	str	r3, [sp, #0]
 8000d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e70 <main+0x110>)
 8000d7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d80:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000d84:	483b      	ldr	r0, [pc, #236]	@ (8000e74 <main+0x114>)
 8000d86:	f000 fcf7 	bl	8001778 <NRF24_Init>
  NRF24_SetTXAddress(TxAddress);
 8000d8a:	483b      	ldr	r0, [pc, #236]	@ (8000e78 <main+0x118>)
 8000d8c:	f000 fdc0 	bl	8001910 <NRF24_SetTXAddress>
  NRF24_SetRFChannel(90);
 8000d90:	205a      	movs	r0, #90	@ 0x5a
 8000d92:	f000 fd59 	bl	8001848 <NRF24_SetRFChannel>
  NRF24_SetDataRate(NRF24_DR_1MBPS);
 8000d96:	2000      	movs	r0, #0
 8000d98:	f000 fd69 	bl	800186e <NRF24_SetDataRate>
  NRF24_SetCRCLength(NRF24_CRC_16);
 8000d9c:	200c      	movs	r0, #12
 8000d9e:	f000 fd9c 	bl	80018da <NRF24_SetCRCLength>
  NRF24_SetTXMode();
 8000da2:	f000 fdc7 	bl	8001934 <NRF24_SetTXMode>

  MX_USART2_UART_Init();
 8000da6:	f000 fb89 	bl	80014bc <MX_USART2_UART_Init>

  MX_I2C1_Init();
 8000daa:	f000 fb09 	bl	80013c0 <MX_I2C1_Init>

  /* --- NRF24L01 Initialization --- */
  UART_SendString("NRF24L01 Transmitter Initialized.\r\n");
 8000dae:	4833      	ldr	r0, [pc, #204]	@ (8000e7c <main+0x11c>)
 8000db0:	f7ff ffa8 	bl	8000d04 <UART_SendString>
  /* --- MPU6050 Initialization --- */
  char log_buffer[100]; // Buffer for printing
  uint8_t check;
  uint8_t i2c_reg_val;  // Renamed from 'data' to avoid confusion

  printf("--- Program Started ---\r\n");
 8000db4:	4832      	ldr	r0, [pc, #200]	@ (8000e80 <main+0x120>)
 8000db6:	f005 ff4f 	bl	8006c58 <puts>
  	  HAL_Delay(100); // Give it time to send
 8000dba:	2064      	movs	r0, #100	@ 0x64
 8000dbc:	f001 f89e 	bl	8001efc <HAL_Delay>

  	  // 1. Check if I2C device is found
  	  if (HAL_I2C_IsDeviceReady(&hi2c1, MPU6050_ADDR, 2, 100) != HAL_OK) {
 8000dc0:	2364      	movs	r3, #100	@ 0x64
 8000dc2:	2202      	movs	r2, #2
 8000dc4:	21d0      	movs	r1, #208	@ 0xd0
 8000dc6:	482f      	ldr	r0, [pc, #188]	@ (8000e84 <main+0x124>)
 8000dc8:	f001 fe28 	bl	8002a1c <HAL_I2C_IsDeviceReady>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d004      	beq.n	8000ddc <main+0x7c>
  		UART_SendString("!!! I2C Device Not Ready. Check wiring. Stuck in Error_Handler().\r\n");
 8000dd2:	482d      	ldr	r0, [pc, #180]	@ (8000e88 <main+0x128>)
 8000dd4:	f7ff ff96 	bl	8000d04 <UART_SendString>
  		Error_Handler();
 8000dd8:	f000 fc02 	bl	80015e0 <Error_Handler>
  	  }

  	UART_SendString("I2C Device Ready.\r\n");
 8000ddc:	482b      	ldr	r0, [pc, #172]	@ (8000e8c <main+0x12c>)
 8000dde:	f7ff ff91 	bl	8000d04 <UART_SendString>
  	  HAL_Delay(100);
 8000de2:	2064      	movs	r0, #100	@ 0x64
 8000de4:	f001 f88a 	bl	8001efc <HAL_Delay>

  	  // 2. Check the WHO_AM_I register
  	  HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I, 1, &check, 1, 100);
 8000de8:	2364      	movs	r3, #100	@ 0x64
 8000dea:	9302      	str	r3, [sp, #8]
 8000dec:	2301      	movs	r3, #1
 8000dee:	9301      	str	r3, [sp, #4]
 8000df0:	f107 030f 	add.w	r3, r7, #15
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	2301      	movs	r3, #1
 8000df8:	2275      	movs	r2, #117	@ 0x75
 8000dfa:	21d0      	movs	r1, #208	@ 0xd0
 8000dfc:	4821      	ldr	r0, [pc, #132]	@ (8000e84 <main+0x124>)
 8000dfe:	f001 fcf3 	bl	80027e8 <HAL_I2C_Mem_Read>

  	  if (check == 0x70) // 0x68 is the default MPU-6050 Who Am I value
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	2b70      	cmp	r3, #112	@ 0x70
 8000e06:	d145      	bne.n	8000e94 <main+0x134>
  	  {
  		printf("MPU6050 WHO_AM_I check SUCCESS (0x%X). Waking up sensor...\r\n", check);
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4820      	ldr	r0, [pc, #128]	@ (8000e90 <main+0x130>)
 8000e0e:	f005 febb 	bl	8006b88 <iprintf>

  		  // Configure accelerometer ±2g
  		i2c_reg_val = 0x08;
 8000e12:	2308      	movs	r3, #8
 8000e14:	73bb      	strb	r3, [r7, #14]
  		  HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1C, 1, &i2c_reg_val, 1, 100);
 8000e16:	2364      	movs	r3, #100	@ 0x64
 8000e18:	9302      	str	r3, [sp, #8]
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	9301      	str	r3, [sp, #4]
 8000e1e:	f107 030e 	add.w	r3, r7, #14
 8000e22:	9300      	str	r3, [sp, #0]
 8000e24:	2301      	movs	r3, #1
 8000e26:	221c      	movs	r2, #28
 8000e28:	21d0      	movs	r1, #208	@ 0xd0
 8000e2a:	4816      	ldr	r0, [pc, #88]	@ (8000e84 <main+0x124>)
 8000e2c:	f001 fbc8 	bl	80025c0 <HAL_I2C_Mem_Write>

  		  // Configure gyroscope ±1000°/s
  		i2c_reg_val = 0x10;
 8000e30:	2310      	movs	r3, #16
 8000e32:	73bb      	strb	r3, [r7, #14]
  		  HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1B, 1, &i2c_reg_val, 1, 100);
 8000e34:	2364      	movs	r3, #100	@ 0x64
 8000e36:	9302      	str	r3, [sp, #8]
 8000e38:	2301      	movs	r3, #1
 8000e3a:	9301      	str	r3, [sp, #4]
 8000e3c:	f107 030e 	add.w	r3, r7, #14
 8000e40:	9300      	str	r3, [sp, #0]
 8000e42:	2301      	movs	r3, #1
 8000e44:	221b      	movs	r2, #27
 8000e46:	21d0      	movs	r1, #208	@ 0xd0
 8000e48:	480e      	ldr	r0, [pc, #56]	@ (8000e84 <main+0x124>)
 8000e4a:	f001 fbb9 	bl	80025c0 <HAL_I2C_Mem_Write>

  		  // Wake up the MPU6050
  		i2c_reg_val = 0x00;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	73bb      	strb	r3, [r7, #14]
  		  HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &i2c_reg_val, 1, 100);
 8000e52:	2364      	movs	r3, #100	@ 0x64
 8000e54:	9302      	str	r3, [sp, #8]
 8000e56:	2301      	movs	r3, #1
 8000e58:	9301      	str	r3, [sp, #4]
 8000e5a:	f107 030e 	add.w	r3, r7, #14
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2301      	movs	r3, #1
 8000e62:	226b      	movs	r2, #107	@ 0x6b
 8000e64:	21d0      	movs	r1, #208	@ 0xd0
 8000e66:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <main+0x124>)
 8000e68:	f001 fbaa 	bl	80025c0 <HAL_I2C_Mem_Write>
 8000e6c:	e019      	b.n	8000ea2 <main+0x142>
 8000e6e:	bf00      	nop
 8000e70:	48000800 	.word	0x48000800
 8000e74:	20000294 	.word	0x20000294
 8000e78:	20000000 	.word	0x20000000
 8000e7c:	0800a508 	.word	0x0800a508
 8000e80:	0800a52c 	.word	0x0800a52c
 8000e84:	20000240 	.word	0x20000240
 8000e88:	0800a548 	.word	0x0800a548
 8000e8c:	0800a58c 	.word	0x0800a58c
 8000e90:	0800a5a0 	.word	0x0800a5a0


  	  } else {
  		printf("!!! MPU6050 WHO_AM_I check FAILED. Value was: 0x%X. Check AD0 pin.\r\n", check);
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	4619      	mov	r1, r3
 8000e98:	48bd      	ldr	r0, [pc, #756]	@ (8001190 <main+0x430>)
 8000e9a:	f005 fe75 	bl	8006b88 <iprintf>

  		  Error_Handler();
 8000e9e:	f000 fb9f 	bl	80015e0 <Error_Handler>
  	  }

  	  UART_SendString("Setup Complete. Entering main loop...\r\n\r\n");
 8000ea2:	48bc      	ldr	r0, [pc, #752]	@ (8001194 <main+0x434>)
 8000ea4:	f7ff ff2e 	bl	8000d04 <UART_SendString>
  	  HAL_Delay(100);
 8000ea8:	2064      	movs	r0, #100	@ 0x64
 8000eaa:	f001 f827 	bl	8001efc <HAL_Delay>

  	while (1)
  	  {
  	      uint8_t buffer[14];
  	      // Read 14 bytes (Accel, Temp, Gyro)
  	      HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x3B, 1, buffer, 14, 100);
 8000eae:	2364      	movs	r3, #100	@ 0x64
 8000eb0:	9302      	str	r3, [sp, #8]
 8000eb2:	230e      	movs	r3, #14
 8000eb4:	9301      	str	r3, [sp, #4]
 8000eb6:	463b      	mov	r3, r7
 8000eb8:	9300      	str	r3, [sp, #0]
 8000eba:	2301      	movs	r3, #1
 8000ebc:	223b      	movs	r2, #59	@ 0x3b
 8000ebe:	21d0      	movs	r1, #208	@ 0xd0
 8000ec0:	48b5      	ldr	r0, [pc, #724]	@ (8001198 <main+0x438>)
 8000ec2:	f001 fc91 	bl	80027e8 <HAL_I2C_Mem_Read>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93

  	      if (status == HAL_OK)
 8000ecc:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	f040 81fe 	bne.w	80012d2 <main+0x572>
  	      {
  	          // 1. Parse raw data
  	          int16_t ax_raw = (int16_t)(buffer[0] << 8 | buffer[1]);
 8000ed6:	783b      	ldrb	r3, [r7, #0]
 8000ed8:	b21b      	sxth	r3, r3
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	b21a      	sxth	r2, r3
 8000ede:	787b      	ldrb	r3, [r7, #1]
 8000ee0:	b21b      	sxth	r3, r3
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
  	          int16_t ay_raw = (int16_t)(buffer[2] << 8 | buffer[3]);
 8000ee8:	78bb      	ldrb	r3, [r7, #2]
 8000eea:	b21b      	sxth	r3, r3
 8000eec:	021b      	lsls	r3, r3, #8
 8000eee:	b21a      	sxth	r2, r3
 8000ef0:	78fb      	ldrb	r3, [r7, #3]
 8000ef2:	b21b      	sxth	r3, r3
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  	          int16_t az_raw = (int16_t)(buffer[4] << 8 | buffer[5]);
 8000efa:	793b      	ldrb	r3, [r7, #4]
 8000efc:	b21b      	sxth	r3, r3
 8000efe:	021b      	lsls	r3, r3, #8
 8000f00:	b21a      	sxth	r2, r3
 8000f02:	797b      	ldrb	r3, [r7, #5]
 8000f04:	b21b      	sxth	r3, r3
 8000f06:	4313      	orrs	r3, r2
 8000f08:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  	          int16_t tp_raw = (int16_t)(buffer[6] << 8 | buffer[7]);
 8000f0c:	79bb      	ldrb	r3, [r7, #6]
 8000f0e:	b21b      	sxth	r3, r3
 8000f10:	021b      	lsls	r3, r3, #8
 8000f12:	b21a      	sxth	r2, r3
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	b21b      	sxth	r3, r3
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
  	          int16_t gx_raw = (int16_t)(buffer[8] << 8 | buffer[9]);
 8000f1e:	7a3b      	ldrb	r3, [r7, #8]
 8000f20:	b21b      	sxth	r3, r3
 8000f22:	021b      	lsls	r3, r3, #8
 8000f24:	b21a      	sxth	r2, r3
 8000f26:	7a7b      	ldrb	r3, [r7, #9]
 8000f28:	b21b      	sxth	r3, r3
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
  	          int16_t gy_raw = (int16_t)(buffer[10] << 8 | buffer[11]);
 8000f30:	7abb      	ldrb	r3, [r7, #10]
 8000f32:	b21b      	sxth	r3, r3
 8000f34:	021b      	lsls	r3, r3, #8
 8000f36:	b21a      	sxth	r2, r3
 8000f38:	7afb      	ldrb	r3, [r7, #11]
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
  	          int16_t gz_raw = (int16_t)(buffer[12] << 8 | buffer[13]);
 8000f42:	7b3b      	ldrb	r3, [r7, #12]
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	021b      	lsls	r3, r3, #8
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	7b7b      	ldrb	r3, [r7, #13]
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

  	          // 2. Convert to float
  	          data_imu.ax = ax_raw / OPERATION_4G + ACCEL_X_OFFSET;
 8000f54:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff faeb 	bl	8000534 <__aeabi_i2d>
 8000f5e:	f04f 0200 	mov.w	r2, #0
 8000f62:	4b8e      	ldr	r3, [pc, #568]	@ (800119c <main+0x43c>)
 8000f64:	f7ff fc7a 	bl	800085c <__aeabi_ddiv>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	4619      	mov	r1, r3
 8000f70:	f04f 0200 	mov.w	r2, #0
 8000f74:	f04f 0300 	mov.w	r3, #0
 8000f78:	f7ff f990 	bl	800029c <__adddf3>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	4610      	mov	r0, r2
 8000f82:	4619      	mov	r1, r3
 8000f84:	f7ff fe38 	bl	8000bf8 <__aeabi_d2f>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4a85      	ldr	r2, [pc, #532]	@ (80011a0 <main+0x440>)
 8000f8c:	6013      	str	r3, [r2, #0]
  	          data_imu.ay = ay_raw / OPERATION_4G + ACCEL_Y_OFFSET;
 8000f8e:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff face 	bl	8000534 <__aeabi_i2d>
 8000f98:	f04f 0200 	mov.w	r2, #0
 8000f9c:	4b7f      	ldr	r3, [pc, #508]	@ (800119c <main+0x43c>)
 8000f9e:	f7ff fc5d 	bl	800085c <__aeabi_ddiv>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	4610      	mov	r0, r2
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	f04f 0300 	mov.w	r3, #0
 8000fb2:	f7ff f973 	bl	800029c <__adddf3>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	4610      	mov	r0, r2
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f7ff fe1b 	bl	8000bf8 <__aeabi_d2f>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	4a76      	ldr	r2, [pc, #472]	@ (80011a0 <main+0x440>)
 8000fc6:	6053      	str	r3, [r2, #4]
  	          data_imu.az = az_raw / OPERATION_4G + ACCEL_Z_OFFSET;
 8000fc8:	f9b7 308c 	ldrsh.w	r3, [r7, #140]	@ 0x8c
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fab1 	bl	8000534 <__aeabi_i2d>
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	4b71      	ldr	r3, [pc, #452]	@ (800119c <main+0x43c>)
 8000fd8:	f7ff fc40 	bl	800085c <__aeabi_ddiv>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4610      	mov	r0, r2
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	a366      	add	r3, pc, #408	@ (adr r3, 8001180 <main+0x420>)
 8000fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fea:	f7ff f957 	bl	800029c <__adddf3>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	4610      	mov	r0, r2
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f7ff fdff 	bl	8000bf8 <__aeabi_d2f>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a68      	ldr	r2, [pc, #416]	@ (80011a0 <main+0x440>)
 8000ffe:	6093      	str	r3, [r2, #8]
  	          data_imu.temp = (tp_raw / 310.0f) + 18.53f;
 8001000:	f9b7 308a 	ldrsh.w	r3, [r7, #138]	@ 0x8a
 8001004:	ee07 3a90 	vmov	s15, r3
 8001008:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800100c:	eddf 6a65 	vldr	s13, [pc, #404]	@ 80011a4 <main+0x444>
 8001010:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001014:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 80011a8 <main+0x448>
 8001018:	ee77 7a87 	vadd.f32	s15, s15, s14
 800101c:	4b60      	ldr	r3, [pc, #384]	@ (80011a0 <main+0x440>)
 800101e:	edc3 7a06 	vstr	s15, [r3, #24]
  	          data_imu.gx = gx_raw / OPERATION_1000;
 8001022:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	@ 0x88
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa84 	bl	8000534 <__aeabi_i2d>
 800102c:	a356      	add	r3, pc, #344	@ (adr r3, 8001188 <main+0x428>)
 800102e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001032:	f7ff fc13 	bl	800085c <__aeabi_ddiv>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4610      	mov	r0, r2
 800103c:	4619      	mov	r1, r3
 800103e:	f7ff fddb 	bl	8000bf8 <__aeabi_d2f>
 8001042:	4603      	mov	r3, r0
 8001044:	4a56      	ldr	r2, [pc, #344]	@ (80011a0 <main+0x440>)
 8001046:	60d3      	str	r3, [r2, #12]
  	          data_imu.gy = gy_raw / OPERATION_1000;
 8001048:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff fa71 	bl	8000534 <__aeabi_i2d>
 8001052:	a34d      	add	r3, pc, #308	@ (adr r3, 8001188 <main+0x428>)
 8001054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001058:	f7ff fc00 	bl	800085c <__aeabi_ddiv>
 800105c:	4602      	mov	r2, r0
 800105e:	460b      	mov	r3, r1
 8001060:	4610      	mov	r0, r2
 8001062:	4619      	mov	r1, r3
 8001064:	f7ff fdc8 	bl	8000bf8 <__aeabi_d2f>
 8001068:	4603      	mov	r3, r0
 800106a:	4a4d      	ldr	r2, [pc, #308]	@ (80011a0 <main+0x440>)
 800106c:	6113      	str	r3, [r2, #16]
  	          data_imu.gz = gz_raw / OPERATION_1000;
 800106e:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fa5e 	bl	8000534 <__aeabi_i2d>
 8001078:	a343      	add	r3, pc, #268	@ (adr r3, 8001188 <main+0x428>)
 800107a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107e:	f7ff fbed 	bl	800085c <__aeabi_ddiv>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	4610      	mov	r0, r2
 8001088:	4619      	mov	r1, r3
 800108a:	f7ff fdb5 	bl	8000bf8 <__aeabi_d2f>
 800108e:	4603      	mov	r3, r0
 8001090:	4a43      	ldr	r2, [pc, #268]	@ (80011a0 <main+0x440>)
 8001092:	6153      	str	r3, [r2, #20]

  	          // 3. Calculate Gyro Swing
  	          float gyro_diff = fabsf(data_imu.gy - data_imu.gz);
 8001094:	4b42      	ldr	r3, [pc, #264]	@ (80011a0 <main+0x440>)
 8001096:	ed93 7a04 	vldr	s14, [r3, #16]
 800109a:	4b41      	ldr	r3, [pc, #260]	@ (80011a0 <main+0x440>)
 800109c:	edd3 7a05 	vldr	s15, [r3, #20]
 80010a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010a4:	eef0 7ae7 	vabs.f32	s15, s15
 80010a8:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80

  	          uint32_t current_time = HAL_GetTick();
 80010ac:	f000 ff1a 	bl	8001ee4 <HAL_GetTick>
 80010b0:	67f8      	str	r0, [r7, #124]	@ 0x7c
  	          uint32_t time_diff = current_time - last_step_time;
 80010b2:	4b3e      	ldr	r3, [pc, #248]	@ (80011ac <main+0x44c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	67bb      	str	r3, [r7, #120]	@ 0x78

  	          // --- STEP DETECTION LOGIC ---
  	          if (gyro_diff > GYRO_TH && !is_above_threshold)
 80010bc:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80010c0:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80011b0 <main+0x450>
 80010c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010cc:	f340 8095 	ble.w	80011fa <main+0x49a>
 80010d0:	4b38      	ldr	r3, [pc, #224]	@ (80011b4 <main+0x454>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f040 8090 	bne.w	80011fa <main+0x49a>
  	          {
  	              is_above_threshold = 1; // Lock
 80010da:	4b36      	ldr	r3, [pc, #216]	@ (80011b4 <main+0x454>)
 80010dc:	2201      	movs	r2, #1
 80010de:	701a      	strb	r2, [r3, #0]

  	              // CASE 1: Valid Step (Between 300ms and 2000ms)
  	              if ((time_diff >= 250 && time_diff <= 2500) || step_count == 0)
 80010e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80010e2:	2bf9      	cmp	r3, #249	@ 0xf9
 80010e4:	d904      	bls.n	80010f0 <main+0x390>
 80010e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80010e8:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d903      	bls.n	80010f8 <main+0x398>
 80010f0:	4b31      	ldr	r3, [pc, #196]	@ (80011b8 <main+0x458>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d176      	bne.n	80011e6 <main+0x486>
  	              {
  	                  step_count += 1;
 80010f8:	4b2f      	ldr	r3, [pc, #188]	@ (80011b8 <main+0x458>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	3301      	adds	r3, #1
 80010fe:	4a2e      	ldr	r2, [pc, #184]	@ (80011b8 <main+0x458>)
 8001100:	6013      	str	r3, [r2, #0]

  	                  // -- Batching Logic --
  	                  if (batch_index == 0) {
 8001102:	4b2e      	ldr	r3, [pc, #184]	@ (80011bc <main+0x45c>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d104      	bne.n	8001114 <main+0x3b4>
  	                      sentData.step_initial_count = step_count;
 800110a:	4b2b      	ldr	r3, [pc, #172]	@ (80011b8 <main+0x458>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	b29a      	uxth	r2, r3
 8001110:	4b2b      	ldr	r3, [pc, #172]	@ (80011c0 <main+0x460>)
 8001112:	801a      	strh	r2, [r3, #0]
  	                  }

  	                  sentData.steps[batch_index].period = (uint16_t)time_diff;
 8001114:	4b29      	ldr	r3, [pc, #164]	@ (80011bc <main+0x45c>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800111a:	b291      	uxth	r1, r2
 800111c:	4a28      	ldr	r2, [pc, #160]	@ (80011c0 <main+0x460>)
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4413      	add	r3, r2
 8001122:	460a      	mov	r2, r1
 8001124:	805a      	strh	r2, [r3, #2]
  	                  sentData.steps[batch_index].intensity = (uint16_t)gyro_diff;
 8001126:	4b25      	ldr	r3, [pc, #148]	@ (80011bc <main+0x45c>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800112e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001132:	ee17 2a90 	vmov	r2, s15
 8001136:	b291      	uxth	r1, r2
 8001138:	4a21      	ldr	r2, [pc, #132]	@ (80011c0 <main+0x460>)
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	460a      	mov	r2, r1
 8001140:	809a      	strh	r2, [r3, #4]

  	                  batch_index++;
 8001142:	4b1e      	ldr	r3, [pc, #120]	@ (80011bc <main+0x45c>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	3301      	adds	r3, #1
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4b1c      	ldr	r3, [pc, #112]	@ (80011bc <main+0x45c>)
 800114c:	701a      	strb	r2, [r3, #0]
  	                  last_step_time = current_time;
 800114e:	4a17      	ldr	r2, [pc, #92]	@ (80011ac <main+0x44c>)
 8001150:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001152:	6013      	str	r3, [r2, #0]

  	                  // Check if Batch is Full (5 steps)
  	                  if (batch_index >= 5)
 8001154:	4b19      	ldr	r3, [pc, #100]	@ (80011bc <main+0x45c>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b04      	cmp	r3, #4
 800115a:	d94d      	bls.n	80011f8 <main+0x498>
  	                  {
  	                      sentData.temp = data_imu.temp;
 800115c:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <main+0x440>)
 800115e:	699a      	ldr	r2, [r3, #24]
 8001160:	4b17      	ldr	r3, [pc, #92]	@ (80011c0 <main+0x460>)
 8001162:	f8c3 2016 	str.w	r2, [r3, #22]

  	                      // Transmit Full Batch
  	                      NRF24_TX_Result_t res = NRF24_Transmit((uint8_t*)&sentData, sizeof(sentData));
 8001166:	211a      	movs	r1, #26
 8001168:	4815      	ldr	r0, [pc, #84]	@ (80011c0 <main+0x460>)
 800116a:	f000 fbfe 	bl	800196a <NRF24_Transmit>
 800116e:	4603      	mov	r3, r0
 8001170:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

  	                      if(res == NRF24_TX_OK)
 8001174:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001178:	2b00      	cmp	r3, #0
 800117a:	e023      	b.n	80011c4 <main+0x464>
 800117c:	f3af 8000 	nop.w
 8001180:	147ae148 	.word	0x147ae148
 8001184:	3fc147ae 	.word	0x3fc147ae
 8001188:	00000000 	.word	0x00000000
 800118c:	40406000 	.word	0x40406000
 8001190:	0800a5e0 	.word	0x0800a5e0
 8001194:	0800a628 	.word	0x0800a628
 8001198:	20000240 	.word	0x20000240
 800119c:	40c00000 	.word	0x40c00000
 80011a0:	20000208 	.word	0x20000208
 80011a4:	439b0000 	.word	0x439b0000
 80011a8:	41943d71 	.word	0x41943d71
 80011ac:	20000200 	.word	0x20000200
 80011b0:	432f0000 	.word	0x432f0000
 80011b4:	20000204 	.word	0x20000204
 80011b8:	200001fc 	.word	0x200001fc
 80011bc:	200001f8 	.word	0x200001f8
 80011c0:	20000224 	.word	0x20000224
 80011c4:	d108      	bne.n	80011d8 <main+0x478>
  	                      {
  	                          UART_SendString(">> FULL BATCH SENT: OK\r\n");
 80011c6:	4848      	ldr	r0, [pc, #288]	@ (80012e8 <main+0x588>)
 80011c8:	f7ff fd9c 	bl	8000d04 <UART_SendString>
  	                          HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // Blink LED
 80011cc:	2120      	movs	r1, #32
 80011ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d2:	f001 f93f 	bl	8002454 <HAL_GPIO_TogglePin>
 80011d6:	e002      	b.n	80011de <main+0x47e>
  	                      }
  	                      else
  	                      {
  	                          UART_SendString(">> FULL BATCH SENT: FAILED\r\n");
 80011d8:	4844      	ldr	r0, [pc, #272]	@ (80012ec <main+0x58c>)
 80011da:	f7ff fd93 	bl	8000d04 <UART_SendString>
  	                      }

  	                      batch_index = 0; // Reset
 80011de:	4b44      	ldr	r3, [pc, #272]	@ (80012f0 <main+0x590>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
  	                  if (batch_index >= 5)
 80011e4:	e008      	b.n	80011f8 <main+0x498>
  	                  }
  	              }
  	              // CASE 2: New Start (Pause detected > 2000ms)
  	              else if (time_diff > 2500)
 80011e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80011e8:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d911      	bls.n	8001214 <main+0x4b4>
  	              {
  	                   last_step_time = current_time;
 80011f0:	4a40      	ldr	r2, [pc, #256]	@ (80012f4 <main+0x594>)
 80011f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80011f4:	6013      	str	r3, [r2, #0]
  	              if ((time_diff >= 250 && time_diff <= 2500) || step_count == 0)
 80011f6:	e00d      	b.n	8001214 <main+0x4b4>
 80011f8:	e00c      	b.n	8001214 <main+0x4b4>
  	              }
  	          }
  	          // Reset Lock
  	          else if (gyro_diff < 75.0f)
 80011fa:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80011fe:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80012f8 <main+0x598>
 8001202:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120a:	d504      	bpl.n	8001216 <main+0x4b6>
  	          {
  	              is_above_threshold = 0;
 800120c:	4b3b      	ldr	r3, [pc, #236]	@ (80012fc <main+0x59c>)
 800120e:	2200      	movs	r2, #0
 8001210:	701a      	strb	r2, [r3, #0]
 8001212:	e000      	b.n	8001216 <main+0x4b6>
  	              if ((time_diff >= 250 && time_diff <= 2500) || step_count == 0)
 8001214:	bf00      	nop
  	          }

  	          // --- TIMEOUT FLUSH LOGIC ---
  	          // If data pending AND no steps for > 2 seconds
  	          if (batch_index > 0 && (current_time - last_step_time > 2500))
 8001216:	4b36      	ldr	r3, [pc, #216]	@ (80012f0 <main+0x590>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d042      	beq.n	80012a4 <main+0x544>
 800121e:	4b35      	ldr	r3, [pc, #212]	@ (80012f4 <main+0x594>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800122a:	4293      	cmp	r3, r2
 800122c:	d93a      	bls.n	80012a4 <main+0x544>
  	          {
  	              // Fill remaining slots with 0
  	              for(int i = batch_index; i < 5; i++) {
 800122e:	4b30      	ldr	r3, [pc, #192]	@ (80012f0 <main+0x590>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001236:	e012      	b.n	800125e <main+0x4fe>
  	                  sentData.steps[i].period = 0;
 8001238:	4a31      	ldr	r2, [pc, #196]	@ (8001300 <main+0x5a0>)
 800123a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	4413      	add	r3, r2
 8001242:	2200      	movs	r2, #0
 8001244:	805a      	strh	r2, [r3, #2]
  	                  sentData.steps[i].intensity = 0;
 8001246:	4a2e      	ldr	r2, [pc, #184]	@ (8001300 <main+0x5a0>)
 8001248:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	4413      	add	r3, r2
 8001250:	2200      	movs	r2, #0
 8001252:	809a      	strh	r2, [r3, #4]
  	              for(int i = batch_index; i < 5; i++) {
 8001254:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001258:	3301      	adds	r3, #1
 800125a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800125e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001262:	2b04      	cmp	r3, #4
 8001264:	dde8      	ble.n	8001238 <main+0x4d8>
  	              }

  	              sentData.temp = data_imu.temp;
 8001266:	4b27      	ldr	r3, [pc, #156]	@ (8001304 <main+0x5a4>)
 8001268:	699a      	ldr	r2, [r3, #24]
 800126a:	4b25      	ldr	r3, [pc, #148]	@ (8001300 <main+0x5a0>)
 800126c:	f8c3 2016 	str.w	r2, [r3, #22]

  	              // Transmit Partial Batch
  	              NRF24_TX_Result_t res = NRF24_Transmit((uint8_t*)&sentData, sizeof(sentData));
 8001270:	211a      	movs	r1, #26
 8001272:	4823      	ldr	r0, [pc, #140]	@ (8001300 <main+0x5a0>)
 8001274:	f000 fb79 	bl	800196a <NRF24_Transmit>
 8001278:	4603      	mov	r3, r0
 800127a:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

  	              if(res == NRF24_TX_OK)
 800127e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001282:	2b00      	cmp	r3, #0
 8001284:	d108      	bne.n	8001298 <main+0x538>
  	              {
  	                  UART_SendString(">> TIMEOUT FLUSH: OK\r\n");
 8001286:	4820      	ldr	r0, [pc, #128]	@ (8001308 <main+0x5a8>)
 8001288:	f7ff fd3c 	bl	8000d04 <UART_SendString>
  	                  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800128c:	2120      	movs	r1, #32
 800128e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001292:	f001 f8df 	bl	8002454 <HAL_GPIO_TogglePin>
 8001296:	e002      	b.n	800129e <main+0x53e>
  	              }
  	              else
  	              {
  	                  UART_SendString(">> TIMEOUT FLUSH: FAILED\r\n");
 8001298:	481c      	ldr	r0, [pc, #112]	@ (800130c <main+0x5ac>)
 800129a:	f7ff fd33 	bl	8000d04 <UART_SendString>
  	              }

  	              batch_index = 0; // Buffer cleared
 800129e:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <main+0x590>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]
  	          }

  	          // --- PLOTTER ---
  	          sprintf(log_buffer, "Diff:%.2f,Thresh%.2f:.0\r\n", gyro_diff, GYRO_TH);
 80012a4:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80012a8:	f7ff f956 	bl	8000558 <__aeabi_f2d>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	f107 0410 	add.w	r4, r7, #16
 80012b4:	a10a      	add	r1, pc, #40	@ (adr r1, 80012e0 <main+0x580>)
 80012b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012ba:	e9cd 0100 	strd	r0, r1, [sp]
 80012be:	4914      	ldr	r1, [pc, #80]	@ (8001310 <main+0x5b0>)
 80012c0:	4620      	mov	r0, r4
 80012c2:	f005 fcd1 	bl	8006c68 <siprintf>
  	          UART_SendString(log_buffer);
 80012c6:	f107 0310 	add.w	r3, r7, #16
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fd1a 	bl	8000d04 <UART_SendString>
 80012d0:	e002      	b.n	80012d8 <main+0x578>
  	      }
  	      else
  	      {
  	          UART_SendString("I2C Error.\r\n");
 80012d2:	4810      	ldr	r0, [pc, #64]	@ (8001314 <main+0x5b4>)
 80012d4:	f7ff fd16 	bl	8000d04 <UART_SendString>
  	      }

  	      HAL_Delay(20); // 50Hz Loop
 80012d8:	2014      	movs	r0, #20
 80012da:	f000 fe0f 	bl	8001efc <HAL_Delay>
  	  {
 80012de:	e5e6      	b.n	8000eae <main+0x14e>
 80012e0:	00000000 	.word	0x00000000
 80012e4:	4065e000 	.word	0x4065e000
 80012e8:	0800a654 	.word	0x0800a654
 80012ec:	0800a670 	.word	0x0800a670
 80012f0:	200001f8 	.word	0x200001f8
 80012f4:	20000200 	.word	0x20000200
 80012f8:	42960000 	.word	0x42960000
 80012fc:	20000204 	.word	0x20000204
 8001300:	20000224 	.word	0x20000224
 8001304:	20000208 	.word	0x20000208
 8001308:	0800a690 	.word	0x0800a690
 800130c:	0800a6a8 	.word	0x0800a6a8
 8001310:	0800a6c4 	.word	0x0800a6c4
 8001314:	0800a6e0 	.word	0x0800a6e0

08001318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b0a6      	sub	sp, #152	@ 0x98
 800131c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800131e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001322:	2228      	movs	r2, #40	@ 0x28
 8001324:	2100      	movs	r1, #0
 8001326:	4618      	mov	r0, r3
 8001328:	f005 fd98 	bl	8006e5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800132c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800133c:	1d3b      	adds	r3, r7, #4
 800133e:	2258      	movs	r2, #88	@ 0x58
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f005 fd8a 	bl	8006e5c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001348:	2302      	movs	r3, #2
 800134a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800134c:	2301      	movs	r3, #1
 800134e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001350:	2310      	movs	r3, #16
 8001352:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001356:	2300      	movs	r3, #0
 8001358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800135c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001360:	4618      	mov	r0, r3
 8001362:	f001 ffa1 	bl	80032a8 <HAL_RCC_OscConfig>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800136c:	f000 f938 	bl	80015e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001370:	230f      	movs	r3, #15
 8001372:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001374:	2300      	movs	r3, #0
 8001376:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001378:	2300      	movs	r3, #0
 800137a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001380:	2300      	movs	r3, #0
 8001382:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001384:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f002 ffb0 	bl	80042f0 <HAL_RCC_ClockConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001396:	f000 f923 	bl	80015e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 800139a:	2322      	movs	r3, #34	@ 0x22
 800139c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	4618      	mov	r0, r3
 80013aa:	f003 f9b3 	bl	8004714 <HAL_RCCEx_PeriphCLKConfig>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80013b4:	f000 f914 	bl	80015e0 <Error_Handler>
  }
}
 80013b8:	bf00      	nop
 80013ba:	3798      	adds	r7, #152	@ 0x98
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
	{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C1_Init 0 */

	  /* USER CODE BEGIN I2C1_Init 1 */

	  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 80013c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001438 <MX_I2C1_Init+0x78>)
 80013c8:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00201D2B;
 80013ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013cc:	4a1b      	ldr	r2, [pc, #108]	@ (800143c <MX_I2C1_Init+0x7c>)
 80013ce:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 80013d0:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013d6:	4b17      	ldr	r3, [pc, #92]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013d8:	2201      	movs	r2, #1
 80013da:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013dc:	4b15      	ldr	r3, [pc, #84]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 80013e2:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ee:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013fa:	480e      	ldr	r0, [pc, #56]	@ (8001434 <MX_I2C1_Init+0x74>)
 80013fc:	f001 f844 	bl	8002488 <HAL_I2C_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_I2C1_Init+0x4a>
	  {
		Error_Handler();
 8001406:	f000 f8eb 	bl	80015e0 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800140a:	2100      	movs	r1, #0
 800140c:	4809      	ldr	r0, [pc, #36]	@ (8001434 <MX_I2C1_Init+0x74>)
 800140e:	f001 feb3 	bl	8003178 <HAL_I2CEx_ConfigAnalogFilter>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_I2C1_Init+0x5c>
	  {
		Error_Handler();
 8001418:	f000 f8e2 	bl	80015e0 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800141c:	2100      	movs	r1, #0
 800141e:	4805      	ldr	r0, [pc, #20]	@ (8001434 <MX_I2C1_Init+0x74>)
 8001420:	f001 fef5 	bl	800320e <HAL_I2CEx_ConfigDigitalFilter>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_I2C1_Init+0x6e>
	  {
		Error_Handler();
 800142a:	f000 f8d9 	bl	80015e0 <Error_Handler>
	  }
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000240 	.word	0x20000240
 8001438:	40005400 	.word	0x40005400
 800143c:	00201d2b 	.word	0x00201d2b

08001440 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001444:	4b1b      	ldr	r3, [pc, #108]	@ (80014b4 <MX_SPI1_Init+0x74>)
 8001446:	4a1c      	ldr	r2, [pc, #112]	@ (80014b8 <MX_SPI1_Init+0x78>)
 8001448:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800144a:	4b1a      	ldr	r3, [pc, #104]	@ (80014b4 <MX_SPI1_Init+0x74>)
 800144c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001450:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001452:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <MX_SPI1_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001458:	4b16      	ldr	r3, [pc, #88]	@ (80014b4 <MX_SPI1_Init+0x74>)
 800145a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800145e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001460:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <MX_SPI1_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <MX_SPI1_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800146c:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <MX_SPI1_Init+0x74>)
 800146e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001472:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <MX_SPI1_Init+0x74>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_SPI1_Init+0x74>)
 800147c:	2200      	movs	r2, #0
 800147e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <MX_SPI1_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001486:	4b0b      	ldr	r3, [pc, #44]	@ (80014b4 <MX_SPI1_Init+0x74>)
 8001488:	2200      	movs	r2, #0
 800148a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800148c:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <MX_SPI1_Init+0x74>)
 800148e:	2207      	movs	r2, #7
 8001490:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001492:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <MX_SPI1_Init+0x74>)
 8001494:	2200      	movs	r2, #0
 8001496:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001498:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <MX_SPI1_Init+0x74>)
 800149a:	2208      	movs	r2, #8
 800149c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800149e:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <MX_SPI1_Init+0x74>)
 80014a0:	f003 fb54 	bl	8004b4c <HAL_SPI_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80014aa:	f000 f899 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000294 	.word	0x20000294
 80014b8:	40013000 	.word	0x40013000

080014bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014c0:	4b14      	ldr	r3, [pc, #80]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014c2:	4a15      	ldr	r2, [pc, #84]	@ (8001518 <MX_USART2_UART_Init+0x5c>)
 80014c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014c6:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ce:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014da:	4b0e      	ldr	r3, [pc, #56]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014e2:	220c      	movs	r2, #12
 80014e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014ec:	4b09      	ldr	r3, [pc, #36]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014f2:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014f8:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014fe:	4805      	ldr	r0, [pc, #20]	@ (8001514 <MX_USART2_UART_Init+0x58>)
 8001500:	f003 ff56 	bl	80053b0 <HAL_UART_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800150a:	f000 f869 	bl	80015e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200002f8 	.word	0x200002f8
 8001518:	40004400 	.word	0x40004400

0800151c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b088      	sub	sp, #32
 8001520:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001522:	f107 030c 	add.w	r3, r7, #12
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	60da      	str	r2, [r3, #12]
 8001530:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001532:	4b29      	ldr	r3, [pc, #164]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	4a28      	ldr	r2, [pc, #160]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 8001538:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800153c:	6153      	str	r3, [r2, #20]
 800153e:	4b26      	ldr	r3, [pc, #152]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800154a:	4b23      	ldr	r3, [pc, #140]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	4a22      	ldr	r2, [pc, #136]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 8001550:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001554:	6153      	str	r3, [r2, #20]
 8001556:	4b20      	ldr	r3, [pc, #128]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800155e:	607b      	str	r3, [r7, #4]
 8001560:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001562:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	4a1c      	ldr	r2, [pc, #112]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 8001568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800156c:	6153      	str	r3, [r2, #20]
 800156e:	4b1a      	ldr	r3, [pc, #104]	@ (80015d8 <MX_GPIO_Init+0xbc>)
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800157a:	2200      	movs	r2, #0
 800157c:	2180      	movs	r1, #128	@ 0x80
 800157e:	4817      	ldr	r0, [pc, #92]	@ (80015dc <MX_GPIO_Init+0xc0>)
 8001580:	f000 ff50 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001584:	2200      	movs	r2, #0
 8001586:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800158a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800158e:	f000 ff49 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001592:	2380      	movs	r3, #128	@ 0x80
 8001594:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001596:	2301      	movs	r3, #1
 8001598:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a2:	f107 030c 	add.w	r3, r7, #12
 80015a6:	4619      	mov	r1, r3
 80015a8:	480c      	ldr	r0, [pc, #48]	@ (80015dc <MX_GPIO_Init+0xc0>)
 80015aa:	f000 fdb1 	bl	8002110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015bc:	2300      	movs	r3, #0
 80015be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	4619      	mov	r1, r3
 80015c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ca:	f000 fda1 	bl	8002110 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015ce:	bf00      	nop
 80015d0:	3720      	adds	r7, #32
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000
 80015dc:	48000800 	.word	0x48000800

080015e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e4:	b672      	cpsid	i
}
 80015e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <Error_Handler+0x8>

080015ec <CE_Set>:
#define NRF24_CONFIG_PWR_UP        (1 << 1)
#define NRF24_CONFIG_PRIM_RX       (1 << 0)


/* --- LOW LEVEL HELPERS --- */
static void CE_Set(void)   { HAL_GPIO_WritePin(NRF_CE_PORT, NRF_CE_PIN, GPIO_PIN_SET); }
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4b04      	ldr	r3, [pc, #16]	@ (8001604 <CE_Set+0x18>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <CE_Set+0x1c>)
 80015f6:	8811      	ldrh	r1, [r2, #0]
 80015f8:	2201      	movs	r2, #1
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 ff12 	bl	8002424 <HAL_GPIO_WritePin>
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20000384 	.word	0x20000384
 8001608:	20000388 	.word	0x20000388

0800160c <CE_Reset>:
static void CE_Reset(void) { HAL_GPIO_WritePin(NRF_CE_PORT, NRF_CE_PIN, GPIO_PIN_RESET); }
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
 8001610:	4b04      	ldr	r3, [pc, #16]	@ (8001624 <CE_Reset+0x18>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <CE_Reset+0x1c>)
 8001616:	8811      	ldrh	r1, [r2, #0]
 8001618:	2200      	movs	r2, #0
 800161a:	4618      	mov	r0, r3
 800161c:	f000 ff02 	bl	8002424 <HAL_GPIO_WritePin>
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000384 	.word	0x20000384
 8001628:	20000388 	.word	0x20000388

0800162c <CSN_Set>:
static void CSN_Set(void)  { HAL_GPIO_WritePin(NRF_CSN_PORT, NRF_CSN_PIN, GPIO_PIN_SET); }
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
 8001630:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <CSN_Set+0x18>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <CSN_Set+0x1c>)
 8001636:	8811      	ldrh	r1, [r2, #0]
 8001638:	2201      	movs	r2, #1
 800163a:	4618      	mov	r0, r3
 800163c:	f000 fef2 	bl	8002424 <HAL_GPIO_WritePin>
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	2000038c 	.word	0x2000038c
 8001648:	20000390 	.word	0x20000390

0800164c <CSN_Reset>:
static void CSN_Reset(void){ HAL_GPIO_WritePin(NRF_CSN_PORT, NRF_CSN_PIN, GPIO_PIN_RESET); }
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
 8001650:	4b04      	ldr	r3, [pc, #16]	@ (8001664 <CSN_Reset+0x18>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <CSN_Reset+0x1c>)
 8001656:	8811      	ldrh	r1, [r2, #0]
 8001658:	2200      	movs	r2, #0
 800165a:	4618      	mov	r0, r3
 800165c:	f000 fee2 	bl	8002424 <HAL_GPIO_WritePin>
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	2000038c 	.word	0x2000038c
 8001668:	20000390 	.word	0x20000390

0800166c <SPI_Byte>:

static uint8_t SPI_Byte(uint8_t data) {
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af02      	add	r7, sp, #8
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
    uint8_t rxData = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_TransmitReceive(NRF_SPI, &data, &rxData, 1, 1000);
 800167a:	4b08      	ldr	r3, [pc, #32]	@ (800169c <SPI_Byte+0x30>)
 800167c:	6818      	ldr	r0, [r3, #0]
 800167e:	f107 020f 	add.w	r2, r7, #15
 8001682:	1df9      	adds	r1, r7, #7
 8001684:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	2301      	movs	r3, #1
 800168c:	f003 fb09 	bl	8004ca2 <HAL_SPI_TransmitReceive>
    return rxData;
 8001690:	7bfb      	ldrb	r3, [r7, #15]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000380 	.word	0x20000380

080016a0 <WriteReg>:

static void WriteReg(uint8_t reg, uint8_t data) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	460a      	mov	r2, r1
 80016aa:	71fb      	strb	r3, [r7, #7]
 80016ac:	4613      	mov	r3, r2
 80016ae:	71bb      	strb	r3, [r7, #6]
    CSN_Reset();
 80016b0:	f7ff ffcc 	bl	800164c <CSN_Reset>
    SPI_Byte(NRF24_CMD_W_REGISTER | reg);
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	f043 0320 	orr.w	r3, r3, #32
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff ffd5 	bl	800166c <SPI_Byte>
    SPI_Byte(data);
 80016c2:	79bb      	ldrb	r3, [r7, #6]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ffd1 	bl	800166c <SPI_Byte>
    CSN_Set();
 80016ca:	f7ff ffaf 	bl	800162c <CSN_Set>
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <ReadReg>:

static uint8_t ReadReg(uint8_t reg) {
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b084      	sub	sp, #16
 80016da:	af00      	add	r7, sp, #0
 80016dc:	4603      	mov	r3, r0
 80016de:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    CSN_Reset();
 80016e0:	f7ff ffb4 	bl	800164c <CSN_Reset>
    SPI_Byte(NRF24_CMD_R_REGISTER | reg);
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff ffc0 	bl	800166c <SPI_Byte>
    data = SPI_Byte(0xFF);
 80016ec:	20ff      	movs	r0, #255	@ 0xff
 80016ee:	f7ff ffbd 	bl	800166c <SPI_Byte>
 80016f2:	4603      	mov	r3, r0
 80016f4:	73fb      	strb	r3, [r7, #15]
    CSN_Set();
 80016f6:	f7ff ff99 	bl	800162c <CSN_Set>
    return data;
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <WriteRegMulti>:

static void WriteRegMulti(uint8_t reg, uint8_t* pData, uint8_t size) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	6039      	str	r1, [r7, #0]
 800170e:	71fb      	strb	r3, [r7, #7]
 8001710:	4613      	mov	r3, r2
 8001712:	71bb      	strb	r3, [r7, #6]
    CSN_Reset();
 8001714:	f7ff ff9a 	bl	800164c <CSN_Reset>
    SPI_Byte(NRF24_CMD_W_REGISTER | reg);
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	f043 0320 	orr.w	r3, r3, #32
 800171e:	b2db      	uxtb	r3, r3
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ffa3 	bl	800166c <SPI_Byte>
    for(uint8_t i=0; i<size; i++) SPI_Byte(pData[i]);
 8001726:	2300      	movs	r3, #0
 8001728:	73fb      	strb	r3, [r7, #15]
 800172a:	e009      	b.n	8001740 <WriteRegMulti+0x3c>
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	4413      	add	r3, r2
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff99 	bl	800166c <SPI_Byte>
 800173a:	7bfb      	ldrb	r3, [r7, #15]
 800173c:	3301      	adds	r3, #1
 800173e:	73fb      	strb	r3, [r7, #15]
 8001740:	7bfa      	ldrb	r2, [r7, #15]
 8001742:	79bb      	ldrb	r3, [r7, #6]
 8001744:	429a      	cmp	r2, r3
 8001746:	d3f1      	bcc.n	800172c <WriteRegMulti+0x28>
    CSN_Set();
 8001748:	f7ff ff70 	bl	800162c <CSN_Set>
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <WriteCmd>:

static void WriteCmd(uint8_t cmd) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
    CSN_Reset();
 800175e:	f7ff ff75 	bl	800164c <CSN_Reset>
    SPI_Byte(cmd);
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff81 	bl	800166c <SPI_Byte>
    CSN_Set();
 800176a:	f7ff ff5f 	bl	800162c <CSN_Set>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <NRF24_Init>:

/* --- BASLATMA (INITIALIZATION) --- */
void NRF24_Init(SPI_HandleTypeDef *hspi,
                GPIO_TypeDef *CE_Port, uint16_t CE_Pin,
                GPIO_TypeDef *CSN_Port, uint16_t CSN_Pin)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	4613      	mov	r3, r2
 8001786:	80fb      	strh	r3, [r7, #6]
    // Donanim bilgilerini kaydet
    NRF_SPI = hspi;
 8001788:	4a2a      	ldr	r2, [pc, #168]	@ (8001834 <NRF24_Init+0xbc>)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	6013      	str	r3, [r2, #0]
    NRF_CE_PORT = CE_Port;
 800178e:	4a2a      	ldr	r2, [pc, #168]	@ (8001838 <NRF24_Init+0xc0>)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	6013      	str	r3, [r2, #0]
    NRF_CE_PIN = CE_Pin;
 8001794:	4a29      	ldr	r2, [pc, #164]	@ (800183c <NRF24_Init+0xc4>)
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	8013      	strh	r3, [r2, #0]
    NRF_CSN_PORT = CSN_Port;
 800179a:	4a29      	ldr	r2, [pc, #164]	@ (8001840 <NRF24_Init+0xc8>)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	6013      	str	r3, [r2, #0]
    NRF_CSN_PIN = CSN_Pin;
 80017a0:	4a28      	ldr	r2, [pc, #160]	@ (8001844 <NRF24_Init+0xcc>)
 80017a2:	8c3b      	ldrh	r3, [r7, #32]
 80017a4:	8013      	strh	r3, [r2, #0]

    // Baslangic durumlari
    CE_Reset();
 80017a6:	f7ff ff31 	bl	800160c <CE_Reset>
    CSN_Set();
 80017aa:	f7ff ff3f 	bl	800162c <CSN_Set>
    HAL_Delay(100);
 80017ae:	2064      	movs	r0, #100	@ 0x64
 80017b0:	f000 fba4 	bl	8001efc <HAL_Delay>

    // Temel Ayarlar
    WriteReg(NRF24_REG_CONFIG, 0x08);     // CRC Enable
 80017b4:	2108      	movs	r1, #8
 80017b6:	2000      	movs	r0, #0
 80017b8:	f7ff ff72 	bl	80016a0 <WriteReg>
    WriteReg(NRF24_REG_EN_AA, 0x3F);      // Auto-Ack
 80017bc:	213f      	movs	r1, #63	@ 0x3f
 80017be:	2001      	movs	r0, #1
 80017c0:	f7ff ff6e 	bl	80016a0 <WriteReg>
    WriteReg(NRF24_REG_EN_RXADDR, 0x03);  // Pipe 0 ve 1
 80017c4:	2103      	movs	r1, #3
 80017c6:	2002      	movs	r0, #2
 80017c8:	f7ff ff6a 	bl	80016a0 <WriteReg>
    WriteReg(NRF24_REG_SETUP_AW, 0x03);   // 5 Byte Adres
 80017cc:	2103      	movs	r1, #3
 80017ce:	2003      	movs	r0, #3
 80017d0:	f7ff ff66 	bl	80016a0 <WriteReg>
    WriteReg(NRF24_REG_SETUP_RETR, 0x2F); // 750us, 15 retry
 80017d4:	212f      	movs	r1, #47	@ 0x2f
 80017d6:	2004      	movs	r0, #4
 80017d8:	f7ff ff62 	bl	80016a0 <WriteReg>

    // Varsayilanlar
    NRF24_SetRFChannel(90);
 80017dc:	205a      	movs	r0, #90	@ 0x5a
 80017de:	f000 f833 	bl	8001848 <NRF24_SetRFChannel>
    NRF24_SetDataRate(NRF24_DR_1MBPS);
 80017e2:	2000      	movs	r0, #0
 80017e4:	f000 f843 	bl	800186e <NRF24_SetDataRate>
    NRF24_SetOutputPower(NRF24_PA_MAX);
 80017e8:	2006      	movs	r0, #6
 80017ea:	f000 f85b 	bl	80018a4 <NRF24_SetOutputPower>
    NRF24_SetCRCLength(NRF24_CRC_16);
 80017ee:	200c      	movs	r0, #12
 80017f0:	f000 f873 	bl	80018da <NRF24_SetCRCLength>

    NRF24_ClearInterrupts();
 80017f4:	f000 f920 	bl	8001a38 <NRF24_ClearInterrupts>
    NRF24_FlushRX();
 80017f8:	f000 f92d 	bl	8001a56 <NRF24_FlushRX>
    NRF24_FlushTX();
 80017fc:	f000 f924 	bl	8001a48 <NRF24_FlushTX>

    // Power Up
    uint8_t config = ReadReg(NRF24_REG_CONFIG);
 8001800:	2000      	movs	r0, #0
 8001802:	f7ff ff68 	bl	80016d6 <ReadReg>
 8001806:	4603      	mov	r3, r0
 8001808:	75fb      	strb	r3, [r7, #23]
    if (!(config & NRF24_CONFIG_PWR_UP)) {
 800180a:	7dfb      	ldrb	r3, [r7, #23]
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d10a      	bne.n	800182a <NRF24_Init+0xb2>
        WriteReg(NRF24_REG_CONFIG, config | NRF24_CONFIG_PWR_UP);
 8001814:	7dfb      	ldrb	r3, [r7, #23]
 8001816:	f043 0302 	orr.w	r3, r3, #2
 800181a:	b2db      	uxtb	r3, r3
 800181c:	4619      	mov	r1, r3
 800181e:	2000      	movs	r0, #0
 8001820:	f7ff ff3e 	bl	80016a0 <WriteReg>
        HAL_Delay(2);
 8001824:	2002      	movs	r0, #2
 8001826:	f000 fb69 	bl	8001efc <HAL_Delay>
    }
}
 800182a:	bf00      	nop
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000380 	.word	0x20000380
 8001838:	20000384 	.word	0x20000384
 800183c:	20000388 	.word	0x20000388
 8001840:	2000038c 	.word	0x2000038c
 8001844:	20000390 	.word	0x20000390

08001848 <NRF24_SetRFChannel>:

/* --- AYAR FONKSIYONLARI --- */
void NRF24_SetRFChannel(uint8_t channel) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
    if (channel > 125) channel = 125;
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	2b7d      	cmp	r3, #125	@ 0x7d
 8001856:	d901      	bls.n	800185c <NRF24_SetRFChannel+0x14>
 8001858:	237d      	movs	r3, #125	@ 0x7d
 800185a:	71fb      	strb	r3, [r7, #7]
    WriteReg(NRF24_REG_RF_CH, channel);
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	4619      	mov	r1, r3
 8001860:	2005      	movs	r0, #5
 8001862:	f7ff ff1d 	bl	80016a0 <WriteReg>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <NRF24_SetDataRate>:

void NRF24_SetDataRate(NRF24_DataRate_t dataRate) {
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
 8001874:	4603      	mov	r3, r0
 8001876:	71fb      	strb	r3, [r7, #7]
    uint8_t setup = ReadReg(NRF24_REG_RF_SETUP);
 8001878:	2006      	movs	r0, #6
 800187a:	f7ff ff2c 	bl	80016d6 <ReadReg>
 800187e:	4603      	mov	r3, r0
 8001880:	73fb      	strb	r3, [r7, #15]
    setup &= ~((1 << 5) | (1 << 3));
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001888:	73fb      	strb	r3, [r7, #15]
    setup |= dataRate;
 800188a:	7bfa      	ldrb	r2, [r7, #15]
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	4313      	orrs	r3, r2
 8001890:	73fb      	strb	r3, [r7, #15]
    WriteReg(NRF24_REG_RF_SETUP, setup);
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	4619      	mov	r1, r3
 8001896:	2006      	movs	r0, #6
 8001898:	f7ff ff02 	bl	80016a0 <WriteReg>
}
 800189c:	bf00      	nop
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <NRF24_SetOutputPower>:

void NRF24_SetOutputPower(NRF24_PowerLevel_t powerLevel) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	71fb      	strb	r3, [r7, #7]
    uint8_t setup = ReadReg(NRF24_REG_RF_SETUP);
 80018ae:	2006      	movs	r0, #6
 80018b0:	f7ff ff11 	bl	80016d6 <ReadReg>
 80018b4:	4603      	mov	r3, r0
 80018b6:	73fb      	strb	r3, [r7, #15]
    setup &= ~((1 << 2) | (1 << 1));
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	f023 0306 	bic.w	r3, r3, #6
 80018be:	73fb      	strb	r3, [r7, #15]
    setup |= powerLevel;
 80018c0:	7bfa      	ldrb	r2, [r7, #15]
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	73fb      	strb	r3, [r7, #15]
    WriteReg(NRF24_REG_RF_SETUP, setup);
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	4619      	mov	r1, r3
 80018cc:	2006      	movs	r0, #6
 80018ce:	f7ff fee7 	bl	80016a0 <WriteReg>
}
 80018d2:	bf00      	nop
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <NRF24_SetCRCLength>:

void NRF24_SetCRCLength(NRF24_CRC_Length_t length) {
 80018da:	b580      	push	{r7, lr}
 80018dc:	b084      	sub	sp, #16
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	71fb      	strb	r3, [r7, #7]
    uint8_t config = ReadReg(NRF24_REG_CONFIG);
 80018e4:	2000      	movs	r0, #0
 80018e6:	f7ff fef6 	bl	80016d6 <ReadReg>
 80018ea:	4603      	mov	r3, r0
 80018ec:	73fb      	strb	r3, [r7, #15]
    config &= ~((1 << 3) | (1 << 2));
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	f023 030c 	bic.w	r3, r3, #12
 80018f4:	73fb      	strb	r3, [r7, #15]
    config |= length;
 80018f6:	7bfa      	ldrb	r2, [r7, #15]
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	73fb      	strb	r3, [r7, #15]
    WriteReg(NRF24_REG_CONFIG, config);
 80018fe:	7bfb      	ldrb	r3, [r7, #15]
 8001900:	4619      	mov	r1, r3
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff fecc 	bl	80016a0 <WriteReg>
}
 8001908:	bf00      	nop
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <NRF24_SetTXAddress>:

void NRF24_SetAutoAck(uint8_t state) {
    WriteReg(NRF24_REG_EN_AA, state ? 0x3F : 0x00);
}

void NRF24_SetTXAddress(uint8_t* pAddress) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    WriteRegMulti(NRF24_REG_TX_ADDR, pAddress, 5);
 8001918:	2205      	movs	r2, #5
 800191a:	6879      	ldr	r1, [r7, #4]
 800191c:	2010      	movs	r0, #16
 800191e:	f7ff fef1 	bl	8001704 <WriteRegMulti>
    WriteRegMulti(NRF24_REG_RX_ADDR_P0, pAddress, 5);
 8001922:	2205      	movs	r2, #5
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	200a      	movs	r0, #10
 8001928:	f7ff feec 	bl	8001704 <WriteRegMulti>
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <NRF24_SetTXMode>:
void NRF24_SetRXAddress_P0(uint8_t* pAddress) {
    WriteRegMulti(NRF24_REG_RX_ADDR_P0, pAddress, 5);
}

/* --- VERICI (TX) --- */
void NRF24_SetTXMode(void) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
    CE_Reset();
 800193a:	f7ff fe67 	bl	800160c <CE_Reset>
    uint8_t config = ReadReg(NRF24_REG_CONFIG);
 800193e:	2000      	movs	r0, #0
 8001940:	f7ff fec9 	bl	80016d6 <ReadReg>
 8001944:	4603      	mov	r3, r0
 8001946:	71fb      	strb	r3, [r7, #7]
    config &= ~NRF24_CONFIG_PRIM_RX;
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	f023 0301 	bic.w	r3, r3, #1
 800194e:	71fb      	strb	r3, [r7, #7]
    config |= NRF24_CONFIG_PWR_UP;
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	f043 0302 	orr.w	r3, r3, #2
 8001956:	71fb      	strb	r3, [r7, #7]
    WriteReg(NRF24_REG_CONFIG, config);
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	4619      	mov	r1, r3
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff fe9f 	bl	80016a0 <WriteReg>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <NRF24_Transmit>:

NRF24_TX_Result_t NRF24_Transmit(uint8_t* pData, uint8_t size) {
 800196a:	b580      	push	{r7, lr}
 800196c:	b086      	sub	sp, #24
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
 8001972:	460b      	mov	r3, r1
 8001974:	70fb      	strb	r3, [r7, #3]
    uint8_t status;
    CE_Reset();
 8001976:	f7ff fe49 	bl	800160c <CE_Reset>
    CSN_Reset();
 800197a:	f7ff fe67 	bl	800164c <CSN_Reset>
    SPI_Byte(NRF24_CMD_W_TX_PAYLOAD);
 800197e:	20a0      	movs	r0, #160	@ 0xa0
 8001980:	f7ff fe74 	bl	800166c <SPI_Byte>
    for(uint8_t i=0; i<size; i++) SPI_Byte(pData[i]);
 8001984:	2300      	movs	r3, #0
 8001986:	75fb      	strb	r3, [r7, #23]
 8001988:	e009      	b.n	800199e <NRF24_Transmit+0x34>
 800198a:	7dfb      	ldrb	r3, [r7, #23]
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	4413      	add	r3, r2
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fe6a 	bl	800166c <SPI_Byte>
 8001998:	7dfb      	ldrb	r3, [r7, #23]
 800199a:	3301      	adds	r3, #1
 800199c:	75fb      	strb	r3, [r7, #23]
 800199e:	7dfa      	ldrb	r2, [r7, #23]
 80019a0:	78fb      	ldrb	r3, [r7, #3]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d3f1      	bcc.n	800198a <NRF24_Transmit+0x20>
    CSN_Set();
 80019a6:	f7ff fe41 	bl	800162c <CSN_Set>

    CE_Set();
 80019aa:	f7ff fe1f 	bl	80015ec <CE_Set>
    for(volatile int i=0; i<100; i++);
 80019ae:	2300      	movs	r3, #0
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	e002      	b.n	80019ba <NRF24_Transmit+0x50>
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	3301      	adds	r3, #1
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	2b63      	cmp	r3, #99	@ 0x63
 80019be:	ddf9      	ble.n	80019b4 <NRF24_Transmit+0x4a>
    CE_Reset();
 80019c0:	f7ff fe24 	bl	800160c <CE_Reset>

    uint32_t start = HAL_GetTick();
 80019c4:	f000 fa8e 	bl	8001ee4 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]
    while (1) {
        status = NRF24_GetStatus();
 80019ca:	f000 f824 	bl	8001a16 <NRF24_GetStatus>
 80019ce:	4603      	mov	r3, r0
 80019d0:	73fb      	strb	r3, [r7, #15]
        if (status & NRF24_STATUS_TX_DS) {
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	f003 0320 	and.w	r3, r3, #32
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d003      	beq.n	80019e4 <NRF24_Transmit+0x7a>
            NRF24_ClearInterrupts();
 80019dc:	f000 f82c 	bl	8001a38 <NRF24_ClearInterrupts>
            return NRF24_TX_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	e014      	b.n	8001a0e <NRF24_Transmit+0xa4>
        }
        if (status & NRF24_STATUS_MAX_RT) {
 80019e4:	7bfb      	ldrb	r3, [r7, #15]
 80019e6:	f003 0310 	and.w	r3, r3, #16
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d005      	beq.n	80019fa <NRF24_Transmit+0x90>
            NRF24_ClearInterrupts();
 80019ee:	f000 f823 	bl	8001a38 <NRF24_ClearInterrupts>
            NRF24_FlushTX();
 80019f2:	f000 f829 	bl	8001a48 <NRF24_FlushTX>
            return NRF24_TX_MAX_RT;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e009      	b.n	8001a0e <NRF24_Transmit+0xa4>
        }
        if (HAL_GetTick() - start > 100) {
 80019fa:	f000 fa73 	bl	8001ee4 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b64      	cmp	r3, #100	@ 0x64
 8001a06:	d9e0      	bls.n	80019ca <NRF24_Transmit+0x60>
            NRF24_FlushTX();
 8001a08:	f000 f81e 	bl	8001a48 <NRF24_FlushTX>
            return NRF24_TX_ERROR;
 8001a0c:	2302      	movs	r3, #2
        }
    }
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <NRF24_GetStatus>:
    CSN_Set();
    WriteReg(NRF24_REG_STATUS, NRF24_STATUS_RX_DR);
}

/* --- YARDIMCI --- */
uint8_t NRF24_GetStatus(void) {
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
    uint8_t status;
    CSN_Reset();
 8001a1c:	f7ff fe16 	bl	800164c <CSN_Reset>
    status = SPI_Byte(NRF24_CMD_NOP);
 8001a20:	20ff      	movs	r0, #255	@ 0xff
 8001a22:	f7ff fe23 	bl	800166c <SPI_Byte>
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
    CSN_Set();
 8001a2a:	f7ff fdff 	bl	800162c <CSN_Set>
    return status;
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <NRF24_ClearInterrupts>:

void NRF24_ClearInterrupts(void) { WriteReg(NRF24_REG_STATUS, 0x70); }
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	2170      	movs	r1, #112	@ 0x70
 8001a3e:	2007      	movs	r0, #7
 8001a40:	f7ff fe2e 	bl	80016a0 <WriteReg>
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <NRF24_FlushTX>:
void NRF24_FlushTX(void) { WriteCmd(NRF24_CMD_FLUSH_TX); }
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	20e1      	movs	r0, #225	@ 0xe1
 8001a4e:	f7ff fe81 	bl	8001754 <WriteCmd>
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <NRF24_FlushRX>:
void NRF24_FlushRX(void) { WriteCmd(NRF24_CMD_FLUSH_RX); }
 8001a56:	b580      	push	{r7, lr}
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	20e2      	movs	r0, #226	@ 0xe2
 8001a5c:	f7ff fe7a 	bl	8001754 <WriteCmd>
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <HAL_I2C_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b08a      	sub	sp, #40	@ 0x28
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a17      	ldr	r2, [pc, #92]	@ (8001ae0 <HAL_I2C_MspInit+0x7c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d128      	bne.n	8001ad8 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a86:	4b17      	ldr	r3, [pc, #92]	@ (8001ae4 <HAL_I2C_MspInit+0x80>)
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	4a16      	ldr	r2, [pc, #88]	@ (8001ae4 <HAL_I2C_MspInit+0x80>)
 8001a8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a90:	6153      	str	r3, [r2, #20]
 8001a92:	4b14      	ldr	r3, [pc, #80]	@ (8001ae4 <HAL_I2C_MspInit+0x80>)
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a9e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aa4:	2312      	movs	r3, #18
 8001aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aac:	2303      	movs	r3, #3
 8001aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	4619      	mov	r1, r3
 8001aba:	480b      	ldr	r0, [pc, #44]	@ (8001ae8 <HAL_I2C_MspInit+0x84>)
 8001abc:	f000 fb28 	bl	8002110 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ac0:	4b08      	ldr	r3, [pc, #32]	@ (8001ae4 <HAL_I2C_MspInit+0x80>)
 8001ac2:	69db      	ldr	r3, [r3, #28]
 8001ac4:	4a07      	ldr	r2, [pc, #28]	@ (8001ae4 <HAL_I2C_MspInit+0x80>)
 8001ac6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001aca:	61d3      	str	r3, [r2, #28]
 8001acc:	4b05      	ldr	r3, [pc, #20]	@ (8001ae4 <HAL_I2C_MspInit+0x80>)
 8001ace:	69db      	ldr	r3, [r3, #28]
 8001ad0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ad8:	bf00      	nop
 8001ada:	3728      	adds	r7, #40	@ 0x28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40005400 	.word	0x40005400
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	48000400 	.word	0x48000400

08001aec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08a      	sub	sp, #40	@ 0x28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a17      	ldr	r2, [pc, #92]	@ (8001b68 <HAL_SPI_MspInit+0x7c>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d128      	bne.n	8001b60 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b0e:	4b17      	ldr	r3, [pc, #92]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	4a16      	ldr	r2, [pc, #88]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b18:	6193      	str	r3, [r2, #24]
 8001b1a:	4b14      	ldr	r3, [pc, #80]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b22:	613b      	str	r3, [r7, #16]
 8001b24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b26:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	4a10      	ldr	r2, [pc, #64]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b30:	6153      	str	r3, [r2, #20]
 8001b32:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <HAL_SPI_MspInit+0x80>)
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b3e:	23e0      	movs	r3, #224	@ 0xe0
 8001b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b42:	2302      	movs	r3, #2
 8001b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b4e:	2305      	movs	r3, #5
 8001b50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4619      	mov	r1, r3
 8001b58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b5c:	f000 fad8 	bl	8002110 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b60:	bf00      	nop
 8001b62:	3728      	adds	r7, #40	@ 0x28
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40013000 	.word	0x40013000
 8001b6c:	40021000 	.word	0x40021000

08001b70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	@ 0x28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a17      	ldr	r2, [pc, #92]	@ (8001bec <HAL_UART_MspInit+0x7c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d128      	bne.n	8001be4 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b92:	4b17      	ldr	r3, [pc, #92]	@ (8001bf0 <HAL_UART_MspInit+0x80>)
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	4a16      	ldr	r2, [pc, #88]	@ (8001bf0 <HAL_UART_MspInit+0x80>)
 8001b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b9c:	61d3      	str	r3, [r2, #28]
 8001b9e:	4b14      	ldr	r3, [pc, #80]	@ (8001bf0 <HAL_UART_MspInit+0x80>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba6:	613b      	str	r3, [r7, #16]
 8001ba8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001baa:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <HAL_UART_MspInit+0x80>)
 8001bac:	695b      	ldr	r3, [r3, #20]
 8001bae:	4a10      	ldr	r2, [pc, #64]	@ (8001bf0 <HAL_UART_MspInit+0x80>)
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb4:	6153      	str	r3, [r2, #20]
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <HAL_UART_MspInit+0x80>)
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bc2:	230c      	movs	r3, #12
 8001bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bd2:	2307      	movs	r3, #7
 8001bd4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd6:	f107 0314 	add.w	r3, r7, #20
 8001bda:	4619      	mov	r1, r3
 8001bdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001be0:	f000 fa96 	bl	8002110 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001be4:	bf00      	nop
 8001be6:	3728      	adds	r7, #40	@ 0x28
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40004400 	.word	0x40004400
 8001bf0:	40021000 	.word	0x40021000

08001bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <NMI_Handler+0x4>

08001bfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <HardFault_Handler+0x4>

08001c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <MemManage_Handler+0x4>

08001c0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <BusFault_Handler+0x4>

08001c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <UsageFault_Handler+0x4>

08001c1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c4a:	f000 f937 	bl	8001ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0
  return 1;
 8001c56:	2301      	movs	r3, #1
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <_kill>:

int _kill(int pid, int sig)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
 8001c6a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c6c:	f005 f948 	bl	8006f00 <__errno>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2216      	movs	r2, #22
 8001c74:	601a      	str	r2, [r3, #0]
  return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <_exit>:

void _exit (int status)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c8a:	f04f 31ff 	mov.w	r1, #4294967295
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ffe7 	bl	8001c62 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <_exit+0x12>

08001c98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	e00a      	b.n	8001cc0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001caa:	f3af 8000 	nop.w
 8001cae:	4601      	mov	r1, r0
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	60ba      	str	r2, [r7, #8]
 8001cb6:	b2ca      	uxtb	r2, r1
 8001cb8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	dbf0      	blt.n	8001caa <_read+0x12>
  }

  return len;
 8001cc8:	687b      	ldr	r3, [r7, #4]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	b083      	sub	sp, #12
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cfa:	605a      	str	r2, [r3, #4]
  return 0;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <_isatty>:

int _isatty(int file)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d12:	2301      	movs	r3, #1
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
	...

08001d3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d44:	4a14      	ldr	r2, [pc, #80]	@ (8001d98 <_sbrk+0x5c>)
 8001d46:	4b15      	ldr	r3, [pc, #84]	@ (8001d9c <_sbrk+0x60>)
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d50:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <_sbrk+0x64>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d102      	bne.n	8001d5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d58:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <_sbrk+0x64>)
 8001d5a:	4a12      	ldr	r2, [pc, #72]	@ (8001da4 <_sbrk+0x68>)
 8001d5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d5e:	4b10      	ldr	r3, [pc, #64]	@ (8001da0 <_sbrk+0x64>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4413      	add	r3, r2
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d207      	bcs.n	8001d7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d6c:	f005 f8c8 	bl	8006f00 <__errno>
 8001d70:	4603      	mov	r3, r0
 8001d72:	220c      	movs	r2, #12
 8001d74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d76:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7a:	e009      	b.n	8001d90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d7c:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <_sbrk+0x64>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d82:	4b07      	ldr	r3, [pc, #28]	@ (8001da0 <_sbrk+0x64>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	4a05      	ldr	r2, [pc, #20]	@ (8001da0 <_sbrk+0x64>)
 8001d8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3718      	adds	r7, #24
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20010000 	.word	0x20010000
 8001d9c:	00000400 	.word	0x00000400
 8001da0:	20000394 	.word	0x20000394
 8001da4:	200004e8 	.word	0x200004e8

08001da8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dac:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <SystemInit+0x20>)
 8001dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001db2:	4a05      	ldr	r2, [pc, #20]	@ (8001dc8 <SystemInit+0x20>)
 8001db4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001db8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001dcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e04 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001dd0:	f7ff ffea 	bl	8001da8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dd4:	480c      	ldr	r0, [pc, #48]	@ (8001e08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dd6:	490d      	ldr	r1, [pc, #52]	@ (8001e0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e10 <LoopForever+0xe>)
  movs r3, #0
 8001dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ddc:	e002      	b.n	8001de4 <LoopCopyDataInit>

08001dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001de2:	3304      	adds	r3, #4

08001de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de8:	d3f9      	bcc.n	8001dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dea:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001dec:	4c0a      	ldr	r4, [pc, #40]	@ (8001e18 <LoopForever+0x16>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001df0:	e001      	b.n	8001df6 <LoopFillZerobss>

08001df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df4:	3204      	adds	r2, #4

08001df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df8:	d3fb      	bcc.n	8001df2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dfa:	f005 f887 	bl	8006f0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dfe:	f7fe ffaf 	bl	8000d60 <main>

08001e02 <LoopForever>:

LoopForever:
    b LoopForever
 8001e02:	e7fe      	b.n	8001e02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e04:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001e08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e0c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001e10:	0800ab64 	.word	0x0800ab64
  ldr r2, =_sbss
 8001e14:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001e18:	200004e8 	.word	0x200004e8

08001e1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e1c:	e7fe      	b.n	8001e1c <ADC1_2_IRQHandler>
	...

08001e20 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e24:	4b08      	ldr	r3, [pc, #32]	@ (8001e48 <HAL_Init+0x28>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a07      	ldr	r2, [pc, #28]	@ (8001e48 <HAL_Init+0x28>)
 8001e2a:	f043 0310 	orr.w	r3, r3, #16
 8001e2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e30:	2003      	movs	r0, #3
 8001e32:	f000 f939 	bl	80020a8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e36:	200f      	movs	r0, #15
 8001e38:	f000 f810 	bl	8001e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e3c:	f000 f806 	bl	8001e4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40022000 	.word	0x40022000

08001e4c <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e64:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <HAL_InitTick+0x54>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <HAL_InitTick+0x58>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f000 f93b 	bl	80020f6 <HAL_SYSTICK_Config>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e00e      	b.n	8001ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b0f      	cmp	r3, #15
 8001e8e:	d80a      	bhi.n	8001ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e90:	2200      	movs	r2, #0
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	f04f 30ff 	mov.w	r0, #4294967295
 8001e98:	f000 f911 	bl	80020be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e9c:	4a06      	ldr	r2, [pc, #24]	@ (8001eb8 <HAL_InitTick+0x5c>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e000      	b.n	8001ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000008 	.word	0x20000008
 8001eb4:	20000010 	.word	0x20000010
 8001eb8:	2000000c 	.word	0x2000000c

08001ebc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec0:	4b06      	ldr	r3, [pc, #24]	@ (8001edc <HAL_IncTick+0x20>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <HAL_IncTick+0x24>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4413      	add	r3, r2
 8001ecc:	4a04      	ldr	r2, [pc, #16]	@ (8001ee0 <HAL_IncTick+0x24>)
 8001ece:	6013      	str	r3, [r2, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	20000010 	.word	0x20000010
 8001ee0:	20000398 	.word	0x20000398

08001ee4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return uwTick;  
 8001ee8:	4b03      	ldr	r3, [pc, #12]	@ (8001ef8 <HAL_GetTick+0x14>)
 8001eea:	681b      	ldr	r3, [r3, #0]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	20000398 	.word	0x20000398

08001efc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f04:	f7ff ffee 	bl	8001ee4 <HAL_GetTick>
 8001f08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f14:	d005      	beq.n	8001f22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f16:	4b0a      	ldr	r3, [pc, #40]	@ (8001f40 <HAL_Delay+0x44>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4413      	add	r3, r2
 8001f20:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001f22:	bf00      	nop
 8001f24:	f7ff ffde 	bl	8001ee4 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d8f7      	bhi.n	8001f24 <HAL_Delay+0x28>
  {
  }
}
 8001f34:	bf00      	nop
 8001f36:	bf00      	nop
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000010 	.word	0x20000010

08001f44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f54:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <__NVIC_SetPriorityGrouping+0x44>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f5a:	68ba      	ldr	r2, [r7, #8]
 8001f5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f60:	4013      	ands	r3, r2
 8001f62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f76:	4a04      	ldr	r2, [pc, #16]	@ (8001f88 <__NVIC_SetPriorityGrouping+0x44>)
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	60d3      	str	r3, [r2, #12]
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	e000ed00 	.word	0xe000ed00

08001f8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f90:	4b04      	ldr	r3, [pc, #16]	@ (8001fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	0a1b      	lsrs	r3, r3, #8
 8001f96:	f003 0307 	and.w	r3, r3, #7
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	e000ed00 	.word	0xe000ed00

08001fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	6039      	str	r1, [r7, #0]
 8001fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	db0a      	blt.n	8001fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	490c      	ldr	r1, [pc, #48]	@ (8001ff4 <__NVIC_SetPriority+0x4c>)
 8001fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc6:	0112      	lsls	r2, r2, #4
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	440b      	add	r3, r1
 8001fcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fd0:	e00a      	b.n	8001fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	4908      	ldr	r1, [pc, #32]	@ (8001ff8 <__NVIC_SetPriority+0x50>)
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	f003 030f 	and.w	r3, r3, #15
 8001fde:	3b04      	subs	r3, #4
 8001fe0:	0112      	lsls	r2, r2, #4
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	761a      	strb	r2, [r3, #24]
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	e000e100 	.word	0xe000e100
 8001ff8:	e000ed00 	.word	0xe000ed00

08001ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b089      	sub	sp, #36	@ 0x24
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f1c3 0307 	rsb	r3, r3, #7
 8002016:	2b04      	cmp	r3, #4
 8002018:	bf28      	it	cs
 800201a:	2304      	movcs	r3, #4
 800201c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	3304      	adds	r3, #4
 8002022:	2b06      	cmp	r3, #6
 8002024:	d902      	bls.n	800202c <NVIC_EncodePriority+0x30>
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	3b03      	subs	r3, #3
 800202a:	e000      	b.n	800202e <NVIC_EncodePriority+0x32>
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002030:	f04f 32ff 	mov.w	r2, #4294967295
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	43da      	mvns	r2, r3
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	401a      	ands	r2, r3
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002044:	f04f 31ff 	mov.w	r1, #4294967295
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	fa01 f303 	lsl.w	r3, r1, r3
 800204e:	43d9      	mvns	r1, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002054:	4313      	orrs	r3, r2
         );
}
 8002056:	4618      	mov	r0, r3
 8002058:	3724      	adds	r7, #36	@ 0x24
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
	...

08002064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3b01      	subs	r3, #1
 8002070:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002074:	d301      	bcc.n	800207a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002076:	2301      	movs	r3, #1
 8002078:	e00f      	b.n	800209a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800207a:	4a0a      	ldr	r2, [pc, #40]	@ (80020a4 <SysTick_Config+0x40>)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3b01      	subs	r3, #1
 8002080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002082:	210f      	movs	r1, #15
 8002084:	f04f 30ff 	mov.w	r0, #4294967295
 8002088:	f7ff ff8e 	bl	8001fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800208c:	4b05      	ldr	r3, [pc, #20]	@ (80020a4 <SysTick_Config+0x40>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002092:	4b04      	ldr	r3, [pc, #16]	@ (80020a4 <SysTick_Config+0x40>)
 8002094:	2207      	movs	r2, #7
 8002096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	e000e010 	.word	0xe000e010

080020a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff ff47 	bl	8001f44 <__NVIC_SetPriorityGrouping>
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b086      	sub	sp, #24
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	4603      	mov	r3, r0
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
 80020ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020d0:	f7ff ff5c 	bl	8001f8c <__NVIC_GetPriorityGrouping>
 80020d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	68b9      	ldr	r1, [r7, #8]
 80020da:	6978      	ldr	r0, [r7, #20]
 80020dc:	f7ff ff8e 	bl	8001ffc <NVIC_EncodePriority>
 80020e0:	4602      	mov	r2, r0
 80020e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020e6:	4611      	mov	r1, r2
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ff5d 	bl	8001fa8 <__NVIC_SetPriority>
}
 80020ee:	bf00      	nop
 80020f0:	3718      	adds	r7, #24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b082      	sub	sp, #8
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7ff ffb0 	bl	8002064 <SysTick_Config>
 8002104:	4603      	mov	r3, r0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002110:	b480      	push	{r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800211a:	2300      	movs	r3, #0
 800211c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800211e:	e160      	b.n	80023e2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	2101      	movs	r1, #1
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	fa01 f303 	lsl.w	r3, r1, r3
 800212c:	4013      	ands	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	f000 8152 	beq.w	80023dc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f003 0303 	and.w	r3, r3, #3
 8002140:	2b01      	cmp	r3, #1
 8002142:	d005      	beq.n	8002150 <HAL_GPIO_Init+0x40>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d130      	bne.n	80021b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	4013      	ands	r3, r2
 8002166:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4313      	orrs	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002186:	2201      	movs	r2, #1
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43db      	mvns	r3, r3
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	4013      	ands	r3, r2
 8002194:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	091b      	lsrs	r3, r3, #4
 800219c:	f003 0201 	and.w	r2, r3, #1
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	2b03      	cmp	r3, #3
 80021bc:	d017      	beq.n	80021ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	2203      	movs	r2, #3
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4013      	ands	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	689a      	ldr	r2, [r3, #8]
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f003 0303 	and.w	r3, r3, #3
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d123      	bne.n	8002242 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	08da      	lsrs	r2, r3, #3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3208      	adds	r2, #8
 8002202:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002206:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	f003 0307 	and.w	r3, r3, #7
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	220f      	movs	r2, #15
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43db      	mvns	r3, r3
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	4013      	ands	r3, r2
 800221c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	691a      	ldr	r2, [r3, #16]
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	08da      	lsrs	r2, r3, #3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3208      	adds	r2, #8
 800223c:	6939      	ldr	r1, [r7, #16]
 800223e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	2203      	movs	r2, #3
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f003 0203 	and.w	r2, r3, #3
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 80ac 	beq.w	80023dc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002284:	4b5e      	ldr	r3, [pc, #376]	@ (8002400 <HAL_GPIO_Init+0x2f0>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	4a5d      	ldr	r2, [pc, #372]	@ (8002400 <HAL_GPIO_Init+0x2f0>)
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	6193      	str	r3, [r2, #24]
 8002290:	4b5b      	ldr	r3, [pc, #364]	@ (8002400 <HAL_GPIO_Init+0x2f0>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800229c:	4a59      	ldr	r2, [pc, #356]	@ (8002404 <HAL_GPIO_Init+0x2f4>)
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	089b      	lsrs	r3, r3, #2
 80022a2:	3302      	adds	r3, #2
 80022a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f003 0303 	and.w	r3, r3, #3
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	220f      	movs	r2, #15
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	4013      	ands	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80022c6:	d025      	beq.n	8002314 <HAL_GPIO_Init+0x204>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a4f      	ldr	r2, [pc, #316]	@ (8002408 <HAL_GPIO_Init+0x2f8>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d01f      	beq.n	8002310 <HAL_GPIO_Init+0x200>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a4e      	ldr	r2, [pc, #312]	@ (800240c <HAL_GPIO_Init+0x2fc>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d019      	beq.n	800230c <HAL_GPIO_Init+0x1fc>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a4d      	ldr	r2, [pc, #308]	@ (8002410 <HAL_GPIO_Init+0x300>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d013      	beq.n	8002308 <HAL_GPIO_Init+0x1f8>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a4c      	ldr	r2, [pc, #304]	@ (8002414 <HAL_GPIO_Init+0x304>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d00d      	beq.n	8002304 <HAL_GPIO_Init+0x1f4>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a4b      	ldr	r2, [pc, #300]	@ (8002418 <HAL_GPIO_Init+0x308>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d007      	beq.n	8002300 <HAL_GPIO_Init+0x1f0>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4a4a      	ldr	r2, [pc, #296]	@ (800241c <HAL_GPIO_Init+0x30c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d101      	bne.n	80022fc <HAL_GPIO_Init+0x1ec>
 80022f8:	2306      	movs	r3, #6
 80022fa:	e00c      	b.n	8002316 <HAL_GPIO_Init+0x206>
 80022fc:	2307      	movs	r3, #7
 80022fe:	e00a      	b.n	8002316 <HAL_GPIO_Init+0x206>
 8002300:	2305      	movs	r3, #5
 8002302:	e008      	b.n	8002316 <HAL_GPIO_Init+0x206>
 8002304:	2304      	movs	r3, #4
 8002306:	e006      	b.n	8002316 <HAL_GPIO_Init+0x206>
 8002308:	2303      	movs	r3, #3
 800230a:	e004      	b.n	8002316 <HAL_GPIO_Init+0x206>
 800230c:	2302      	movs	r3, #2
 800230e:	e002      	b.n	8002316 <HAL_GPIO_Init+0x206>
 8002310:	2301      	movs	r3, #1
 8002312:	e000      	b.n	8002316 <HAL_GPIO_Init+0x206>
 8002314:	2300      	movs	r3, #0
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	f002 0203 	and.w	r2, r2, #3
 800231c:	0092      	lsls	r2, r2, #2
 800231e:	4093      	lsls	r3, r2
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	4313      	orrs	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002326:	4937      	ldr	r1, [pc, #220]	@ (8002404 <HAL_GPIO_Init+0x2f4>)
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	089b      	lsrs	r3, r3, #2
 800232c:	3302      	adds	r3, #2
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002334:	4b3a      	ldr	r3, [pc, #232]	@ (8002420 <HAL_GPIO_Init+0x310>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	43db      	mvns	r3, r3
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4013      	ands	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	4313      	orrs	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002358:	4a31      	ldr	r2, [pc, #196]	@ (8002420 <HAL_GPIO_Init+0x310>)
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800235e:	4b30      	ldr	r3, [pc, #192]	@ (8002420 <HAL_GPIO_Init+0x310>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	43db      	mvns	r3, r3
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	4013      	ands	r3, r2
 800236c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d003      	beq.n	8002382 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002382:	4a27      	ldr	r2, [pc, #156]	@ (8002420 <HAL_GPIO_Init+0x310>)
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002388:	4b25      	ldr	r3, [pc, #148]	@ (8002420 <HAL_GPIO_Init+0x310>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	43db      	mvns	r3, r3
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	4013      	ands	r3, r2
 8002396:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d003      	beq.n	80023ac <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002420 <HAL_GPIO_Init+0x310>)
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002420 <HAL_GPIO_Init+0x310>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	43db      	mvns	r3, r3
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	4013      	ands	r3, r2
 80023c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023d6:	4a12      	ldr	r2, [pc, #72]	@ (8002420 <HAL_GPIO_Init+0x310>)
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	3301      	adds	r3, #1
 80023e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	fa22 f303 	lsr.w	r3, r2, r3
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f47f ae97 	bne.w	8002120 <HAL_GPIO_Init+0x10>
  }
}
 80023f2:	bf00      	nop
 80023f4:	bf00      	nop
 80023f6:	371c      	adds	r7, #28
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	40021000 	.word	0x40021000
 8002404:	40010000 	.word	0x40010000
 8002408:	48000400 	.word	0x48000400
 800240c:	48000800 	.word	0x48000800
 8002410:	48000c00 	.word	0x48000c00
 8002414:	48001000 	.word	0x48001000
 8002418:	48001400 	.word	0x48001400
 800241c:	48001800 	.word	0x48001800
 8002420:	40010400 	.word	0x40010400

08002424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	807b      	strh	r3, [r7, #2]
 8002430:	4613      	mov	r3, r2
 8002432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002434:	787b      	ldrb	r3, [r7, #1]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800243a:	887a      	ldrh	r2, [r7, #2]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002440:	e002      	b.n	8002448 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002442:	887a      	ldrh	r2, [r7, #2]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	695b      	ldr	r3, [r3, #20]
 8002464:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002466:	887a      	ldrh	r2, [r7, #2]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4013      	ands	r3, r2
 800246c:	041a      	lsls	r2, r3, #16
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	43d9      	mvns	r1, r3
 8002472:	887b      	ldrh	r3, [r7, #2]
 8002474:	400b      	ands	r3, r1
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	619a      	str	r2, [r3, #24]
}
 800247c:	bf00      	nop
 800247e:	3714      	adds	r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e08d      	b.n	80025b6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d106      	bne.n	80024b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7ff fad8 	bl	8001a64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2224      	movs	r2, #36	@ 0x24
 80024b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0201 	bic.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d107      	bne.n	8002502 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689a      	ldr	r2, [r3, #8]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	e006      	b.n	8002510 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800250e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	2b02      	cmp	r3, #2
 8002516:	d108      	bne.n	800252a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	e007      	b.n	800253a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002538:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6812      	ldr	r2, [r2, #0]
 8002544:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002548:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800254c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800255c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	691a      	ldr	r2, [r3, #16]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69d9      	ldr	r1, [r3, #28]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a1a      	ldr	r2, [r3, #32]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2220      	movs	r2, #32
 80025a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
	...

080025c0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b088      	sub	sp, #32
 80025c4:	af02      	add	r7, sp, #8
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	4608      	mov	r0, r1
 80025ca:	4611      	mov	r1, r2
 80025cc:	461a      	mov	r2, r3
 80025ce:	4603      	mov	r3, r0
 80025d0:	817b      	strh	r3, [r7, #10]
 80025d2:	460b      	mov	r3, r1
 80025d4:	813b      	strh	r3, [r7, #8]
 80025d6:	4613      	mov	r3, r2
 80025d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b20      	cmp	r3, #32
 80025e4:	f040 80f9 	bne.w	80027da <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025e8:	6a3b      	ldr	r3, [r7, #32]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d002      	beq.n	80025f4 <HAL_I2C_Mem_Write+0x34>
 80025ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d105      	bne.n	8002600 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e0ed      	b.n	80027dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002606:	2b01      	cmp	r3, #1
 8002608:	d101      	bne.n	800260e <HAL_I2C_Mem_Write+0x4e>
 800260a:	2302      	movs	r3, #2
 800260c:	e0e6      	b.n	80027dc <HAL_I2C_Mem_Write+0x21c>
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2201      	movs	r2, #1
 8002612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002616:	f7ff fc65 	bl	8001ee4 <HAL_GetTick>
 800261a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	2319      	movs	r3, #25
 8002622:	2201      	movs	r2, #1
 8002624:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 fbaf 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e0d1      	b.n	80027dc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2221      	movs	r2, #33	@ 0x21
 800263c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2240      	movs	r2, #64	@ 0x40
 8002644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6a3a      	ldr	r2, [r7, #32]
 8002652:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002658:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002660:	88f8      	ldrh	r0, [r7, #6]
 8002662:	893a      	ldrh	r2, [r7, #8]
 8002664:	8979      	ldrh	r1, [r7, #10]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	9301      	str	r3, [sp, #4]
 800266a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	4603      	mov	r3, r0
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 fabf 	bl	8002bf4 <I2C_RequestMemoryWrite>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d005      	beq.n	8002688 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e0a9      	b.n	80027dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800268c:	b29b      	uxth	r3, r3
 800268e:	2bff      	cmp	r3, #255	@ 0xff
 8002690:	d90e      	bls.n	80026b0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	22ff      	movs	r2, #255	@ 0xff
 8002696:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800269c:	b2da      	uxtb	r2, r3
 800269e:	8979      	ldrh	r1, [r7, #10]
 80026a0:	2300      	movs	r3, #0
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026a8:	68f8      	ldr	r0, [r7, #12]
 80026aa:	f000 fd33 	bl	8003114 <I2C_TransferConfig>
 80026ae:	e00f      	b.n	80026d0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	8979      	ldrh	r1, [r7, #10]
 80026c2:	2300      	movs	r3, #0
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 fd22 	bl	8003114 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 fbb2 	bl	8002e3e <I2C_WaitOnTXISFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e07b      	b.n	80027dc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	781a      	ldrb	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026fe:	b29b      	uxth	r3, r3
 8002700:	3b01      	subs	r3, #1
 8002702:	b29a      	uxth	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800270c:	3b01      	subs	r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002718:	b29b      	uxth	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d034      	beq.n	8002788 <HAL_I2C_Mem_Write+0x1c8>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002722:	2b00      	cmp	r3, #0
 8002724:	d130      	bne.n	8002788 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800272c:	2200      	movs	r2, #0
 800272e:	2180      	movs	r1, #128	@ 0x80
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f000 fb2b 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e04d      	b.n	80027dc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002744:	b29b      	uxth	r3, r3
 8002746:	2bff      	cmp	r3, #255	@ 0xff
 8002748:	d90e      	bls.n	8002768 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	22ff      	movs	r2, #255	@ 0xff
 800274e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002754:	b2da      	uxtb	r2, r3
 8002756:	8979      	ldrh	r1, [r7, #10]
 8002758:	2300      	movs	r3, #0
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f000 fcd7 	bl	8003114 <I2C_TransferConfig>
 8002766:	e00f      	b.n	8002788 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800276c:	b29a      	uxth	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002776:	b2da      	uxtb	r2, r3
 8002778:	8979      	ldrh	r1, [r7, #10]
 800277a:	2300      	movs	r3, #0
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f000 fcc6 	bl	8003114 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d19e      	bne.n	80026d0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 fb98 	bl	8002ecc <I2C_WaitOnSTOPFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e01a      	b.n	80027dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2220      	movs	r2, #32
 80027ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6859      	ldr	r1, [r3, #4]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <HAL_I2C_Mem_Write+0x224>)
 80027ba:	400b      	ands	r3, r1
 80027bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2220      	movs	r2, #32
 80027c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80027da:	2302      	movs	r3, #2
  }
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	fe00e800 	.word	0xfe00e800

080027e8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af02      	add	r7, sp, #8
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	4608      	mov	r0, r1
 80027f2:	4611      	mov	r1, r2
 80027f4:	461a      	mov	r2, r3
 80027f6:	4603      	mov	r3, r0
 80027f8:	817b      	strh	r3, [r7, #10]
 80027fa:	460b      	mov	r3, r1
 80027fc:	813b      	strh	r3, [r7, #8]
 80027fe:	4613      	mov	r3, r2
 8002800:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b20      	cmp	r3, #32
 800280c:	f040 80fd 	bne.w	8002a0a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002810:	6a3b      	ldr	r3, [r7, #32]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d002      	beq.n	800281c <HAL_I2C_Mem_Read+0x34>
 8002816:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002818:	2b00      	cmp	r3, #0
 800281a:	d105      	bne.n	8002828 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002822:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e0f1      	b.n	8002a0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800282e:	2b01      	cmp	r3, #1
 8002830:	d101      	bne.n	8002836 <HAL_I2C_Mem_Read+0x4e>
 8002832:	2302      	movs	r3, #2
 8002834:	e0ea      	b.n	8002a0c <HAL_I2C_Mem_Read+0x224>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800283e:	f7ff fb51 	bl	8001ee4 <HAL_GetTick>
 8002842:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	2319      	movs	r3, #25
 800284a:	2201      	movs	r2, #1
 800284c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 fa9b 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e0d5      	b.n	8002a0c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2222      	movs	r2, #34	@ 0x22
 8002864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2240      	movs	r2, #64	@ 0x40
 800286c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6a3a      	ldr	r2, [r7, #32]
 800287a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002880:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002888:	88f8      	ldrh	r0, [r7, #6]
 800288a:	893a      	ldrh	r2, [r7, #8]
 800288c:	8979      	ldrh	r1, [r7, #10]
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	9301      	str	r3, [sp, #4]
 8002892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	4603      	mov	r3, r0
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 f9ff 	bl	8002c9c <I2C_RequestMemoryRead>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d005      	beq.n	80028b0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e0ad      	b.n	8002a0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	2bff      	cmp	r3, #255	@ 0xff
 80028b8:	d90e      	bls.n	80028d8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2201      	movs	r2, #1
 80028be:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	8979      	ldrh	r1, [r7, #10]
 80028c8:	4b52      	ldr	r3, [pc, #328]	@ (8002a14 <HAL_I2C_Mem_Read+0x22c>)
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f000 fc1f 	bl	8003114 <I2C_TransferConfig>
 80028d6:	e00f      	b.n	80028f8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028dc:	b29a      	uxth	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	8979      	ldrh	r1, [r7, #10]
 80028ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002a14 <HAL_I2C_Mem_Read+0x22c>)
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f000 fc0e 	bl	8003114 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028fe:	2200      	movs	r2, #0
 8002900:	2104      	movs	r1, #4
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 fa42 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e07c      	b.n	8002a0c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291c:	b2d2      	uxtb	r2, r2
 800291e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002924:	1c5a      	adds	r2, r3, #1
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292e:	3b01      	subs	r3, #1
 8002930:	b29a      	uxth	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293a:	b29b      	uxth	r3, r3
 800293c:	3b01      	subs	r3, #1
 800293e:	b29a      	uxth	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002948:	b29b      	uxth	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d034      	beq.n	80029b8 <HAL_I2C_Mem_Read+0x1d0>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002952:	2b00      	cmp	r3, #0
 8002954:	d130      	bne.n	80029b8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800295c:	2200      	movs	r2, #0
 800295e:	2180      	movs	r1, #128	@ 0x80
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f000 fa13 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e04d      	b.n	8002a0c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002974:	b29b      	uxth	r3, r3
 8002976:	2bff      	cmp	r3, #255	@ 0xff
 8002978:	d90e      	bls.n	8002998 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2201      	movs	r2, #1
 800297e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002984:	b2da      	uxtb	r2, r3
 8002986:	8979      	ldrh	r1, [r7, #10]
 8002988:	2300      	movs	r3, #0
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002990:	68f8      	ldr	r0, [r7, #12]
 8002992:	f000 fbbf 	bl	8003114 <I2C_TransferConfig>
 8002996:	e00f      	b.n	80029b8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800299c:	b29a      	uxth	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	8979      	ldrh	r1, [r7, #10]
 80029aa:	2300      	movs	r3, #0
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029b2:	68f8      	ldr	r0, [r7, #12]
 80029b4:	f000 fbae 	bl	8003114 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029bc:	b29b      	uxth	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d19a      	bne.n	80028f8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 fa80 	bl	8002ecc <I2C_WaitOnSTOPFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e01a      	b.n	8002a0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2220      	movs	r2, #32
 80029dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6859      	ldr	r1, [r3, #4]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a18 <HAL_I2C_Mem_Read+0x230>)
 80029ea:	400b      	ands	r3, r1
 80029ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2220      	movs	r2, #32
 80029f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a06:	2300      	movs	r3, #0
 8002a08:	e000      	b.n	8002a0c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002a0a:	2302      	movs	r3, #2
  }
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	80002400 	.word	0x80002400
 8002a18:	fe00e800 	.word	0xfe00e800

08002a1c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	@ 0x28
 8002a20:	af02      	add	r7, sp, #8
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	607a      	str	r2, [r7, #4]
 8002a26:	603b      	str	r3, [r7, #0]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	f040 80d6 	bne.w	8002bea <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a4c:	d101      	bne.n	8002a52 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	e0cc      	b.n	8002bec <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d101      	bne.n	8002a60 <HAL_I2C_IsDeviceReady+0x44>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	e0c5      	b.n	8002bec <HAL_I2C_IsDeviceReady+0x1d0>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2224      	movs	r2, #36	@ 0x24
 8002a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d107      	bne.n	8002a8e <HAL_I2C_IsDeviceReady+0x72>
 8002a7e:	897b      	ldrh	r3, [r7, #10]
 8002a80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a8c:	e006      	b.n	8002a9c <HAL_I2C_IsDeviceReady+0x80>
 8002a8e:	897b      	ldrh	r3, [r7, #10]
 8002a90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a98:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8002a9c:	68fa      	ldr	r2, [r7, #12]
 8002a9e:	6812      	ldr	r2, [r2, #0]
 8002aa0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002aa2:	f7ff fa1f 	bl	8001ee4 <HAL_GetTick>
 8002aa6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	f003 0320 	and.w	r3, r3, #32
 8002ab2:	2b20      	cmp	r3, #32
 8002ab4:	bf0c      	ite	eq
 8002ab6:	2301      	moveq	r3, #1
 8002ab8:	2300      	movne	r3, #0
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f003 0310 	and.w	r3, r3, #16
 8002ac8:	2b10      	cmp	r3, #16
 8002aca:	bf0c      	ite	eq
 8002acc:	2301      	moveq	r3, #1
 8002ace:	2300      	movne	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002ad4:	e034      	b.n	8002b40 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002adc:	d01a      	beq.n	8002b14 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002ade:	f7ff fa01 	bl	8001ee4 <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d302      	bcc.n	8002af4 <HAL_I2C_IsDeviceReady+0xd8>
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10f      	bne.n	8002b14 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b00:	f043 0220 	orr.w	r2, r3, #32
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e06b      	b.n	8002bec <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	f003 0320 	and.w	r3, r3, #32
 8002b1e:	2b20      	cmp	r3, #32
 8002b20:	bf0c      	ite	eq
 8002b22:	2301      	moveq	r3, #1
 8002b24:	2300      	movne	r3, #0
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	f003 0310 	and.w	r3, r3, #16
 8002b34:	2b10      	cmp	r3, #16
 8002b36:	bf0c      	ite	eq
 8002b38:	2301      	moveq	r3, #1
 8002b3a:	2300      	movne	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002b40:	7ffb      	ldrb	r3, [r7, #31]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d102      	bne.n	8002b4c <HAL_I2C_IsDeviceReady+0x130>
 8002b46:	7fbb      	ldrb	r3, [r7, #30]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0c4      	beq.n	8002ad6 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	f003 0310 	and.w	r3, r3, #16
 8002b56:	2b10      	cmp	r3, #16
 8002b58:	d01a      	beq.n	8002b90 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	9300      	str	r3, [sp, #0]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	2200      	movs	r2, #0
 8002b62:	2120      	movs	r1, #32
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f000 f911 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e03b      	b.n	8002bec <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	e02d      	b.n	8002bec <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	2200      	movs	r2, #0
 8002b98:	2120      	movs	r1, #32
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f000 f8f6 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e020      	b.n	8002bec <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2210      	movs	r2, #16
 8002bb0:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	f63f af56 	bhi.w	8002a76 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd6:	f043 0220 	orr.w	r2, r3, #32
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e000      	b.n	8002bec <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002bea:	2302      	movs	r3, #2
  }
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3720      	adds	r7, #32
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af02      	add	r7, sp, #8
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	4608      	mov	r0, r1
 8002bfe:	4611      	mov	r1, r2
 8002c00:	461a      	mov	r2, r3
 8002c02:	4603      	mov	r3, r0
 8002c04:	817b      	strh	r3, [r7, #10]
 8002c06:	460b      	mov	r3, r1
 8002c08:	813b      	strh	r3, [r7, #8]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c0e:	88fb      	ldrh	r3, [r7, #6]
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	8979      	ldrh	r1, [r7, #10]
 8002c14:	4b20      	ldr	r3, [pc, #128]	@ (8002c98 <I2C_RequestMemoryWrite+0xa4>)
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f000 fa79 	bl	8003114 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c22:	69fa      	ldr	r2, [r7, #28]
 8002c24:	69b9      	ldr	r1, [r7, #24]
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 f909 	bl	8002e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e02c      	b.n	8002c90 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c36:	88fb      	ldrh	r3, [r7, #6]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d105      	bne.n	8002c48 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c3c:	893b      	ldrh	r3, [r7, #8]
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c46:	e015      	b.n	8002c74 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c48:	893b      	ldrh	r3, [r7, #8]
 8002c4a:	0a1b      	lsrs	r3, r3, #8
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c56:	69fa      	ldr	r2, [r7, #28]
 8002c58:	69b9      	ldr	r1, [r7, #24]
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f000 f8ef 	bl	8002e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e012      	b.n	8002c90 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c6a:	893b      	ldrh	r3, [r7, #8]
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	2180      	movs	r1, #128	@ 0x80
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f000 f884 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	80002000 	.word	0x80002000

08002c9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af02      	add	r7, sp, #8
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	4608      	mov	r0, r1
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4603      	mov	r3, r0
 8002cac:	817b      	strh	r3, [r7, #10]
 8002cae:	460b      	mov	r3, r1
 8002cb0:	813b      	strh	r3, [r7, #8]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002cb6:	88fb      	ldrh	r3, [r7, #6]
 8002cb8:	b2da      	uxtb	r2, r3
 8002cba:	8979      	ldrh	r1, [r7, #10]
 8002cbc:	4b20      	ldr	r3, [pc, #128]	@ (8002d40 <I2C_RequestMemoryRead+0xa4>)
 8002cbe:	9300      	str	r3, [sp, #0]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f000 fa26 	bl	8003114 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cc8:	69fa      	ldr	r2, [r7, #28]
 8002cca:	69b9      	ldr	r1, [r7, #24]
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f000 f8b6 	bl	8002e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e02c      	b.n	8002d36 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d105      	bne.n	8002cee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ce2:	893b      	ldrh	r3, [r7, #8]
 8002ce4:	b2da      	uxtb	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	629a      	str	r2, [r3, #40]	@ 0x28
 8002cec:	e015      	b.n	8002d1a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002cee:	893b      	ldrh	r3, [r7, #8]
 8002cf0:	0a1b      	lsrs	r3, r3, #8
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cfc:	69fa      	ldr	r2, [r7, #28]
 8002cfe:	69b9      	ldr	r1, [r7, #24]
 8002d00:	68f8      	ldr	r0, [r7, #12]
 8002d02:	f000 f89c 	bl	8002e3e <I2C_WaitOnTXISFlagUntilTimeout>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e012      	b.n	8002d36 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d10:	893b      	ldrh	r3, [r7, #8]
 8002d12:	b2da      	uxtb	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	2200      	movs	r2, #0
 8002d22:	2140      	movs	r1, #64	@ 0x40
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f000 f831 	bl	8002d8c <I2C_WaitOnFlagUntilTimeout>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	80002000 	.word	0x80002000

08002d44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d103      	bne.n	8002d62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d007      	beq.n	8002d80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699a      	ldr	r2, [r3, #24]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f042 0201 	orr.w	r2, r2, #1
 8002d7e:	619a      	str	r2, [r3, #24]
  }
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	603b      	str	r3, [r7, #0]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d9c:	e03b      	b.n	8002e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	6839      	ldr	r1, [r7, #0]
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 f8d6 	bl	8002f54 <I2C_IsErrorOccurred>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e041      	b.n	8002e36 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db8:	d02d      	beq.n	8002e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dba:	f7ff f893 	bl	8001ee4 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d302      	bcc.n	8002dd0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d122      	bne.n	8002e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	68ba      	ldr	r2, [r7, #8]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	bf0c      	ite	eq
 8002de0:	2301      	moveq	r3, #1
 8002de2:	2300      	movne	r3, #0
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	461a      	mov	r2, r3
 8002de8:	79fb      	ldrb	r3, [r7, #7]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d113      	bne.n	8002e16 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df2:	f043 0220 	orr.w	r2, r3, #32
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2220      	movs	r2, #32
 8002dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e00f      	b.n	8002e36 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	699a      	ldr	r2, [r3, #24]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	bf0c      	ite	eq
 8002e26:	2301      	moveq	r3, #1
 8002e28:	2300      	movne	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d0b4      	beq.n	8002d9e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b084      	sub	sp, #16
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	60f8      	str	r0, [r7, #12]
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e4a:	e033      	b.n	8002eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	68b9      	ldr	r1, [r7, #8]
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f000 f87f 	bl	8002f54 <I2C_IsErrorOccurred>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e031      	b.n	8002ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e66:	d025      	beq.n	8002eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e68:	f7ff f83c 	bl	8001ee4 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d302      	bcc.n	8002e7e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d11a      	bne.n	8002eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d013      	beq.n	8002eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e90:	f043 0220 	orr.w	r2, r3, #32
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e007      	b.n	8002ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d1c4      	bne.n	8002e4c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ed8:	e02f      	b.n	8002f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	68b9      	ldr	r1, [r7, #8]
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 f838 	bl	8002f54 <I2C_IsErrorOccurred>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e02d      	b.n	8002f4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eee:	f7fe fff9 	bl	8001ee4 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	68ba      	ldr	r2, [r7, #8]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d302      	bcc.n	8002f04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d11a      	bne.n	8002f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	f003 0320 	and.w	r3, r3, #32
 8002f0e:	2b20      	cmp	r3, #32
 8002f10:	d013      	beq.n	8002f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f16:	f043 0220 	orr.w	r2, r3, #32
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e007      	b.n	8002f4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	f003 0320 	and.w	r3, r3, #32
 8002f44:	2b20      	cmp	r3, #32
 8002f46:	d1c8      	bne.n	8002eda <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
	...

08002f54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08a      	sub	sp, #40	@ 0x28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f60:	2300      	movs	r3, #0
 8002f62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	f003 0310 	and.w	r3, r3, #16
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d068      	beq.n	8003052 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2210      	movs	r2, #16
 8002f86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f88:	e049      	b.n	800301e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f90:	d045      	beq.n	800301e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f92:	f7fe ffa7 	bl	8001ee4 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	68ba      	ldr	r2, [r7, #8]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d302      	bcc.n	8002fa8 <I2C_IsErrorOccurred+0x54>
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d13a      	bne.n	800301e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fb2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fca:	d121      	bne.n	8003010 <I2C_IsErrorOccurred+0xbc>
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fd2:	d01d      	beq.n	8003010 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002fd4:	7cfb      	ldrb	r3, [r7, #19]
 8002fd6:	2b20      	cmp	r3, #32
 8002fd8:	d01a      	beq.n	8003010 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685a      	ldr	r2, [r3, #4]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fe8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002fea:	f7fe ff7b 	bl	8001ee4 <HAL_GetTick>
 8002fee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ff0:	e00e      	b.n	8003010 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002ff2:	f7fe ff77 	bl	8001ee4 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b19      	cmp	r3, #25
 8002ffe:	d907      	bls.n	8003010 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003000:	6a3b      	ldr	r3, [r7, #32]
 8003002:	f043 0320 	orr.w	r3, r3, #32
 8003006:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800300e:	e006      	b.n	800301e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	f003 0320 	and.w	r3, r3, #32
 800301a:	2b20      	cmp	r3, #32
 800301c:	d1e9      	bne.n	8002ff2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	f003 0320 	and.w	r3, r3, #32
 8003028:	2b20      	cmp	r3, #32
 800302a:	d003      	beq.n	8003034 <I2C_IsErrorOccurred+0xe0>
 800302c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0aa      	beq.n	8002f8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003034:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003038:	2b00      	cmp	r3, #0
 800303a:	d103      	bne.n	8003044 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2220      	movs	r2, #32
 8003042:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003044:	6a3b      	ldr	r3, [r7, #32]
 8003046:	f043 0304 	orr.w	r3, r3, #4
 800304a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00b      	beq.n	800307c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003064:	6a3b      	ldr	r3, [r7, #32]
 8003066:	f043 0301 	orr.w	r3, r3, #1
 800306a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003074:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00b      	beq.n	800309e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003086:	6a3b      	ldr	r3, [r7, #32]
 8003088:	f043 0308 	orr.w	r3, r3, #8
 800308c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003096:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00b      	beq.n	80030c0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	f043 0302 	orr.w	r3, r3, #2
 80030ae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80030c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d01c      	beq.n	8003102 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f7ff fe3b 	bl	8002d44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6859      	ldr	r1, [r3, #4]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003110 <I2C_IsErrorOccurred+0x1bc>)
 80030da:	400b      	ands	r3, r1
 80030dc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030e2:	6a3b      	ldr	r3, [r7, #32]
 80030e4:	431a      	orrs	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2220      	movs	r2, #32
 80030ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003102:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003106:	4618      	mov	r0, r3
 8003108:	3728      	adds	r7, #40	@ 0x28
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	fe00e800 	.word	0xfe00e800

08003114 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003114:	b480      	push	{r7}
 8003116:	b087      	sub	sp, #28
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	607b      	str	r3, [r7, #4]
 800311e:	460b      	mov	r3, r1
 8003120:	817b      	strh	r3, [r7, #10]
 8003122:	4613      	mov	r3, r2
 8003124:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003126:	897b      	ldrh	r3, [r7, #10]
 8003128:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800312c:	7a7b      	ldrb	r3, [r7, #9]
 800312e:	041b      	lsls	r3, r3, #16
 8003130:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003134:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800313a:	6a3b      	ldr	r3, [r7, #32]
 800313c:	4313      	orrs	r3, r2
 800313e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003142:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	0d5b      	lsrs	r3, r3, #21
 800314e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003152:	4b08      	ldr	r3, [pc, #32]	@ (8003174 <I2C_TransferConfig+0x60>)
 8003154:	430b      	orrs	r3, r1
 8003156:	43db      	mvns	r3, r3
 8003158:	ea02 0103 	and.w	r1, r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	430a      	orrs	r2, r1
 8003164:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003166:	bf00      	nop
 8003168:	371c      	adds	r7, #28
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	03ff63ff 	.word	0x03ff63ff

08003178 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b20      	cmp	r3, #32
 800318c:	d138      	bne.n	8003200 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003198:	2302      	movs	r3, #2
 800319a:	e032      	b.n	8003202 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2224      	movs	r2, #36	@ 0x24
 80031a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 0201 	bic.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6819      	ldr	r1, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f042 0201 	orr.w	r2, r2, #1
 80031ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2220      	movs	r2, #32
 80031f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031fc:	2300      	movs	r3, #0
 80031fe:	e000      	b.n	8003202 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003200:	2302      	movs	r3, #2
  }
}
 8003202:	4618      	mov	r0, r3
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr

0800320e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800320e:	b480      	push	{r7}
 8003210:	b085      	sub	sp, #20
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
 8003216:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b20      	cmp	r3, #32
 8003222:	d139      	bne.n	8003298 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800322a:	2b01      	cmp	r3, #1
 800322c:	d101      	bne.n	8003232 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800322e:	2302      	movs	r3, #2
 8003230:	e033      	b.n	800329a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2224      	movs	r2, #36	@ 0x24
 800323e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 0201 	bic.w	r2, r2, #1
 8003250:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003260:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	021b      	lsls	r3, r3, #8
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	4313      	orrs	r3, r2
 800326a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 0201 	orr.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003294:	2300      	movs	r3, #0
 8003296:	e000      	b.n	800329a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003298:	2302      	movs	r3, #2
  }
}
 800329a:	4618      	mov	r0, r3
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032b8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d102      	bne.n	80032ce <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	f001 b80a 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	f000 8161 	beq.w	80035a6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80032e4:	4bae      	ldr	r3, [pc, #696]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f003 030c 	and.w	r3, r3, #12
 80032ec:	2b04      	cmp	r3, #4
 80032ee:	d00c      	beq.n	800330a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032f0:	4bab      	ldr	r3, [pc, #684]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f003 030c 	and.w	r3, r3, #12
 80032f8:	2b08      	cmp	r3, #8
 80032fa:	d157      	bne.n	80033ac <HAL_RCC_OscConfig+0x104>
 80032fc:	4ba8      	ldr	r3, [pc, #672]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003304:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003308:	d150      	bne.n	80033ac <HAL_RCC_OscConfig+0x104>
 800330a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800330e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003316:	fa93 f3a3 	rbit	r3, r3
 800331a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800331e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003322:	fab3 f383 	clz	r3, r3
 8003326:	b2db      	uxtb	r3, r3
 8003328:	2b3f      	cmp	r3, #63	@ 0x3f
 800332a:	d802      	bhi.n	8003332 <HAL_RCC_OscConfig+0x8a>
 800332c:	4b9c      	ldr	r3, [pc, #624]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	e015      	b.n	800335e <HAL_RCC_OscConfig+0xb6>
 8003332:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003336:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800333e:	fa93 f3a3 	rbit	r3, r3
 8003342:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003346:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800334a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800334e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003352:	fa93 f3a3 	rbit	r3, r3
 8003356:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800335a:	4b91      	ldr	r3, [pc, #580]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 800335c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003362:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003366:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800336a:	fa92 f2a2 	rbit	r2, r2
 800336e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8003372:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003376:	fab2 f282 	clz	r2, r2
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	f042 0220 	orr.w	r2, r2, #32
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	f002 021f 	and.w	r2, r2, #31
 8003386:	2101      	movs	r1, #1
 8003388:	fa01 f202 	lsl.w	r2, r1, r2
 800338c:	4013      	ands	r3, r2
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 8108 	beq.w	80035a4 <HAL_RCC_OscConfig+0x2fc>
 8003394:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003398:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	f040 80ff 	bne.w	80035a4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f000 bf9b 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033bc:	d106      	bne.n	80033cc <HAL_RCC_OscConfig+0x124>
 80033be:	4b78      	ldr	r3, [pc, #480]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a77      	ldr	r2, [pc, #476]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80033c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033c8:	6013      	str	r3, [r2, #0]
 80033ca:	e036      	b.n	800343a <HAL_RCC_OscConfig+0x192>
 80033cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10c      	bne.n	80033f6 <HAL_RCC_OscConfig+0x14e>
 80033dc:	4b70      	ldr	r3, [pc, #448]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a6f      	ldr	r2, [pc, #444]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80033e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033e6:	6013      	str	r3, [r2, #0]
 80033e8:	4b6d      	ldr	r3, [pc, #436]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a6c      	ldr	r2, [pc, #432]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80033ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033f2:	6013      	str	r3, [r2, #0]
 80033f4:	e021      	b.n	800343a <HAL_RCC_OscConfig+0x192>
 80033f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033fa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003406:	d10c      	bne.n	8003422 <HAL_RCC_OscConfig+0x17a>
 8003408:	4b65      	ldr	r3, [pc, #404]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a64      	ldr	r2, [pc, #400]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 800340e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003412:	6013      	str	r3, [r2, #0]
 8003414:	4b62      	ldr	r3, [pc, #392]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a61      	ldr	r2, [pc, #388]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 800341a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	e00b      	b.n	800343a <HAL_RCC_OscConfig+0x192>
 8003422:	4b5f      	ldr	r3, [pc, #380]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a5e      	ldr	r2, [pc, #376]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 8003428:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	4b5c      	ldr	r3, [pc, #368]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a5b      	ldr	r2, [pc, #364]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 8003434:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003438:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800343a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800343e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d054      	beq.n	80034f4 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344a:	f7fe fd4b 	bl	8001ee4 <HAL_GetTick>
 800344e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003452:	e00a      	b.n	800346a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003454:	f7fe fd46 	bl	8001ee4 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b64      	cmp	r3, #100	@ 0x64
 8003462:	d902      	bls.n	800346a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	f000 bf3c 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>
 800346a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800346e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003472:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003476:	fa93 f3a3 	rbit	r3, r3
 800347a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800347e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003482:	fab3 f383 	clz	r3, r3
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b3f      	cmp	r3, #63	@ 0x3f
 800348a:	d802      	bhi.n	8003492 <HAL_RCC_OscConfig+0x1ea>
 800348c:	4b44      	ldr	r3, [pc, #272]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	e015      	b.n	80034be <HAL_RCC_OscConfig+0x216>
 8003492:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003496:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800349e:	fa93 f3a3 	rbit	r3, r3
 80034a2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80034a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034aa:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80034ae:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80034b2:	fa93 f3a3 	rbit	r3, r3
 80034b6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80034ba:	4b39      	ldr	r3, [pc, #228]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 80034bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80034c2:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80034c6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80034ca:	fa92 f2a2 	rbit	r2, r2
 80034ce:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80034d2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80034d6:	fab2 f282 	clz	r2, r2
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	f042 0220 	orr.w	r2, r2, #32
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	f002 021f 	and.w	r2, r2, #31
 80034e6:	2101      	movs	r1, #1
 80034e8:	fa01 f202 	lsl.w	r2, r1, r2
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0b0      	beq.n	8003454 <HAL_RCC_OscConfig+0x1ac>
 80034f2:	e058      	b.n	80035a6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f4:	f7fe fcf6 	bl	8001ee4 <HAL_GetTick>
 80034f8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034fc:	e00a      	b.n	8003514 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034fe:	f7fe fcf1 	bl	8001ee4 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b64      	cmp	r3, #100	@ 0x64
 800350c:	d902      	bls.n	8003514 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	f000 bee7 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>
 8003514:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003518:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003520:	fa93 f3a3 	rbit	r3, r3
 8003524:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8003528:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800352c:	fab3 f383 	clz	r3, r3
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b3f      	cmp	r3, #63	@ 0x3f
 8003534:	d802      	bhi.n	800353c <HAL_RCC_OscConfig+0x294>
 8003536:	4b1a      	ldr	r3, [pc, #104]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	e015      	b.n	8003568 <HAL_RCC_OscConfig+0x2c0>
 800353c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003540:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003544:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003548:	fa93 f3a3 	rbit	r3, r3
 800354c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003550:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003554:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003558:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800355c:	fa93 f3a3 	rbit	r3, r3
 8003560:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003564:	4b0e      	ldr	r3, [pc, #56]	@ (80035a0 <HAL_RCC_OscConfig+0x2f8>)
 8003566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003568:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800356c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003570:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003574:	fa92 f2a2 	rbit	r2, r2
 8003578:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800357c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003580:	fab2 f282 	clz	r2, r2
 8003584:	b2d2      	uxtb	r2, r2
 8003586:	f042 0220 	orr.w	r2, r2, #32
 800358a:	b2d2      	uxtb	r2, r2
 800358c:	f002 021f 	and.w	r2, r2, #31
 8003590:	2101      	movs	r1, #1
 8003592:	fa01 f202 	lsl.w	r2, r1, r2
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d1b0      	bne.n	80034fe <HAL_RCC_OscConfig+0x256>
 800359c:	e003      	b.n	80035a6 <HAL_RCC_OscConfig+0x2fe>
 800359e:	bf00      	nop
 80035a0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	f000 816d 	beq.w	8003896 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80035bc:	4bcd      	ldr	r3, [pc, #820]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f003 030c 	and.w	r3, r3, #12
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00c      	beq.n	80035e2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80035c8:	4bca      	ldr	r3, [pc, #808]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 030c 	and.w	r3, r3, #12
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	d16e      	bne.n	80036b2 <HAL_RCC_OscConfig+0x40a>
 80035d4:	4bc7      	ldr	r3, [pc, #796]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80035dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035e0:	d167      	bne.n	80036b2 <HAL_RCC_OscConfig+0x40a>
 80035e2:	2302      	movs	r3, #2
 80035e4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80035ec:	fa93 f3a3 	rbit	r3, r3
 80035f0:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80035f4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035f8:	fab3 f383 	clz	r3, r3
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003600:	d802      	bhi.n	8003608 <HAL_RCC_OscConfig+0x360>
 8003602:	4bbc      	ldr	r3, [pc, #752]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	e013      	b.n	8003630 <HAL_RCC_OscConfig+0x388>
 8003608:	2302      	movs	r3, #2
 800360a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003612:	fa93 f3a3 	rbit	r3, r3
 8003616:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800361a:	2302      	movs	r3, #2
 800361c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003620:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8003624:	fa93 f3a3 	rbit	r3, r3
 8003628:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800362c:	4bb1      	ldr	r3, [pc, #708]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 800362e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003630:	2202      	movs	r2, #2
 8003632:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8003636:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800363a:	fa92 f2a2 	rbit	r2, r2
 800363e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8003642:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003646:	fab2 f282 	clz	r2, r2
 800364a:	b2d2      	uxtb	r2, r2
 800364c:	f042 0220 	orr.w	r2, r2, #32
 8003650:	b2d2      	uxtb	r2, r2
 8003652:	f002 021f 	and.w	r2, r2, #31
 8003656:	2101      	movs	r1, #1
 8003658:	fa01 f202 	lsl.w	r2, r1, r2
 800365c:	4013      	ands	r3, r2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <HAL_RCC_OscConfig+0x3d0>
 8003662:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003666:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	2b01      	cmp	r3, #1
 8003670:	d002      	beq.n	8003678 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	f000 be35 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003678:	4b9e      	ldr	r3, [pc, #632]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003680:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003684:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	21f8      	movs	r1, #248	@ 0xf8
 800368e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003692:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8003696:	fa91 f1a1 	rbit	r1, r1
 800369a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800369e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80036a2:	fab1 f181 	clz	r1, r1
 80036a6:	b2c9      	uxtb	r1, r1
 80036a8:	408b      	lsls	r3, r1
 80036aa:	4992      	ldr	r1, [pc, #584]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b0:	e0f1      	b.n	8003896 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f000 8083 	beq.w	80037ca <HAL_RCC_OscConfig+0x522>
 80036c4:	2301      	movs	r3, #1
 80036c6:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80036ce:	fa93 f3a3 	rbit	r3, r3
 80036d2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80036d6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036da:	fab3 f383 	clz	r3, r3
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80036e4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	461a      	mov	r2, r3
 80036ec:	2301      	movs	r3, #1
 80036ee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f0:	f7fe fbf8 	bl	8001ee4 <HAL_GetTick>
 80036f4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f8:	e00a      	b.n	8003710 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036fa:	f7fe fbf3 	bl	8001ee4 <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b02      	cmp	r3, #2
 8003708:	d902      	bls.n	8003710 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	f000 bde9 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>
 8003710:	2302      	movs	r3, #2
 8003712:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003716:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800371a:	fa93 f3a3 	rbit	r3, r3
 800371e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8003722:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003726:	fab3 f383 	clz	r3, r3
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b3f      	cmp	r3, #63	@ 0x3f
 800372e:	d802      	bhi.n	8003736 <HAL_RCC_OscConfig+0x48e>
 8003730:	4b70      	ldr	r3, [pc, #448]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	e013      	b.n	800375e <HAL_RCC_OscConfig+0x4b6>
 8003736:	2302      	movs	r3, #2
 8003738:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003740:	fa93 f3a3 	rbit	r3, r3
 8003744:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003748:	2302      	movs	r3, #2
 800374a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800374e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003752:	fa93 f3a3 	rbit	r3, r3
 8003756:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800375a:	4b66      	ldr	r3, [pc, #408]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 800375c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375e:	2202      	movs	r2, #2
 8003760:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003764:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003768:	fa92 f2a2 	rbit	r2, r2
 800376c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8003770:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003774:	fab2 f282 	clz	r2, r2
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	f042 0220 	orr.w	r2, r2, #32
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	f002 021f 	and.w	r2, r2, #31
 8003784:	2101      	movs	r1, #1
 8003786:	fa01 f202 	lsl.w	r2, r1, r2
 800378a:	4013      	ands	r3, r2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d0b4      	beq.n	80036fa <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003790:	4b58      	ldr	r3, [pc, #352]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003798:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800379c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	21f8      	movs	r1, #248	@ 0xf8
 80037a6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037aa:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80037ae:	fa91 f1a1 	rbit	r1, r1
 80037b2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80037b6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80037ba:	fab1 f181 	clz	r1, r1
 80037be:	b2c9      	uxtb	r1, r1
 80037c0:	408b      	lsls	r3, r1
 80037c2:	494c      	ldr	r1, [pc, #304]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	600b      	str	r3, [r1, #0]
 80037c8:	e065      	b.n	8003896 <HAL_RCC_OscConfig+0x5ee>
 80037ca:	2301      	movs	r3, #1
 80037cc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80037d4:	fa93 f3a3 	rbit	r3, r3
 80037d8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80037dc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037e0:	fab3 f383 	clz	r3, r3
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037ea:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	461a      	mov	r2, r3
 80037f2:	2300      	movs	r3, #0
 80037f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f6:	f7fe fb75 	bl	8001ee4 <HAL_GetTick>
 80037fa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037fe:	e00a      	b.n	8003816 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003800:	f7fe fb70 	bl	8001ee4 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d902      	bls.n	8003816 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	f000 bd66 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>
 8003816:	2302      	movs	r3, #2
 8003818:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003820:	fa93 f3a3 	rbit	r3, r3
 8003824:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8003828:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800382c:	fab3 f383 	clz	r3, r3
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b3f      	cmp	r3, #63	@ 0x3f
 8003834:	d802      	bhi.n	800383c <HAL_RCC_OscConfig+0x594>
 8003836:	4b2f      	ldr	r3, [pc, #188]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	e013      	b.n	8003864 <HAL_RCC_OscConfig+0x5bc>
 800383c:	2302      	movs	r3, #2
 800383e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003842:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003846:	fa93 f3a3 	rbit	r3, r3
 800384a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800384e:	2302      	movs	r3, #2
 8003850:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003854:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003858:	fa93 f3a3 	rbit	r3, r3
 800385c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003860:	4b24      	ldr	r3, [pc, #144]	@ (80038f4 <HAL_RCC_OscConfig+0x64c>)
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	2202      	movs	r2, #2
 8003866:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800386a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800386e:	fa92 f2a2 	rbit	r2, r2
 8003872:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8003876:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800387a:	fab2 f282 	clz	r2, r2
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	f042 0220 	orr.w	r2, r2, #32
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	f002 021f 	and.w	r2, r2, #31
 800388a:	2101      	movs	r1, #1
 800388c:	fa01 f202 	lsl.w	r2, r1, r2
 8003890:	4013      	ands	r3, r2
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1b4      	bne.n	8003800 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003896:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800389a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0308 	and.w	r3, r3, #8
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 8119 	beq.w	8003ade <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f000 8082 	beq.w	80039c2 <HAL_RCC_OscConfig+0x71a>
 80038be:	2301      	movs	r3, #1
 80038c0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c8:	fa93 f3a3 	rbit	r3, r3
 80038cc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80038d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038d4:	fab3 f383 	clz	r3, r3
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	461a      	mov	r2, r3
 80038dc:	4b06      	ldr	r3, [pc, #24]	@ (80038f8 <HAL_RCC_OscConfig+0x650>)
 80038de:	4413      	add	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	461a      	mov	r2, r3
 80038e4:	2301      	movs	r3, #1
 80038e6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e8:	f7fe fafc 	bl	8001ee4 <HAL_GetTick>
 80038ec:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f0:	e00f      	b.n	8003912 <HAL_RCC_OscConfig+0x66a>
 80038f2:	bf00      	nop
 80038f4:	40021000 	.word	0x40021000
 80038f8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038fc:	f7fe faf2 	bl	8001ee4 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d902      	bls.n	8003912 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	f000 bce8 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>
 8003912:	2302      	movs	r3, #2
 8003914:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003918:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800391c:	fa93 f2a3 	rbit	r2, r3
 8003920:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003924:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003928:	601a      	str	r2, [r3, #0]
 800392a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800392e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003932:	2202      	movs	r2, #2
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800393a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	fa93 f2a3 	rbit	r2, r3
 8003944:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003948:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800394c:	601a      	str	r2, [r3, #0]
 800394e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003952:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003956:	2202      	movs	r2, #2
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800395e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	fa93 f2a3 	rbit	r2, r3
 8003968:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800396c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003970:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003972:	4bb0      	ldr	r3, [pc, #704]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003974:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003976:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800397a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800397e:	2102      	movs	r1, #2
 8003980:	6019      	str	r1, [r3, #0]
 8003982:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003986:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	fa93 f1a3 	rbit	r1, r3
 8003990:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003994:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003998:	6019      	str	r1, [r3, #0]
  return result;
 800399a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800399e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	fab3 f383 	clz	r3, r3
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	f003 031f 	and.w	r3, r3, #31
 80039b4:	2101      	movs	r1, #1
 80039b6:	fa01 f303 	lsl.w	r3, r1, r3
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d09d      	beq.n	80038fc <HAL_RCC_OscConfig+0x654>
 80039c0:	e08d      	b.n	8003ade <HAL_RCC_OscConfig+0x836>
 80039c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039c6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80039ca:	2201      	movs	r2, #1
 80039cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039d2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	fa93 f2a3 	rbit	r2, r3
 80039dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039e0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80039e4:	601a      	str	r2, [r3, #0]
  return result;
 80039e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039ea:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80039ee:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039f0:	fab3 f383 	clz	r3, r3
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	461a      	mov	r2, r3
 80039f8:	4b8f      	ldr	r3, [pc, #572]	@ (8003c38 <HAL_RCC_OscConfig+0x990>)
 80039fa:	4413      	add	r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	461a      	mov	r2, r3
 8003a00:	2300      	movs	r3, #0
 8003a02:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a04:	f7fe fa6e 	bl	8001ee4 <HAL_GetTick>
 8003a08:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a0c:	e00a      	b.n	8003a24 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a0e:	f7fe fa69 	bl	8001ee4 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d902      	bls.n	8003a24 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	f000 bc5f 	b.w	80042e2 <HAL_RCC_OscConfig+0x103a>
 8003a24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a28:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a34:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	fa93 f2a3 	rbit	r2, r3
 8003a3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a42:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003a46:	601a      	str	r2, [r3, #0]
 8003a48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a4c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003a50:	2202      	movs	r2, #2
 8003a52:	601a      	str	r2, [r3, #0]
 8003a54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a58:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	fa93 f2a3 	rbit	r2, r3
 8003a62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a66:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a70:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003a74:	2202      	movs	r2, #2
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a7c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	fa93 f2a3 	rbit	r2, r3
 8003a86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a8a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003a8e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a90:	4b68      	ldr	r3, [pc, #416]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003a92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a98:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003a9c:	2102      	movs	r1, #2
 8003a9e:	6019      	str	r1, [r3, #0]
 8003aa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aa4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	fa93 f1a3 	rbit	r1, r3
 8003aae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ab2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003ab6:	6019      	str	r1, [r3, #0]
  return result;
 8003ab8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003abc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	fab3 f383 	clz	r3, r3
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	f003 031f 	and.w	r3, r3, #31
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d197      	bne.n	8003a0e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ade:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ae2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0304 	and.w	r3, r3, #4
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 819c 	beq.w	8003e2c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003af4:	2300      	movs	r3, #0
 8003af6:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003afa:	4b4e      	ldr	r3, [pc, #312]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d116      	bne.n	8003b34 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b06:	4b4b      	ldr	r3, [pc, #300]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003b0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b10:	61d3      	str	r3, [r2, #28]
 8003b12:	4b48      	ldr	r3, [pc, #288]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003b1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b2c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b34:	4b41      	ldr	r3, [pc, #260]	@ (8003c3c <HAL_RCC_OscConfig+0x994>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d11a      	bne.n	8003b76 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b40:	4b3e      	ldr	r3, [pc, #248]	@ (8003c3c <HAL_RCC_OscConfig+0x994>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a3d      	ldr	r2, [pc, #244]	@ (8003c3c <HAL_RCC_OscConfig+0x994>)
 8003b46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b4a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b4c:	f7fe f9ca 	bl	8001ee4 <HAL_GetTick>
 8003b50:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b54:	e009      	b.n	8003b6a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b56:	f7fe f9c5 	bl	8001ee4 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b64      	cmp	r3, #100	@ 0x64
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e3bb      	b.n	80042e2 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b6a:	4b34      	ldr	r3, [pc, #208]	@ (8003c3c <HAL_RCC_OscConfig+0x994>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d0ef      	beq.n	8003b56 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d106      	bne.n	8003b94 <HAL_RCC_OscConfig+0x8ec>
 8003b86:	4b2b      	ldr	r3, [pc, #172]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	4a2a      	ldr	r2, [pc, #168]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003b8c:	f043 0301 	orr.w	r3, r3, #1
 8003b90:	6213      	str	r3, [r2, #32]
 8003b92:	e035      	b.n	8003c00 <HAL_RCC_OscConfig+0x958>
 8003b94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d10c      	bne.n	8003bbe <HAL_RCC_OscConfig+0x916>
 8003ba4:	4b23      	ldr	r3, [pc, #140]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	4a22      	ldr	r2, [pc, #136]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003baa:	f023 0301 	bic.w	r3, r3, #1
 8003bae:	6213      	str	r3, [r2, #32]
 8003bb0:	4b20      	ldr	r3, [pc, #128]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bb6:	f023 0304 	bic.w	r3, r3, #4
 8003bba:	6213      	str	r3, [r2, #32]
 8003bbc:	e020      	b.n	8003c00 <HAL_RCC_OscConfig+0x958>
 8003bbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bc2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b05      	cmp	r3, #5
 8003bcc:	d10c      	bne.n	8003be8 <HAL_RCC_OscConfig+0x940>
 8003bce:	4b19      	ldr	r3, [pc, #100]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	4a18      	ldr	r2, [pc, #96]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bd4:	f043 0304 	orr.w	r3, r3, #4
 8003bd8:	6213      	str	r3, [r2, #32]
 8003bda:	4b16      	ldr	r3, [pc, #88]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bdc:	6a1b      	ldr	r3, [r3, #32]
 8003bde:	4a15      	ldr	r2, [pc, #84]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003be0:	f043 0301 	orr.w	r3, r3, #1
 8003be4:	6213      	str	r3, [r2, #32]
 8003be6:	e00b      	b.n	8003c00 <HAL_RCC_OscConfig+0x958>
 8003be8:	4b12      	ldr	r3, [pc, #72]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	4a11      	ldr	r2, [pc, #68]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bee:	f023 0301 	bic.w	r3, r3, #1
 8003bf2:	6213      	str	r3, [r2, #32]
 8003bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8003c34 <HAL_RCC_OscConfig+0x98c>)
 8003bfa:	f023 0304 	bic.w	r3, r3, #4
 8003bfe:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c04:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 8085 	beq.w	8003d1c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c12:	f7fe f967 	bl	8001ee4 <HAL_GetTick>
 8003c16:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1a:	e011      	b.n	8003c40 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c1c:	f7fe f962 	bl	8001ee4 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d907      	bls.n	8003c40 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e356      	b.n	80042e2 <HAL_RCC_OscConfig+0x103a>
 8003c34:	40021000 	.word	0x40021000
 8003c38:	10908120 	.word	0x10908120
 8003c3c:	40007000 	.word	0x40007000
 8003c40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c44:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003c48:	2202      	movs	r2, #2
 8003c4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c50:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	fa93 f2a3 	rbit	r2, r3
 8003c5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c5e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003c62:	601a      	str	r2, [r3, #0]
 8003c64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c68:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c74:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	fa93 f2a3 	rbit	r2, r3
 8003c7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c82:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003c86:	601a      	str	r2, [r3, #0]
  return result;
 8003c88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c8c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003c90:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c92:	fab3 f383 	clz	r3, r3
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d102      	bne.n	8003ca8 <HAL_RCC_OscConfig+0xa00>
 8003ca2:	4b98      	ldr	r3, [pc, #608]	@ (8003f04 <HAL_RCC_OscConfig+0xc5c>)
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	e013      	b.n	8003cd0 <HAL_RCC_OscConfig+0xa28>
 8003ca8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cac:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cb8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	fa93 f2a3 	rbit	r2, r3
 8003cc2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cc6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	4b8d      	ldr	r3, [pc, #564]	@ (8003f04 <HAL_RCC_OscConfig+0xc5c>)
 8003cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cd4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003cd8:	2102      	movs	r1, #2
 8003cda:	6011      	str	r1, [r2, #0]
 8003cdc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003ce0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003ce4:	6812      	ldr	r2, [r2, #0]
 8003ce6:	fa92 f1a2 	rbit	r1, r2
 8003cea:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cee:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003cf2:	6011      	str	r1, [r2, #0]
  return result;
 8003cf4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cf8:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003cfc:	6812      	ldr	r2, [r2, #0]
 8003cfe:	fab2 f282 	clz	r2, r2
 8003d02:	b2d2      	uxtb	r2, r2
 8003d04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d08:	b2d2      	uxtb	r2, r2
 8003d0a:	f002 021f 	and.w	r2, r2, #31
 8003d0e:	2101      	movs	r1, #1
 8003d10:	fa01 f202 	lsl.w	r2, r1, r2
 8003d14:	4013      	ands	r3, r2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d080      	beq.n	8003c1c <HAL_RCC_OscConfig+0x974>
 8003d1a:	e07d      	b.n	8003e18 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d1c:	f7fe f8e2 	bl	8001ee4 <HAL_GetTick>
 8003d20:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d24:	e00b      	b.n	8003d3e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d26:	f7fe f8dd 	bl	8001ee4 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e2d1      	b.n	80042e2 <HAL_RCC_OscConfig+0x103a>
 8003d3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d42:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003d46:	2202      	movs	r2, #2
 8003d48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d4e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	fa93 f2a3 	rbit	r2, r3
 8003d58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d5c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d66:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d72:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	fa93 f2a3 	rbit	r2, r3
 8003d7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d80:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003d84:	601a      	str	r2, [r3, #0]
  return result;
 8003d86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d8a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003d8e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d90:	fab3 f383 	clz	r3, r3
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d102      	bne.n	8003da6 <HAL_RCC_OscConfig+0xafe>
 8003da0:	4b58      	ldr	r3, [pc, #352]	@ (8003f04 <HAL_RCC_OscConfig+0xc5c>)
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	e013      	b.n	8003dce <HAL_RCC_OscConfig+0xb26>
 8003da6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003daa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003dae:	2202      	movs	r2, #2
 8003db0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003db6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	fa93 f2a3 	rbit	r2, r3
 8003dc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dc4:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8003dc8:	601a      	str	r2, [r3, #0]
 8003dca:	4b4e      	ldr	r3, [pc, #312]	@ (8003f04 <HAL_RCC_OscConfig+0xc5c>)
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dce:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003dd2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003dd6:	2102      	movs	r1, #2
 8003dd8:	6011      	str	r1, [r2, #0]
 8003dda:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003dde:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003de2:	6812      	ldr	r2, [r2, #0]
 8003de4:	fa92 f1a2 	rbit	r1, r2
 8003de8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003dec:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003df0:	6011      	str	r1, [r2, #0]
  return result;
 8003df2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003df6:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003dfa:	6812      	ldr	r2, [r2, #0]
 8003dfc:	fab2 f282 	clz	r2, r2
 8003e00:	b2d2      	uxtb	r2, r2
 8003e02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e06:	b2d2      	uxtb	r2, r2
 8003e08:	f002 021f 	and.w	r2, r2, #31
 8003e0c:	2101      	movs	r1, #1
 8003e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e12:	4013      	ands	r3, r2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d186      	bne.n	8003d26 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e18:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d105      	bne.n	8003e2c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e20:	4b38      	ldr	r3, [pc, #224]	@ (8003f04 <HAL_RCC_OscConfig+0xc5c>)
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	4a37      	ldr	r2, [pc, #220]	@ (8003f04 <HAL_RCC_OscConfig+0xc5c>)
 8003e26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e2a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e30:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 8251 	beq.w	80042e0 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e3e:	4b31      	ldr	r3, [pc, #196]	@ (8003f04 <HAL_RCC_OscConfig+0xc5c>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f003 030c 	and.w	r3, r3, #12
 8003e46:	2b08      	cmp	r3, #8
 8003e48:	f000 820f 	beq.w	800426a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e50:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	f040 8165 	bne.w	8004128 <HAL_RCC_OscConfig+0xe80>
 8003e5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e62:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003e66:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e70:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	fa93 f2a3 	rbit	r2, r3
 8003e7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e7e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003e82:	601a      	str	r2, [r3, #0]
  return result;
 8003e84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e88:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003e8c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e8e:	fab3 f383 	clz	r3, r3
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003e98:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7fe f81e 	bl	8001ee4 <HAL_GetTick>
 8003ea8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eac:	e009      	b.n	8003ec2 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eae:	f7fe f819 	bl	8001ee4 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e20f      	b.n	80042e2 <HAL_RCC_OscConfig+0x103a>
 8003ec2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ec6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003eca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ece:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ed4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	fa93 f2a3 	rbit	r2, r3
 8003ede:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ee2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003ee6:	601a      	str	r2, [r3, #0]
  return result;
 8003ee8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eec:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003ef0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ef2:	fab3 f383 	clz	r3, r3
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b3f      	cmp	r3, #63	@ 0x3f
 8003efa:	d805      	bhi.n	8003f08 <HAL_RCC_OscConfig+0xc60>
 8003efc:	4b01      	ldr	r3, [pc, #4]	@ (8003f04 <HAL_RCC_OscConfig+0xc5c>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	e02a      	b.n	8003f58 <HAL_RCC_OscConfig+0xcb0>
 8003f02:	bf00      	nop
 8003f04:	40021000 	.word	0x40021000
 8003f08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f0c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003f10:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f1a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	fa93 f2a3 	rbit	r2, r3
 8003f24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f28:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f32:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003f36:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f40:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	fa93 f2a3 	rbit	r2, r3
 8003f4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f4e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	4bca      	ldr	r3, [pc, #808]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003f5c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003f60:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003f64:	6011      	str	r1, [r2, #0]
 8003f66:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003f6a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003f6e:	6812      	ldr	r2, [r2, #0]
 8003f70:	fa92 f1a2 	rbit	r1, r2
 8003f74:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003f78:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003f7c:	6011      	str	r1, [r2, #0]
  return result;
 8003f7e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003f82:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003f86:	6812      	ldr	r2, [r2, #0]
 8003f88:	fab2 f282 	clz	r2, r2
 8003f8c:	b2d2      	uxtb	r2, r2
 8003f8e:	f042 0220 	orr.w	r2, r2, #32
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	f002 021f 	and.w	r2, r2, #31
 8003f98:	2101      	movs	r1, #1
 8003f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d184      	bne.n	8003eae <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fa4:	4bb6      	ldr	r3, [pc, #728]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 8003fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa8:	f023 020f 	bic.w	r2, r3, #15
 8003fac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fb0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	49b1      	ldr	r1, [pc, #708]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8003fbe:	4bb0      	ldr	r3, [pc, #704]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8003fc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6a19      	ldr	r1, [r3, #32]
 8003fd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	430b      	orrs	r3, r1
 8003fe0:	49a7      	ldr	r1, [pc, #668]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	604b      	str	r3, [r1, #4]
 8003fe6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fea:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003fee:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003ff2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ff8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	fa93 f2a3 	rbit	r2, r3
 8004002:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004006:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800400a:	601a      	str	r2, [r3, #0]
  return result;
 800400c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004010:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004014:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004016:	fab3 f383 	clz	r3, r3
 800401a:	b2db      	uxtb	r3, r3
 800401c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004020:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	461a      	mov	r2, r3
 8004028:	2301      	movs	r3, #1
 800402a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7fd ff5a 	bl	8001ee4 <HAL_GetTick>
 8004030:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004034:	e009      	b.n	800404a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004036:	f7fd ff55 	bl	8001ee4 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e14b      	b.n	80042e2 <HAL_RCC_OscConfig+0x103a>
 800404a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800404e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004052:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004056:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004058:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800405c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	fa93 f2a3 	rbit	r2, r3
 8004066:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800406a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800406e:	601a      	str	r2, [r3, #0]
  return result;
 8004070:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004074:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004078:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800407a:	fab3 f383 	clz	r3, r3
 800407e:	b2db      	uxtb	r3, r3
 8004080:	2b3f      	cmp	r3, #63	@ 0x3f
 8004082:	d802      	bhi.n	800408a <HAL_RCC_OscConfig+0xde2>
 8004084:	4b7e      	ldr	r3, [pc, #504]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	e027      	b.n	80040da <HAL_RCC_OscConfig+0xe32>
 800408a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800408e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004092:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004096:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004098:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800409c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	fa93 f2a3 	rbit	r2, r3
 80040a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040aa:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80040ae:	601a      	str	r2, [r3, #0]
 80040b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040b4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80040b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80040bc:	601a      	str	r2, [r3, #0]
 80040be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040c2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	fa93 f2a3 	rbit	r2, r3
 80040cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040d0:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	4b6a      	ldr	r3, [pc, #424]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 80040d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040da:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80040de:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80040e2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80040e6:	6011      	str	r1, [r2, #0]
 80040e8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80040ec:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80040f0:	6812      	ldr	r2, [r2, #0]
 80040f2:	fa92 f1a2 	rbit	r1, r2
 80040f6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80040fa:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80040fe:	6011      	str	r1, [r2, #0]
  return result;
 8004100:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004104:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004108:	6812      	ldr	r2, [r2, #0]
 800410a:	fab2 f282 	clz	r2, r2
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	f042 0220 	orr.w	r2, r2, #32
 8004114:	b2d2      	uxtb	r2, r2
 8004116:	f002 021f 	and.w	r2, r2, #31
 800411a:	2101      	movs	r1, #1
 800411c:	fa01 f202 	lsl.w	r2, r1, r2
 8004120:	4013      	ands	r3, r2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d087      	beq.n	8004036 <HAL_RCC_OscConfig+0xd8e>
 8004126:	e0db      	b.n	80042e0 <HAL_RCC_OscConfig+0x1038>
 8004128:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800412c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004130:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004134:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004136:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800413a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	fa93 f2a3 	rbit	r2, r3
 8004144:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004148:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800414c:	601a      	str	r2, [r3, #0]
  return result;
 800414e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004152:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004156:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004158:	fab3 f383 	clz	r3, r3
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004162:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	461a      	mov	r2, r3
 800416a:	2300      	movs	r3, #0
 800416c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416e:	f7fd feb9 	bl	8001ee4 <HAL_GetTick>
 8004172:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004176:	e009      	b.n	800418c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004178:	f7fd feb4 	bl	8001ee4 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e0aa      	b.n	80042e2 <HAL_RCC_OscConfig+0x103a>
 800418c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004190:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004194:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004198:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800419e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	fa93 f2a3 	rbit	r2, r3
 80041a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041ac:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80041b0:	601a      	str	r2, [r3, #0]
  return result;
 80041b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041b6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80041ba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041bc:	fab3 f383 	clz	r3, r3
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80041c4:	d802      	bhi.n	80041cc <HAL_RCC_OscConfig+0xf24>
 80041c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	e027      	b.n	800421c <HAL_RCC_OscConfig+0xf74>
 80041cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041d0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80041d4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041de:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	fa93 f2a3 	rbit	r2, r3
 80041e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041ec:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041f6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80041fa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004204:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	fa93 f2a3 	rbit	r2, r3
 800420e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004212:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	4b19      	ldr	r3, [pc, #100]	@ (8004280 <HAL_RCC_OscConfig+0xfd8>)
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004220:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004224:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004228:	6011      	str	r1, [r2, #0]
 800422a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800422e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	fa92 f1a2 	rbit	r1, r2
 8004238:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800423c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004240:	6011      	str	r1, [r2, #0]
  return result;
 8004242:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004246:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	fab2 f282 	clz	r2, r2
 8004250:	b2d2      	uxtb	r2, r2
 8004252:	f042 0220 	orr.w	r2, r2, #32
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	f002 021f 	and.w	r2, r2, #31
 800425c:	2101      	movs	r1, #1
 800425e:	fa01 f202 	lsl.w	r2, r1, r2
 8004262:	4013      	ands	r3, r2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d187      	bne.n	8004178 <HAL_RCC_OscConfig+0xed0>
 8004268:	e03a      	b.n	80042e0 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800426a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800426e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d104      	bne.n	8004284 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e031      	b.n	80042e2 <HAL_RCC_OscConfig+0x103a>
 800427e:	bf00      	nop
 8004280:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004284:	4b19      	ldr	r3, [pc, #100]	@ (80042ec <HAL_RCC_OscConfig+0x1044>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800428c:	4b17      	ldr	r3, [pc, #92]	@ (80042ec <HAL_RCC_OscConfig+0x1044>)
 800428e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004290:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004294:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004298:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 800429c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d117      	bne.n	80042dc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80042ac:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80042b0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80042b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d10b      	bne.n	80042dc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80042c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80042c8:	f003 020f 	and.w	r2, r3, #15
 80042cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80042d8:	429a      	cmp	r2, r3
 80042da:	d001      	beq.n	80042e0 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e000      	b.n	80042e2 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	40021000 	.word	0x40021000

080042f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b09e      	sub	sp, #120	@ 0x78
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e154      	b.n	80045b2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004308:	4b89      	ldr	r3, [pc, #548]	@ (8004530 <HAL_RCC_ClockConfig+0x240>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	429a      	cmp	r2, r3
 8004314:	d910      	bls.n	8004338 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004316:	4b86      	ldr	r3, [pc, #536]	@ (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f023 0207 	bic.w	r2, r3, #7
 800431e:	4984      	ldr	r1, [pc, #528]	@ (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	4313      	orrs	r3, r2
 8004324:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004326:	4b82      	ldr	r3, [pc, #520]	@ (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	429a      	cmp	r2, r3
 8004332:	d001      	beq.n	8004338 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e13c      	b.n	80045b2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d008      	beq.n	8004356 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004344:	4b7b      	ldr	r3, [pc, #492]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	4978      	ldr	r1, [pc, #480]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004352:	4313      	orrs	r3, r2
 8004354:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	f000 80cd 	beq.w	80044fe <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b01      	cmp	r3, #1
 800436a:	d137      	bne.n	80043dc <HAL_RCC_ClockConfig+0xec>
 800436c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004370:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004374:	fa93 f3a3 	rbit	r3, r3
 8004378:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800437a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800437c:	fab3 f383 	clz	r3, r3
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b3f      	cmp	r3, #63	@ 0x3f
 8004384:	d802      	bhi.n	800438c <HAL_RCC_ClockConfig+0x9c>
 8004386:	4b6b      	ldr	r3, [pc, #428]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	e00f      	b.n	80043ac <HAL_RCC_ClockConfig+0xbc>
 800438c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004390:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004392:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004394:	fa93 f3a3 	rbit	r3, r3
 8004398:	667b      	str	r3, [r7, #100]	@ 0x64
 800439a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800439e:	663b      	str	r3, [r7, #96]	@ 0x60
 80043a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043a2:	fa93 f3a3 	rbit	r3, r3
 80043a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043a8:	4b62      	ldr	r3, [pc, #392]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 80043aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80043b0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80043b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043b4:	fa92 f2a2 	rbit	r2, r2
 80043b8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80043ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80043bc:	fab2 f282 	clz	r2, r2
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	f042 0220 	orr.w	r2, r2, #32
 80043c6:	b2d2      	uxtb	r2, r2
 80043c8:	f002 021f 	and.w	r2, r2, #31
 80043cc:	2101      	movs	r1, #1
 80043ce:	fa01 f202 	lsl.w	r2, r1, r2
 80043d2:	4013      	ands	r3, r2
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d171      	bne.n	80044bc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e0ea      	b.n	80045b2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d137      	bne.n	8004454 <HAL_RCC_ClockConfig+0x164>
 80043e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043e8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043ec:	fa93 f3a3 	rbit	r3, r3
 80043f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80043f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043f4:	fab3 f383 	clz	r3, r3
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80043fc:	d802      	bhi.n	8004404 <HAL_RCC_ClockConfig+0x114>
 80043fe:	4b4d      	ldr	r3, [pc, #308]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	e00f      	b.n	8004424 <HAL_RCC_ClockConfig+0x134>
 8004404:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004408:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800440c:	fa93 f3a3 	rbit	r3, r3
 8004410:	647b      	str	r3, [r7, #68]	@ 0x44
 8004412:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004416:	643b      	str	r3, [r7, #64]	@ 0x40
 8004418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800441a:	fa93 f3a3 	rbit	r3, r3
 800441e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004420:	4b44      	ldr	r3, [pc, #272]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 8004422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004424:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004428:	63ba      	str	r2, [r7, #56]	@ 0x38
 800442a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800442c:	fa92 f2a2 	rbit	r2, r2
 8004430:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004432:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004434:	fab2 f282 	clz	r2, r2
 8004438:	b2d2      	uxtb	r2, r2
 800443a:	f042 0220 	orr.w	r2, r2, #32
 800443e:	b2d2      	uxtb	r2, r2
 8004440:	f002 021f 	and.w	r2, r2, #31
 8004444:	2101      	movs	r1, #1
 8004446:	fa01 f202 	lsl.w	r2, r1, r2
 800444a:	4013      	ands	r3, r2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d135      	bne.n	80044bc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e0ae      	b.n	80045b2 <HAL_RCC_ClockConfig+0x2c2>
 8004454:	2302      	movs	r3, #2
 8004456:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445a:	fa93 f3a3 	rbit	r3, r3
 800445e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004462:	fab3 f383 	clz	r3, r3
 8004466:	b2db      	uxtb	r3, r3
 8004468:	2b3f      	cmp	r3, #63	@ 0x3f
 800446a:	d802      	bhi.n	8004472 <HAL_RCC_ClockConfig+0x182>
 800446c:	4b31      	ldr	r3, [pc, #196]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	e00d      	b.n	800448e <HAL_RCC_ClockConfig+0x19e>
 8004472:	2302      	movs	r3, #2
 8004474:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	fa93 f3a3 	rbit	r3, r3
 800447c:	627b      	str	r3, [r7, #36]	@ 0x24
 800447e:	2302      	movs	r3, #2
 8004480:	623b      	str	r3, [r7, #32]
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	fa93 f3a3 	rbit	r3, r3
 8004488:	61fb      	str	r3, [r7, #28]
 800448a:	4b2a      	ldr	r3, [pc, #168]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 800448c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448e:	2202      	movs	r2, #2
 8004490:	61ba      	str	r2, [r7, #24]
 8004492:	69ba      	ldr	r2, [r7, #24]
 8004494:	fa92 f2a2 	rbit	r2, r2
 8004498:	617a      	str	r2, [r7, #20]
  return result;
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	fab2 f282 	clz	r2, r2
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	f042 0220 	orr.w	r2, r2, #32
 80044a6:	b2d2      	uxtb	r2, r2
 80044a8:	f002 021f 	and.w	r2, r2, #31
 80044ac:	2101      	movs	r1, #1
 80044ae:	fa01 f202 	lsl.w	r2, r1, r2
 80044b2:	4013      	ands	r3, r2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d101      	bne.n	80044bc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e07a      	b.n	80045b2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f023 0203 	bic.w	r2, r3, #3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	491a      	ldr	r1, [pc, #104]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044ce:	f7fd fd09 	bl	8001ee4 <HAL_GetTick>
 80044d2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044d4:	e00a      	b.n	80044ec <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044d6:	f7fd fd05 	bl	8001ee4 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d901      	bls.n	80044ec <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e062      	b.n	80045b2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ec:	4b11      	ldr	r3, [pc, #68]	@ (8004534 <HAL_RCC_ClockConfig+0x244>)
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f003 020c 	and.w	r2, r3, #12
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d1eb      	bne.n	80044d6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	429a      	cmp	r2, r3
 800450a:	d215      	bcs.n	8004538 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800450c:	4b08      	ldr	r3, [pc, #32]	@ (8004530 <HAL_RCC_ClockConfig+0x240>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f023 0207 	bic.w	r2, r3, #7
 8004514:	4906      	ldr	r1, [pc, #24]	@ (8004530 <HAL_RCC_ClockConfig+0x240>)
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	4313      	orrs	r3, r2
 800451a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800451c:	4b04      	ldr	r3, [pc, #16]	@ (8004530 <HAL_RCC_ClockConfig+0x240>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0307 	and.w	r3, r3, #7
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d006      	beq.n	8004538 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e041      	b.n	80045b2 <HAL_RCC_ClockConfig+0x2c2>
 800452e:	bf00      	nop
 8004530:	40022000 	.word	0x40022000
 8004534:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	2b00      	cmp	r3, #0
 8004542:	d008      	beq.n	8004556 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004544:	4b1d      	ldr	r3, [pc, #116]	@ (80045bc <HAL_RCC_ClockConfig+0x2cc>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	491a      	ldr	r1, [pc, #104]	@ (80045bc <HAL_RCC_ClockConfig+0x2cc>)
 8004552:	4313      	orrs	r3, r2
 8004554:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0308 	and.w	r3, r3, #8
 800455e:	2b00      	cmp	r3, #0
 8004560:	d009      	beq.n	8004576 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004562:	4b16      	ldr	r3, [pc, #88]	@ (80045bc <HAL_RCC_ClockConfig+0x2cc>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	4912      	ldr	r1, [pc, #72]	@ (80045bc <HAL_RCC_ClockConfig+0x2cc>)
 8004572:	4313      	orrs	r3, r2
 8004574:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004576:	f000 f829 	bl	80045cc <HAL_RCC_GetSysClockFreq>
 800457a:	4601      	mov	r1, r0
 800457c:	4b0f      	ldr	r3, [pc, #60]	@ (80045bc <HAL_RCC_ClockConfig+0x2cc>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004584:	22f0      	movs	r2, #240	@ 0xf0
 8004586:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	fa92 f2a2 	rbit	r2, r2
 800458e:	60fa      	str	r2, [r7, #12]
  return result;
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	fab2 f282 	clz	r2, r2
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	40d3      	lsrs	r3, r2
 800459a:	4a09      	ldr	r2, [pc, #36]	@ (80045c0 <HAL_RCC_ClockConfig+0x2d0>)
 800459c:	5cd3      	ldrb	r3, [r2, r3]
 800459e:	fa21 f303 	lsr.w	r3, r1, r3
 80045a2:	4a08      	ldr	r2, [pc, #32]	@ (80045c4 <HAL_RCC_ClockConfig+0x2d4>)
 80045a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80045a6:	4b08      	ldr	r3, [pc, #32]	@ (80045c8 <HAL_RCC_ClockConfig+0x2d8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7fd fc56 	bl	8001e5c <HAL_InitTick>
  
  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3778      	adds	r7, #120	@ 0x78
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	40021000 	.word	0x40021000
 80045c0:	0800a6f0 	.word	0x0800a6f0
 80045c4:	20000008 	.word	0x20000008
 80045c8:	2000000c 	.word	0x2000000c

080045cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b087      	sub	sp, #28
 80045d0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	60fb      	str	r3, [r7, #12]
 80045d6:	2300      	movs	r3, #0
 80045d8:	60bb      	str	r3, [r7, #8]
 80045da:	2300      	movs	r3, #0
 80045dc:	617b      	str	r3, [r7, #20]
 80045de:	2300      	movs	r3, #0
 80045e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80045e2:	2300      	movs	r3, #0
 80045e4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80045e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004664 <HAL_RCC_GetSysClockFreq+0x98>)
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f003 030c 	and.w	r3, r3, #12
 80045f2:	2b04      	cmp	r3, #4
 80045f4:	d002      	beq.n	80045fc <HAL_RCC_GetSysClockFreq+0x30>
 80045f6:	2b08      	cmp	r3, #8
 80045f8:	d003      	beq.n	8004602 <HAL_RCC_GetSysClockFreq+0x36>
 80045fa:	e029      	b.n	8004650 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x9c>)
 80045fe:	613b      	str	r3, [r7, #16]
      break;
 8004600:	e029      	b.n	8004656 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	0c9b      	lsrs	r3, r3, #18
 8004606:	f003 030f 	and.w	r3, r3, #15
 800460a:	4a18      	ldr	r2, [pc, #96]	@ (800466c <HAL_RCC_GetSysClockFreq+0xa0>)
 800460c:	5cd3      	ldrb	r3, [r2, r3]
 800460e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004610:	4b14      	ldr	r3, [pc, #80]	@ (8004664 <HAL_RCC_GetSysClockFreq+0x98>)
 8004612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004614:	f003 030f 	and.w	r3, r3, #15
 8004618:	4a15      	ldr	r2, [pc, #84]	@ (8004670 <HAL_RCC_GetSysClockFreq+0xa4>)
 800461a:	5cd3      	ldrb	r3, [r2, r3]
 800461c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d008      	beq.n	800463a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004628:	4a0f      	ldr	r2, [pc, #60]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x9c>)
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	e007      	b.n	800464a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800463a:	4a0b      	ldr	r2, [pc, #44]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x9c>)
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	fb02 f303 	mul.w	r3, r2, r3
 8004648:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	613b      	str	r3, [r7, #16]
      break;
 800464e:	e002      	b.n	8004656 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004650:	4b05      	ldr	r3, [pc, #20]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004652:	613b      	str	r3, [r7, #16]
      break;
 8004654:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004656:	693b      	ldr	r3, [r7, #16]
}
 8004658:	4618      	mov	r0, r3
 800465a:	371c      	adds	r7, #28
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	40021000 	.word	0x40021000
 8004668:	007a1200 	.word	0x007a1200
 800466c:	0800a708 	.word	0x0800a708
 8004670:	0800a718 	.word	0x0800a718

08004674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004674:	b480      	push	{r7}
 8004676:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004678:	4b03      	ldr	r3, [pc, #12]	@ (8004688 <HAL_RCC_GetHCLKFreq+0x14>)
 800467a:	681b      	ldr	r3, [r3, #0]
}
 800467c:	4618      	mov	r0, r3
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	20000008 	.word	0x20000008

0800468c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004692:	f7ff ffef 	bl	8004674 <HAL_RCC_GetHCLKFreq>
 8004696:	4601      	mov	r1, r0
 8004698:	4b0b      	ldr	r3, [pc, #44]	@ (80046c8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80046a0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80046a4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	fa92 f2a2 	rbit	r2, r2
 80046ac:	603a      	str	r2, [r7, #0]
  return result;
 80046ae:	683a      	ldr	r2, [r7, #0]
 80046b0:	fab2 f282 	clz	r2, r2
 80046b4:	b2d2      	uxtb	r2, r2
 80046b6:	40d3      	lsrs	r3, r2
 80046b8:	4a04      	ldr	r2, [pc, #16]	@ (80046cc <HAL_RCC_GetPCLK1Freq+0x40>)
 80046ba:	5cd3      	ldrb	r3, [r2, r3]
 80046bc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40021000 	.word	0x40021000
 80046cc:	0800a700 	.word	0x0800a700

080046d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80046d6:	f7ff ffcd 	bl	8004674 <HAL_RCC_GetHCLKFreq>
 80046da:	4601      	mov	r1, r0
 80046dc:	4b0b      	ldr	r3, [pc, #44]	@ (800470c <HAL_RCC_GetPCLK2Freq+0x3c>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80046e4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80046e8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	fa92 f2a2 	rbit	r2, r2
 80046f0:	603a      	str	r2, [r7, #0]
  return result;
 80046f2:	683a      	ldr	r2, [r7, #0]
 80046f4:	fab2 f282 	clz	r2, r2
 80046f8:	b2d2      	uxtb	r2, r2
 80046fa:	40d3      	lsrs	r3, r2
 80046fc:	4a04      	ldr	r2, [pc, #16]	@ (8004710 <HAL_RCC_GetPCLK2Freq+0x40>)
 80046fe:	5cd3      	ldrb	r3, [r2, r3]
 8004700:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004704:	4618      	mov	r0, r3
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	40021000 	.word	0x40021000
 8004710:	0800a700 	.word	0x0800a700

08004714 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b092      	sub	sp, #72	@ 0x48
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004724:	2300      	movs	r3, #0
 8004726:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004732:	2b00      	cmp	r3, #0
 8004734:	f000 80d2 	beq.w	80048dc <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004738:	4b4d      	ldr	r3, [pc, #308]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800473a:	69db      	ldr	r3, [r3, #28]
 800473c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10e      	bne.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004744:	4b4a      	ldr	r3, [pc, #296]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004746:	69db      	ldr	r3, [r3, #28]
 8004748:	4a49      	ldr	r2, [pc, #292]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800474a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800474e:	61d3      	str	r3, [r2, #28]
 8004750:	4b47      	ldr	r3, [pc, #284]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004758:	60bb      	str	r3, [r7, #8]
 800475a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800475c:	2301      	movs	r3, #1
 800475e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004762:	4b44      	ldr	r3, [pc, #272]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800476a:	2b00      	cmp	r3, #0
 800476c:	d118      	bne.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800476e:	4b41      	ldr	r3, [pc, #260]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a40      	ldr	r2, [pc, #256]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004778:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800477a:	f7fd fbb3 	bl	8001ee4 <HAL_GetTick>
 800477e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004780:	e008      	b.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004782:	f7fd fbaf 	bl	8001ee4 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	2b64      	cmp	r3, #100	@ 0x64
 800478e:	d901      	bls.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e1d4      	b.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004794:	4b37      	ldr	r3, [pc, #220]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800479c:	2b00      	cmp	r3, #0
 800479e:	d0f0      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80047a0:	4b33      	ldr	r3, [pc, #204]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80047a2:	6a1b      	ldr	r3, [r3, #32]
 80047a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80047aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 8082 	beq.w	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80047bc:	429a      	cmp	r2, r3
 80047be:	d07a      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80047ce:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d2:	fa93 f3a3 	rbit	r3, r3
 80047d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80047d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047da:	fab3 f383 	clz	r3, r3
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	461a      	mov	r2, r3
 80047e2:	4b25      	ldr	r3, [pc, #148]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047e4:	4413      	add	r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	461a      	mov	r2, r3
 80047ea:	2301      	movs	r3, #1
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80047f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047f6:	fa93 f3a3 	rbit	r3, r3
 80047fa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80047fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047fe:	fab3 f383 	clz	r3, r3
 8004802:	b2db      	uxtb	r3, r3
 8004804:	461a      	mov	r2, r3
 8004806:	4b1c      	ldr	r3, [pc, #112]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004808:	4413      	add	r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	461a      	mov	r2, r3
 800480e:	2300      	movs	r3, #0
 8004810:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004812:	4a17      	ldr	r2, [pc, #92]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004814:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004816:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d049      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004822:	f7fd fb5f 	bl	8001ee4 <HAL_GetTick>
 8004826:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004828:	e00a      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800482a:	f7fd fb5b 	bl	8001ee4 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004838:	4293      	cmp	r3, r2
 800483a:	d901      	bls.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e17e      	b.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8004840:	2302      	movs	r3, #2
 8004842:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004846:	fa93 f3a3 	rbit	r3, r3
 800484a:	627b      	str	r3, [r7, #36]	@ 0x24
 800484c:	2302      	movs	r3, #2
 800484e:	623b      	str	r3, [r7, #32]
 8004850:	6a3b      	ldr	r3, [r7, #32]
 8004852:	fa93 f3a3 	rbit	r3, r3
 8004856:	61fb      	str	r3, [r7, #28]
  return result;
 8004858:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800485a:	fab3 f383 	clz	r3, r3
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d108      	bne.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800486a:	4b01      	ldr	r3, [pc, #4]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	e00d      	b.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004870:	40021000 	.word	0x40021000
 8004874:	40007000 	.word	0x40007000
 8004878:	10908100 	.word	0x10908100
 800487c:	2302      	movs	r3, #2
 800487e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	fa93 f3a3 	rbit	r3, r3
 8004886:	617b      	str	r3, [r7, #20]
 8004888:	4b9a      	ldr	r3, [pc, #616]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	2202      	movs	r2, #2
 800488e:	613a      	str	r2, [r7, #16]
 8004890:	693a      	ldr	r2, [r7, #16]
 8004892:	fa92 f2a2 	rbit	r2, r2
 8004896:	60fa      	str	r2, [r7, #12]
  return result;
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	fab2 f282 	clz	r2, r2
 800489e:	b2d2      	uxtb	r2, r2
 80048a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048a4:	b2d2      	uxtb	r2, r2
 80048a6:	f002 021f 	and.w	r2, r2, #31
 80048aa:	2101      	movs	r1, #1
 80048ac:	fa01 f202 	lsl.w	r2, r1, r2
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d0b9      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80048b6:	4b8f      	ldr	r3, [pc, #572]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	498c      	ldr	r1, [pc, #560]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80048c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d105      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048d0:	4b88      	ldr	r3, [pc, #544]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048d2:	69db      	ldr	r3, [r3, #28]
 80048d4:	4a87      	ldr	r2, [pc, #540]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d008      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048e8:	4b82      	ldr	r3, [pc, #520]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ec:	f023 0203 	bic.w	r2, r3, #3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	497f      	ldr	r1, [pc, #508]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	2b00      	cmp	r3, #0
 8004904:	d008      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004906:	4b7b      	ldr	r3, [pc, #492]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	4978      	ldr	r1, [pc, #480]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004914:	4313      	orrs	r3, r2
 8004916:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0304 	and.w	r3, r3, #4
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004924:	4b73      	ldr	r3, [pc, #460]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004928:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	4970      	ldr	r1, [pc, #448]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004932:	4313      	orrs	r3, r2
 8004934:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0320 	and.w	r3, r3, #32
 800493e:	2b00      	cmp	r3, #0
 8004940:	d008      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004942:	4b6c      	ldr	r3, [pc, #432]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004946:	f023 0210 	bic.w	r2, r3, #16
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	4969      	ldr	r1, [pc, #420]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004950:	4313      	orrs	r3, r2
 8004952:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d008      	beq.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004960:	4b64      	ldr	r3, [pc, #400]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800496c:	4961      	ldr	r1, [pc, #388]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800496e:	4313      	orrs	r3, r2
 8004970:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497a:	2b00      	cmp	r3, #0
 800497c:	d008      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800497e:	4b5d      	ldr	r3, [pc, #372]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004982:	f023 0220 	bic.w	r2, r3, #32
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	495a      	ldr	r1, [pc, #360]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800498c:	4313      	orrs	r3, r2
 800498e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800499c:	4b55      	ldr	r3, [pc, #340]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800499e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a8:	4952      	ldr	r1, [pc, #328]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d008      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049ba:	4b4e      	ldr	r3, [pc, #312]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	494b      	ldr	r1, [pc, #300]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0310 	and.w	r3, r3, #16
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d008      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049d8:	4b46      	ldr	r3, [pc, #280]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049dc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	4943      	ldr	r1, [pc, #268]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d008      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80049f6:	4b3f      	ldr	r3, [pc, #252]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a02:	493c      	ldr	r1, [pc, #240]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004a14:	4b37      	ldr	r3, [pc, #220]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a18:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a20:	4934      	ldr	r1, [pc, #208]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d008      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004a32:	4b30      	ldr	r3, [pc, #192]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a36:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3e:	492d      	ldr	r1, [pc, #180]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d008      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004a50:	4b28      	ldr	r3, [pc, #160]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a5c:	4925      	ldr	r1, [pc, #148]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d008      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004a6e:	4b21      	ldr	r3, [pc, #132]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a72:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7a:	491e      	ldr	r1, [pc, #120]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d008      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004a8c:	4b19      	ldr	r3, [pc, #100]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a90:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	4916      	ldr	r1, [pc, #88]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d008      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004aaa:	4b12      	ldr	r3, [pc, #72]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab6:	490f      	ldr	r1, [pc, #60]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d008      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004acc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad4:	4907      	ldr	r1, [pc, #28]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00c      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004ae6:	4b03      	ldr	r3, [pc, #12]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aea:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	e002      	b.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004af2:	bf00      	nop
 8004af4:	40021000 	.word	0x40021000
 8004af8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004afa:	4913      	ldr	r1, [pc, #76]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d008      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b10:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b18:	490b      	ldr	r1, [pc, #44]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d008      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004b2a:	4b07      	ldr	r3, [pc, #28]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b2e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b36:	4904      	ldr	r1, [pc, #16]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3748      	adds	r7, #72	@ 0x48
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	40021000 	.word	0x40021000

08004b4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e09d      	b.n	8004c9a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d108      	bne.n	8004b78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b6e:	d009      	beq.n	8004b84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	61da      	str	r2, [r3, #28]
 8004b76:	e005      	b.n	8004b84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d106      	bne.n	8004ba4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7fc ffa4 	bl	8001aec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004bc4:	d902      	bls.n	8004bcc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	e002      	b.n	8004bd2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004bcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004bd0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004bda:	d007      	beq.n	8004bec <HAL_SPI_Init+0xa0>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004be4:	d002      	beq.n	8004bec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	f003 0301 	and.w	r3, r3, #1
 8004c10:	431a      	orrs	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	69db      	ldr	r3, [r3, #28]
 8004c20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c24:	431a      	orrs	r2, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c2e:	ea42 0103 	orr.w	r1, r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c36:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	0c1b      	lsrs	r3, r3, #16
 8004c48:	f003 0204 	and.w	r2, r3, #4
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c50:	f003 0310 	and.w	r3, r3, #16
 8004c54:	431a      	orrs	r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004c68:	ea42 0103 	orr.w	r1, r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	430a      	orrs	r2, r1
 8004c78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	69da      	ldr	r2, [r3, #28]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b08a      	sub	sp, #40	@ 0x28
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	60f8      	str	r0, [r7, #12]
 8004caa:	60b9      	str	r1, [r7, #8]
 8004cac:	607a      	str	r2, [r7, #4]
 8004cae:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d101      	bne.n	8004cc8 <HAL_SPI_TransmitReceive+0x26>
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	e20a      	b.n	80050de <HAL_SPI_TransmitReceive+0x43c>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cd0:	f7fd f908 	bl	8001ee4 <HAL_GetTick>
 8004cd4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004cdc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004ce4:	887b      	ldrh	r3, [r7, #2]
 8004ce6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004ce8:	887b      	ldrh	r3, [r7, #2]
 8004cea:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004cec:	7efb      	ldrb	r3, [r7, #27]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d00e      	beq.n	8004d10 <HAL_SPI_TransmitReceive+0x6e>
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cf8:	d106      	bne.n	8004d08 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d102      	bne.n	8004d08 <HAL_SPI_TransmitReceive+0x66>
 8004d02:	7efb      	ldrb	r3, [r7, #27]
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d003      	beq.n	8004d10 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004d08:	2302      	movs	r3, #2
 8004d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004d0e:	e1e0      	b.n	80050d2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d005      	beq.n	8004d22 <HAL_SPI_TransmitReceive+0x80>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d002      	beq.n	8004d22 <HAL_SPI_TransmitReceive+0x80>
 8004d1c:	887b      	ldrh	r3, [r7, #2]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d103      	bne.n	8004d2a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004d28:	e1d3      	b.n	80050d2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d003      	beq.n	8004d3e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2205      	movs	r2, #5
 8004d3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	887a      	ldrh	r2, [r7, #2]
 8004d4e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	887a      	ldrh	r2, [r7, #2]
 8004d56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	887a      	ldrh	r2, [r7, #2]
 8004d64:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	887a      	ldrh	r2, [r7, #2]
 8004d6a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d80:	d802      	bhi.n	8004d88 <HAL_SPI_TransmitReceive+0xe6>
 8004d82:	8a3b      	ldrh	r3, [r7, #16]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d908      	bls.n	8004d9a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	685a      	ldr	r2, [r3, #4]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d96:	605a      	str	r2, [r3, #4]
 8004d98:	e007      	b.n	8004daa <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004da8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db4:	2b40      	cmp	r3, #64	@ 0x40
 8004db6:	d007      	beq.n	8004dc8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dc6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004dd0:	f240 8081 	bls.w	8004ed6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d002      	beq.n	8004de2 <HAL_SPI_TransmitReceive+0x140>
 8004ddc:	8a7b      	ldrh	r3, [r7, #18]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d16d      	bne.n	8004ebe <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de6:	881a      	ldrh	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df2:	1c9a      	adds	r2, r3, #2
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e06:	e05a      	b.n	8004ebe <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d11b      	bne.n	8004e4e <HAL_SPI_TransmitReceive+0x1ac>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d016      	beq.n	8004e4e <HAL_SPI_TransmitReceive+0x1ac>
 8004e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d113      	bne.n	8004e4e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2a:	881a      	ldrh	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e36:	1c9a      	adds	r2, r3, #2
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	3b01      	subs	r3, #1
 8004e44:	b29a      	uxth	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f003 0301 	and.w	r3, r3, #1
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d11c      	bne.n	8004e96 <HAL_SPI_TransmitReceive+0x1f4>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d016      	beq.n	8004e96 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e72:	b292      	uxth	r2, r2
 8004e74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7a:	1c9a      	adds	r2, r3, #2
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e92:	2301      	movs	r3, #1
 8004e94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e96:	f7fd f825 	bl	8001ee4 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d80b      	bhi.n	8004ebe <HAL_SPI_TransmitReceive+0x21c>
 8004ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eac:	d007      	beq.n	8004ebe <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004ebc:	e109      	b.n	80050d2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d19f      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x166>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d199      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x166>
 8004ed4:	e0e3      	b.n	800509e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_SPI_TransmitReceive+0x244>
 8004ede:	8a7b      	ldrh	r3, [r7, #18]
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	f040 80cf 	bne.w	8005084 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d912      	bls.n	8004f16 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef4:	881a      	ldrh	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f00:	1c9a      	adds	r2, r3, #2
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	3b02      	subs	r3, #2
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f14:	e0b6      	b.n	8005084 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	330c      	adds	r3, #12
 8004f20:	7812      	ldrb	r2, [r2, #0]
 8004f22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f28:	1c5a      	adds	r2, r3, #1
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	3b01      	subs	r3, #1
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f3c:	e0a2      	b.n	8005084 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f003 0302 	and.w	r3, r3, #2
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d134      	bne.n	8004fb6 <HAL_SPI_TransmitReceive+0x314>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d02f      	beq.n	8004fb6 <HAL_SPI_TransmitReceive+0x314>
 8004f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d12c      	bne.n	8004fb6 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d912      	bls.n	8004f8c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f6a:	881a      	ldrh	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f76:	1c9a      	adds	r2, r3, #2
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	3b02      	subs	r3, #2
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f8a:	e012      	b.n	8004fb2 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	330c      	adds	r3, #12
 8004f96:	7812      	ldrb	r2, [r2, #0]
 8004f98:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9e:	1c5a      	adds	r2, r3, #1
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	3b01      	subs	r3, #1
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f003 0301 	and.w	r3, r3, #1
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d148      	bne.n	8005056 <HAL_SPI_TransmitReceive+0x3b4>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d042      	beq.n	8005056 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d923      	bls.n	8005024 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68da      	ldr	r2, [r3, #12]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe6:	b292      	uxth	r2, r2
 8004fe8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	1c9a      	adds	r2, r3, #2
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b02      	subs	r3, #2
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800500c:	b29b      	uxth	r3, r3
 800500e:	2b01      	cmp	r3, #1
 8005010:	d81f      	bhi.n	8005052 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	685a      	ldr	r2, [r3, #4]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005020:	605a      	str	r2, [r3, #4]
 8005022:	e016      	b.n	8005052 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f103 020c 	add.w	r2, r3, #12
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005030:	7812      	ldrb	r2, [r2, #0]
 8005032:	b2d2      	uxtb	r2, r2
 8005034:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503a:	1c5a      	adds	r2, r3, #1
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005046:	b29b      	uxth	r3, r3
 8005048:	3b01      	subs	r3, #1
 800504a:	b29a      	uxth	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005052:	2301      	movs	r3, #1
 8005054:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005056:	f7fc ff45 	bl	8001ee4 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005062:	429a      	cmp	r2, r3
 8005064:	d803      	bhi.n	800506e <HAL_SPI_TransmitReceive+0x3cc>
 8005066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800506c:	d102      	bne.n	8005074 <HAL_SPI_TransmitReceive+0x3d2>
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	2b00      	cmp	r3, #0
 8005072:	d107      	bne.n	8005084 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005082:	e026      	b.n	80050d2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	f47f af57 	bne.w	8004f3e <HAL_SPI_TransmitReceive+0x29c>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	f47f af50 	bne.w	8004f3e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800509e:	69fa      	ldr	r2, [r7, #28]
 80050a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 f93e 	bl	8005324 <SPI_EndRxTxTransaction>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d005      	beq.n	80050ba <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2220      	movs	r2, #32
 80050b8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c8:	e003      	b.n	80050d2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80050da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3728      	adds	r7, #40	@ 0x28
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
	...

080050e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	603b      	str	r3, [r7, #0]
 80050f4:	4613      	mov	r3, r2
 80050f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80050f8:	f7fc fef4 	bl	8001ee4 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005100:	1a9b      	subs	r3, r3, r2
 8005102:	683a      	ldr	r2, [r7, #0]
 8005104:	4413      	add	r3, r2
 8005106:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005108:	f7fc feec 	bl	8001ee4 <HAL_GetTick>
 800510c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800510e:	4b39      	ldr	r3, [pc, #228]	@ (80051f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	015b      	lsls	r3, r3, #5
 8005114:	0d1b      	lsrs	r3, r3, #20
 8005116:	69fa      	ldr	r2, [r7, #28]
 8005118:	fb02 f303 	mul.w	r3, r2, r3
 800511c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800511e:	e054      	b.n	80051ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005126:	d050      	beq.n	80051ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005128:	f7fc fedc 	bl	8001ee4 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	69fa      	ldr	r2, [r7, #28]
 8005134:	429a      	cmp	r2, r3
 8005136:	d902      	bls.n	800513e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d13d      	bne.n	80051ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	685a      	ldr	r2, [r3, #4]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800514c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005156:	d111      	bne.n	800517c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005160:	d004      	beq.n	800516c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800516a:	d107      	bne.n	800517c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800517a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005180:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005184:	d10f      	bne.n	80051a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005194:	601a      	str	r2, [r3, #0]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e017      	b.n	80051ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80051c0:	2300      	movs	r3, #0
 80051c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	3b01      	subs	r3, #1
 80051c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	4013      	ands	r3, r2
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	bf0c      	ite	eq
 80051da:	2301      	moveq	r3, #1
 80051dc:	2300      	movne	r3, #0
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	461a      	mov	r2, r3
 80051e2:	79fb      	ldrb	r3, [r7, #7]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d19b      	bne.n	8005120 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3720      	adds	r7, #32
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20000008 	.word	0x20000008

080051f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b08a      	sub	sp, #40	@ 0x28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005206:	2300      	movs	r3, #0
 8005208:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800520a:	f7fc fe6b 	bl	8001ee4 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005212:	1a9b      	subs	r3, r3, r2
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	4413      	add	r3, r2
 8005218:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800521a:	f7fc fe63 	bl	8001ee4 <HAL_GetTick>
 800521e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	330c      	adds	r3, #12
 8005226:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005228:	4b3d      	ldr	r3, [pc, #244]	@ (8005320 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	4613      	mov	r3, r2
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	00da      	lsls	r2, r3, #3
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	0d1b      	lsrs	r3, r3, #20
 8005238:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800523a:	fb02 f303 	mul.w	r3, r2, r3
 800523e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005240:	e060      	b.n	8005304 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005248:	d107      	bne.n	800525a <SPI_WaitFifoStateUntilTimeout+0x62>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d104      	bne.n	800525a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	b2db      	uxtb	r3, r3
 8005256:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005258:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005260:	d050      	beq.n	8005304 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005262:	f7fc fe3f 	bl	8001ee4 <HAL_GetTick>
 8005266:	4602      	mov	r2, r0
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	1ad3      	subs	r3, r2, r3
 800526c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800526e:	429a      	cmp	r2, r3
 8005270:	d902      	bls.n	8005278 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	2b00      	cmp	r3, #0
 8005276:	d13d      	bne.n	80052f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005286:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005290:	d111      	bne.n	80052b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800529a:	d004      	beq.n	80052a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052a4:	d107      	bne.n	80052b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052be:	d10f      	bne.n	80052e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80052de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e010      	b.n	8005316 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80052fa:	2300      	movs	r3, #0
 80052fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	3b01      	subs	r3, #1
 8005302:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689a      	ldr	r2, [r3, #8]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	4013      	ands	r3, r2
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	429a      	cmp	r2, r3
 8005312:	d196      	bne.n	8005242 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3728      	adds	r7, #40	@ 0x28
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	20000008 	.word	0x20000008

08005324 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b086      	sub	sp, #24
 8005328:	af02      	add	r7, sp, #8
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	9300      	str	r3, [sp, #0]
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2200      	movs	r2, #0
 8005338:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f7ff ff5b 	bl	80051f8 <SPI_WaitFifoStateUntilTimeout>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d007      	beq.n	8005358 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800534c:	f043 0220 	orr.w	r2, r3, #32
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e027      	b.n	80053a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	2200      	movs	r2, #0
 8005360:	2180      	movs	r1, #128	@ 0x80
 8005362:	68f8      	ldr	r0, [r7, #12]
 8005364:	f7ff fec0 	bl	80050e8 <SPI_WaitFlagStateUntilTimeout>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d007      	beq.n	800537e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005372:	f043 0220 	orr.w	r2, r3, #32
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e014      	b.n	80053a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	2200      	movs	r2, #0
 8005386:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800538a:	68f8      	ldr	r0, [r7, #12]
 800538c:	f7ff ff34 	bl	80051f8 <SPI_WaitFifoStateUntilTimeout>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d007      	beq.n	80053a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800539a:	f043 0220 	orr.w	r2, r3, #32
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e000      	b.n	80053a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e040      	b.n	8005444 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d106      	bne.n	80053d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fc fbcc 	bl	8001b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2224      	movs	r2, #36	@ 0x24
 80053dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f022 0201 	bic.w	r2, r2, #1
 80053ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 fa86 	bl	8005908 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f8af 	bl	8005560 <UART_SetConfig>
 8005402:	4603      	mov	r3, r0
 8005404:	2b01      	cmp	r3, #1
 8005406:	d101      	bne.n	800540c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e01b      	b.n	8005444 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800541a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689a      	ldr	r2, [r3, #8]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800542a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f042 0201 	orr.w	r2, r2, #1
 800543a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 fb05 	bl	8005a4c <UART_CheckIdleState>
 8005442:	4603      	mov	r3, r0
}
 8005444:	4618      	mov	r0, r3
 8005446:	3708      	adds	r7, #8
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}

0800544c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b08a      	sub	sp, #40	@ 0x28
 8005450:	af02      	add	r7, sp, #8
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	603b      	str	r3, [r7, #0]
 8005458:	4613      	mov	r3, r2
 800545a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005460:	2b20      	cmp	r3, #32
 8005462:	d177      	bne.n	8005554 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d002      	beq.n	8005470 <HAL_UART_Transmit+0x24>
 800546a:	88fb      	ldrh	r3, [r7, #6]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e070      	b.n	8005556 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2200      	movs	r2, #0
 8005478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2221      	movs	r2, #33	@ 0x21
 8005480:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005482:	f7fc fd2f 	bl	8001ee4 <HAL_GetTick>
 8005486:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	88fa      	ldrh	r2, [r7, #6]
 800548c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	88fa      	ldrh	r2, [r7, #6]
 8005494:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054a0:	d108      	bne.n	80054b4 <HAL_UART_Transmit+0x68>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d104      	bne.n	80054b4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80054aa:	2300      	movs	r3, #0
 80054ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	61bb      	str	r3, [r7, #24]
 80054b2:	e003      	b.n	80054bc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054b8:	2300      	movs	r3, #0
 80054ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054bc:	e02f      	b.n	800551e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	2200      	movs	r2, #0
 80054c6:	2180      	movs	r1, #128	@ 0x80
 80054c8:	68f8      	ldr	r0, [r7, #12]
 80054ca:	f000 fb67 	bl	8005b9c <UART_WaitOnFlagUntilTimeout>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d004      	beq.n	80054de <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2220      	movs	r2, #32
 80054d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e03b      	b.n	8005556 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d10b      	bne.n	80054fc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	881a      	ldrh	r2, [r3, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054f0:	b292      	uxth	r2, r2
 80054f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	3302      	adds	r3, #2
 80054f8:	61bb      	str	r3, [r7, #24]
 80054fa:	e007      	b.n	800550c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	781a      	ldrb	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	3301      	adds	r3, #1
 800550a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005512:	b29b      	uxth	r3, r3
 8005514:	3b01      	subs	r3, #1
 8005516:	b29a      	uxth	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005524:	b29b      	uxth	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1c9      	bne.n	80054be <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	2200      	movs	r2, #0
 8005532:	2140      	movs	r1, #64	@ 0x40
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f000 fb31 	bl	8005b9c <UART_WaitOnFlagUntilTimeout>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d004      	beq.n	800554a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e005      	b.n	8005556 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2220      	movs	r2, #32
 800554e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005550:	2300      	movs	r3, #0
 8005552:	e000      	b.n	8005556 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005554:	2302      	movs	r3, #2
  }
}
 8005556:	4618      	mov	r0, r3
 8005558:	3720      	adds	r7, #32
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
	...

08005560 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b088      	sub	sp, #32
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005568:	2300      	movs	r3, #0
 800556a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689a      	ldr	r2, [r3, #8]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	431a      	orrs	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	431a      	orrs	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	69db      	ldr	r3, [r3, #28]
 8005580:	4313      	orrs	r3, r2
 8005582:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	4b92      	ldr	r3, [pc, #584]	@ (80057d4 <UART_SetConfig+0x274>)
 800558c:	4013      	ands	r3, r2
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	6812      	ldr	r2, [r2, #0]
 8005592:	6979      	ldr	r1, [r7, #20]
 8005594:	430b      	orrs	r3, r1
 8005596:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68da      	ldr	r2, [r3, #12]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	430a      	orrs	r2, r1
 80055ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	697a      	ldr	r2, [r7, #20]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	430a      	orrs	r2, r1
 80055d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a80      	ldr	r2, [pc, #512]	@ (80057d8 <UART_SetConfig+0x278>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d120      	bne.n	800561e <UART_SetConfig+0xbe>
 80055dc:	4b7f      	ldr	r3, [pc, #508]	@ (80057dc <UART_SetConfig+0x27c>)
 80055de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e0:	f003 0303 	and.w	r3, r3, #3
 80055e4:	2b03      	cmp	r3, #3
 80055e6:	d817      	bhi.n	8005618 <UART_SetConfig+0xb8>
 80055e8:	a201      	add	r2, pc, #4	@ (adr r2, 80055f0 <UART_SetConfig+0x90>)
 80055ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ee:	bf00      	nop
 80055f0:	08005601 	.word	0x08005601
 80055f4:	0800560d 	.word	0x0800560d
 80055f8:	08005613 	.word	0x08005613
 80055fc:	08005607 	.word	0x08005607
 8005600:	2301      	movs	r3, #1
 8005602:	77fb      	strb	r3, [r7, #31]
 8005604:	e0b5      	b.n	8005772 <UART_SetConfig+0x212>
 8005606:	2302      	movs	r3, #2
 8005608:	77fb      	strb	r3, [r7, #31]
 800560a:	e0b2      	b.n	8005772 <UART_SetConfig+0x212>
 800560c:	2304      	movs	r3, #4
 800560e:	77fb      	strb	r3, [r7, #31]
 8005610:	e0af      	b.n	8005772 <UART_SetConfig+0x212>
 8005612:	2308      	movs	r3, #8
 8005614:	77fb      	strb	r3, [r7, #31]
 8005616:	e0ac      	b.n	8005772 <UART_SetConfig+0x212>
 8005618:	2310      	movs	r3, #16
 800561a:	77fb      	strb	r3, [r7, #31]
 800561c:	e0a9      	b.n	8005772 <UART_SetConfig+0x212>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a6f      	ldr	r2, [pc, #444]	@ (80057e0 <UART_SetConfig+0x280>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d124      	bne.n	8005672 <UART_SetConfig+0x112>
 8005628:	4b6c      	ldr	r3, [pc, #432]	@ (80057dc <UART_SetConfig+0x27c>)
 800562a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005630:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005634:	d011      	beq.n	800565a <UART_SetConfig+0xfa>
 8005636:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800563a:	d817      	bhi.n	800566c <UART_SetConfig+0x10c>
 800563c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005640:	d011      	beq.n	8005666 <UART_SetConfig+0x106>
 8005642:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005646:	d811      	bhi.n	800566c <UART_SetConfig+0x10c>
 8005648:	2b00      	cmp	r3, #0
 800564a:	d003      	beq.n	8005654 <UART_SetConfig+0xf4>
 800564c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005650:	d006      	beq.n	8005660 <UART_SetConfig+0x100>
 8005652:	e00b      	b.n	800566c <UART_SetConfig+0x10c>
 8005654:	2300      	movs	r3, #0
 8005656:	77fb      	strb	r3, [r7, #31]
 8005658:	e08b      	b.n	8005772 <UART_SetConfig+0x212>
 800565a:	2302      	movs	r3, #2
 800565c:	77fb      	strb	r3, [r7, #31]
 800565e:	e088      	b.n	8005772 <UART_SetConfig+0x212>
 8005660:	2304      	movs	r3, #4
 8005662:	77fb      	strb	r3, [r7, #31]
 8005664:	e085      	b.n	8005772 <UART_SetConfig+0x212>
 8005666:	2308      	movs	r3, #8
 8005668:	77fb      	strb	r3, [r7, #31]
 800566a:	e082      	b.n	8005772 <UART_SetConfig+0x212>
 800566c:	2310      	movs	r3, #16
 800566e:	77fb      	strb	r3, [r7, #31]
 8005670:	e07f      	b.n	8005772 <UART_SetConfig+0x212>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a5b      	ldr	r2, [pc, #364]	@ (80057e4 <UART_SetConfig+0x284>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d124      	bne.n	80056c6 <UART_SetConfig+0x166>
 800567c:	4b57      	ldr	r3, [pc, #348]	@ (80057dc <UART_SetConfig+0x27c>)
 800567e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005680:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005684:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005688:	d011      	beq.n	80056ae <UART_SetConfig+0x14e>
 800568a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800568e:	d817      	bhi.n	80056c0 <UART_SetConfig+0x160>
 8005690:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005694:	d011      	beq.n	80056ba <UART_SetConfig+0x15a>
 8005696:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800569a:	d811      	bhi.n	80056c0 <UART_SetConfig+0x160>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d003      	beq.n	80056a8 <UART_SetConfig+0x148>
 80056a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056a4:	d006      	beq.n	80056b4 <UART_SetConfig+0x154>
 80056a6:	e00b      	b.n	80056c0 <UART_SetConfig+0x160>
 80056a8:	2300      	movs	r3, #0
 80056aa:	77fb      	strb	r3, [r7, #31]
 80056ac:	e061      	b.n	8005772 <UART_SetConfig+0x212>
 80056ae:	2302      	movs	r3, #2
 80056b0:	77fb      	strb	r3, [r7, #31]
 80056b2:	e05e      	b.n	8005772 <UART_SetConfig+0x212>
 80056b4:	2304      	movs	r3, #4
 80056b6:	77fb      	strb	r3, [r7, #31]
 80056b8:	e05b      	b.n	8005772 <UART_SetConfig+0x212>
 80056ba:	2308      	movs	r3, #8
 80056bc:	77fb      	strb	r3, [r7, #31]
 80056be:	e058      	b.n	8005772 <UART_SetConfig+0x212>
 80056c0:	2310      	movs	r3, #16
 80056c2:	77fb      	strb	r3, [r7, #31]
 80056c4:	e055      	b.n	8005772 <UART_SetConfig+0x212>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a47      	ldr	r2, [pc, #284]	@ (80057e8 <UART_SetConfig+0x288>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d124      	bne.n	800571a <UART_SetConfig+0x1ba>
 80056d0:	4b42      	ldr	r3, [pc, #264]	@ (80057dc <UART_SetConfig+0x27c>)
 80056d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80056d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056dc:	d011      	beq.n	8005702 <UART_SetConfig+0x1a2>
 80056de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056e2:	d817      	bhi.n	8005714 <UART_SetConfig+0x1b4>
 80056e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056e8:	d011      	beq.n	800570e <UART_SetConfig+0x1ae>
 80056ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056ee:	d811      	bhi.n	8005714 <UART_SetConfig+0x1b4>
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d003      	beq.n	80056fc <UART_SetConfig+0x19c>
 80056f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056f8:	d006      	beq.n	8005708 <UART_SetConfig+0x1a8>
 80056fa:	e00b      	b.n	8005714 <UART_SetConfig+0x1b4>
 80056fc:	2300      	movs	r3, #0
 80056fe:	77fb      	strb	r3, [r7, #31]
 8005700:	e037      	b.n	8005772 <UART_SetConfig+0x212>
 8005702:	2302      	movs	r3, #2
 8005704:	77fb      	strb	r3, [r7, #31]
 8005706:	e034      	b.n	8005772 <UART_SetConfig+0x212>
 8005708:	2304      	movs	r3, #4
 800570a:	77fb      	strb	r3, [r7, #31]
 800570c:	e031      	b.n	8005772 <UART_SetConfig+0x212>
 800570e:	2308      	movs	r3, #8
 8005710:	77fb      	strb	r3, [r7, #31]
 8005712:	e02e      	b.n	8005772 <UART_SetConfig+0x212>
 8005714:	2310      	movs	r3, #16
 8005716:	77fb      	strb	r3, [r7, #31]
 8005718:	e02b      	b.n	8005772 <UART_SetConfig+0x212>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a33      	ldr	r2, [pc, #204]	@ (80057ec <UART_SetConfig+0x28c>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d124      	bne.n	800576e <UART_SetConfig+0x20e>
 8005724:	4b2d      	ldr	r3, [pc, #180]	@ (80057dc <UART_SetConfig+0x27c>)
 8005726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005728:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800572c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005730:	d011      	beq.n	8005756 <UART_SetConfig+0x1f6>
 8005732:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005736:	d817      	bhi.n	8005768 <UART_SetConfig+0x208>
 8005738:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800573c:	d011      	beq.n	8005762 <UART_SetConfig+0x202>
 800573e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005742:	d811      	bhi.n	8005768 <UART_SetConfig+0x208>
 8005744:	2b00      	cmp	r3, #0
 8005746:	d003      	beq.n	8005750 <UART_SetConfig+0x1f0>
 8005748:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800574c:	d006      	beq.n	800575c <UART_SetConfig+0x1fc>
 800574e:	e00b      	b.n	8005768 <UART_SetConfig+0x208>
 8005750:	2300      	movs	r3, #0
 8005752:	77fb      	strb	r3, [r7, #31]
 8005754:	e00d      	b.n	8005772 <UART_SetConfig+0x212>
 8005756:	2302      	movs	r3, #2
 8005758:	77fb      	strb	r3, [r7, #31]
 800575a:	e00a      	b.n	8005772 <UART_SetConfig+0x212>
 800575c:	2304      	movs	r3, #4
 800575e:	77fb      	strb	r3, [r7, #31]
 8005760:	e007      	b.n	8005772 <UART_SetConfig+0x212>
 8005762:	2308      	movs	r3, #8
 8005764:	77fb      	strb	r3, [r7, #31]
 8005766:	e004      	b.n	8005772 <UART_SetConfig+0x212>
 8005768:	2310      	movs	r3, #16
 800576a:	77fb      	strb	r3, [r7, #31]
 800576c:	e001      	b.n	8005772 <UART_SetConfig+0x212>
 800576e:	2310      	movs	r3, #16
 8005770:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800577a:	d16b      	bne.n	8005854 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 800577c:	7ffb      	ldrb	r3, [r7, #31]
 800577e:	2b08      	cmp	r3, #8
 8005780:	d838      	bhi.n	80057f4 <UART_SetConfig+0x294>
 8005782:	a201      	add	r2, pc, #4	@ (adr r2, 8005788 <UART_SetConfig+0x228>)
 8005784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005788:	080057ad 	.word	0x080057ad
 800578c:	080057b5 	.word	0x080057b5
 8005790:	080057bd 	.word	0x080057bd
 8005794:	080057f5 	.word	0x080057f5
 8005798:	080057c3 	.word	0x080057c3
 800579c:	080057f5 	.word	0x080057f5
 80057a0:	080057f5 	.word	0x080057f5
 80057a4:	080057f5 	.word	0x080057f5
 80057a8:	080057cb 	.word	0x080057cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057ac:	f7fe ff6e 	bl	800468c <HAL_RCC_GetPCLK1Freq>
 80057b0:	61b8      	str	r0, [r7, #24]
        break;
 80057b2:	e024      	b.n	80057fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057b4:	f7fe ff8c 	bl	80046d0 <HAL_RCC_GetPCLK2Freq>
 80057b8:	61b8      	str	r0, [r7, #24]
        break;
 80057ba:	e020      	b.n	80057fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057bc:	4b0c      	ldr	r3, [pc, #48]	@ (80057f0 <UART_SetConfig+0x290>)
 80057be:	61bb      	str	r3, [r7, #24]
        break;
 80057c0:	e01d      	b.n	80057fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057c2:	f7fe ff03 	bl	80045cc <HAL_RCC_GetSysClockFreq>
 80057c6:	61b8      	str	r0, [r7, #24]
        break;
 80057c8:	e019      	b.n	80057fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ce:	61bb      	str	r3, [r7, #24]
        break;
 80057d0:	e015      	b.n	80057fe <UART_SetConfig+0x29e>
 80057d2:	bf00      	nop
 80057d4:	efff69f3 	.word	0xefff69f3
 80057d8:	40013800 	.word	0x40013800
 80057dc:	40021000 	.word	0x40021000
 80057e0:	40004400 	.word	0x40004400
 80057e4:	40004800 	.word	0x40004800
 80057e8:	40004c00 	.word	0x40004c00
 80057ec:	40005000 	.word	0x40005000
 80057f0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	77bb      	strb	r3, [r7, #30]
        break;
 80057fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d073      	beq.n	80058ec <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	005a      	lsls	r2, r3, #1
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	085b      	lsrs	r3, r3, #1
 800580e:	441a      	add	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	fbb2 f3f3 	udiv	r3, r2, r3
 8005818:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	2b0f      	cmp	r3, #15
 800581e:	d916      	bls.n	800584e <UART_SetConfig+0x2ee>
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005826:	d212      	bcs.n	800584e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	b29b      	uxth	r3, r3
 800582c:	f023 030f 	bic.w	r3, r3, #15
 8005830:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	085b      	lsrs	r3, r3, #1
 8005836:	b29b      	uxth	r3, r3
 8005838:	f003 0307 	and.w	r3, r3, #7
 800583c:	b29a      	uxth	r2, r3
 800583e:	89fb      	ldrh	r3, [r7, #14]
 8005840:	4313      	orrs	r3, r2
 8005842:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	89fa      	ldrh	r2, [r7, #14]
 800584a:	60da      	str	r2, [r3, #12]
 800584c:	e04e      	b.n	80058ec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	77bb      	strb	r3, [r7, #30]
 8005852:	e04b      	b.n	80058ec <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005854:	7ffb      	ldrb	r3, [r7, #31]
 8005856:	2b08      	cmp	r3, #8
 8005858:	d827      	bhi.n	80058aa <UART_SetConfig+0x34a>
 800585a:	a201      	add	r2, pc, #4	@ (adr r2, 8005860 <UART_SetConfig+0x300>)
 800585c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005860:	08005885 	.word	0x08005885
 8005864:	0800588d 	.word	0x0800588d
 8005868:	08005895 	.word	0x08005895
 800586c:	080058ab 	.word	0x080058ab
 8005870:	0800589b 	.word	0x0800589b
 8005874:	080058ab 	.word	0x080058ab
 8005878:	080058ab 	.word	0x080058ab
 800587c:	080058ab 	.word	0x080058ab
 8005880:	080058a3 	.word	0x080058a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005884:	f7fe ff02 	bl	800468c <HAL_RCC_GetPCLK1Freq>
 8005888:	61b8      	str	r0, [r7, #24]
        break;
 800588a:	e013      	b.n	80058b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800588c:	f7fe ff20 	bl	80046d0 <HAL_RCC_GetPCLK2Freq>
 8005890:	61b8      	str	r0, [r7, #24]
        break;
 8005892:	e00f      	b.n	80058b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005894:	4b1b      	ldr	r3, [pc, #108]	@ (8005904 <UART_SetConfig+0x3a4>)
 8005896:	61bb      	str	r3, [r7, #24]
        break;
 8005898:	e00c      	b.n	80058b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800589a:	f7fe fe97 	bl	80045cc <HAL_RCC_GetSysClockFreq>
 800589e:	61b8      	str	r0, [r7, #24]
        break;
 80058a0:	e008      	b.n	80058b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058a6:	61bb      	str	r3, [r7, #24]
        break;
 80058a8:	e004      	b.n	80058b4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	77bb      	strb	r3, [r7, #30]
        break;
 80058b2:	bf00      	nop
    }

    if (pclk != 0U)
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d018      	beq.n	80058ec <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	085a      	lsrs	r2, r3, #1
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	441a      	add	r2, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	2b0f      	cmp	r3, #15
 80058d2:	d909      	bls.n	80058e8 <UART_SetConfig+0x388>
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058da:	d205      	bcs.n	80058e8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	b29a      	uxth	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	60da      	str	r2, [r3, #12]
 80058e6:	e001      	b.n	80058ec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80058f8:	7fbb      	ldrb	r3, [r7, #30]
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3720      	adds	r7, #32
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	007a1200 	.word	0x007a1200

08005908 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005914:	f003 0308 	and.w	r3, r3, #8
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	430a      	orrs	r2, r1
 8005930:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00a      	beq.n	8005954 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	430a      	orrs	r2, r1
 8005952:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005958:	f003 0302 	and.w	r3, r3, #2
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00a      	beq.n	8005976 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	430a      	orrs	r2, r1
 8005974:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597a:	f003 0304 	and.w	r3, r3, #4
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00a      	beq.n	8005998 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	430a      	orrs	r2, r1
 8005996:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00a      	beq.n	80059ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059be:	f003 0320 	and.w	r3, r3, #32
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	430a      	orrs	r2, r1
 80059da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d01a      	beq.n	8005a1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a06:	d10a      	bne.n	8005a1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00a      	beq.n	8005a40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	605a      	str	r2, [r3, #4]
  }
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b098      	sub	sp, #96	@ 0x60
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a5c:	f7fc fa42 	bl	8001ee4 <HAL_GetTick>
 8005a60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0308 	and.w	r3, r3, #8
 8005a6c:	2b08      	cmp	r3, #8
 8005a6e:	d12e      	bne.n	8005ace <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f88c 	bl	8005b9c <UART_WaitOnFlagUntilTimeout>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d021      	beq.n	8005ace <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a92:	e853 3f00 	ldrex	r3, [r3]
 8005a96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005aa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aaa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005aae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ab0:	e841 2300 	strex	r3, r2, [r1]
 8005ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1e6      	bne.n	8005a8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e062      	b.n	8005b94 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b04      	cmp	r3, #4
 8005ada:	d149      	bne.n	8005b70 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005adc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f856 	bl	8005b9c <UART_WaitOnFlagUntilTimeout>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d03c      	beq.n	8005b70 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afe:	e853 3f00 	ldrex	r3, [r3]
 8005b02:	623b      	str	r3, [r7, #32]
   return(result);
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	461a      	mov	r2, r3
 8005b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b14:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b16:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b1c:	e841 2300 	strex	r3, r2, [r1]
 8005b20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1e6      	bne.n	8005af6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3308      	adds	r3, #8
 8005b2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	e853 3f00 	ldrex	r3, [r3]
 8005b36:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0301 	bic.w	r3, r3, #1
 8005b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	3308      	adds	r3, #8
 8005b46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b48:	61fa      	str	r2, [r7, #28]
 8005b4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4c:	69b9      	ldr	r1, [r7, #24]
 8005b4e:	69fa      	ldr	r2, [r7, #28]
 8005b50:	e841 2300 	strex	r3, r2, [r1]
 8005b54:	617b      	str	r3, [r7, #20]
   return(result);
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1e5      	bne.n	8005b28 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2220      	movs	r2, #32
 8005b60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e011      	b.n	8005b94 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2220      	movs	r2, #32
 8005b74:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2220      	movs	r2, #32
 8005b7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005b92:	2300      	movs	r3, #0
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3758      	adds	r7, #88	@ 0x58
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	603b      	str	r3, [r7, #0]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bac:	e04f      	b.n	8005c4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb4:	d04b      	beq.n	8005c4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb6:	f7fc f995 	bl	8001ee4 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d302      	bcc.n	8005bcc <UART_WaitOnFlagUntilTimeout+0x30>
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d101      	bne.n	8005bd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e04e      	b.n	8005c6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0304 	and.w	r3, r3, #4
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d037      	beq.n	8005c4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	2b80      	cmp	r3, #128	@ 0x80
 8005be2:	d034      	beq.n	8005c4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	2b40      	cmp	r3, #64	@ 0x40
 8005be8:	d031      	beq.n	8005c4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	f003 0308 	and.w	r3, r3, #8
 8005bf4:	2b08      	cmp	r3, #8
 8005bf6:	d110      	bne.n	8005c1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 f838 	bl	8005c76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2208      	movs	r2, #8
 8005c0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e029      	b.n	8005c6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c28:	d111      	bne.n	8005c4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 f81e 	bl	8005c76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2220      	movs	r2, #32
 8005c3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e00f      	b.n	8005c6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	69da      	ldr	r2, [r3, #28]
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	4013      	ands	r3, r2
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	bf0c      	ite	eq
 8005c5e:	2301      	moveq	r3, #1
 8005c60:	2300      	movne	r3, #0
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	461a      	mov	r2, r3
 8005c66:	79fb      	ldrb	r3, [r7, #7]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d0a0      	beq.n	8005bae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3710      	adds	r7, #16
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}

08005c76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b095      	sub	sp, #84	@ 0x54
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c86:	e853 3f00 	ldrex	r3, [r3]
 8005c8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	461a      	mov	r2, r3
 8005c9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ca2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ca4:	e841 2300 	strex	r3, r2, [r1]
 8005ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1e6      	bne.n	8005c7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	3308      	adds	r3, #8
 8005cb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb8:	6a3b      	ldr	r3, [r7, #32]
 8005cba:	e853 3f00 	ldrex	r3, [r3]
 8005cbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	f023 0301 	bic.w	r3, r3, #1
 8005cc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	3308      	adds	r3, #8
 8005cce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cd8:	e841 2300 	strex	r3, r2, [r1]
 8005cdc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1e5      	bne.n	8005cb0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d118      	bne.n	8005d1e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	e853 3f00 	ldrex	r3, [r3]
 8005cf8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	f023 0310 	bic.w	r3, r3, #16
 8005d00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	461a      	mov	r2, r3
 8005d08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d0a:	61bb      	str	r3, [r7, #24]
 8005d0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0e:	6979      	ldr	r1, [r7, #20]
 8005d10:	69ba      	ldr	r2, [r7, #24]
 8005d12:	e841 2300 	strex	r3, r2, [r1]
 8005d16:	613b      	str	r3, [r7, #16]
   return(result);
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1e6      	bne.n	8005cec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2220      	movs	r2, #32
 8005d22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d32:	bf00      	nop
 8005d34:	3754      	adds	r7, #84	@ 0x54
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr

08005d3e <__cvt>:
 8005d3e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d42:	ec57 6b10 	vmov	r6, r7, d0
 8005d46:	2f00      	cmp	r7, #0
 8005d48:	460c      	mov	r4, r1
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	463b      	mov	r3, r7
 8005d4e:	bfbb      	ittet	lt
 8005d50:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005d54:	461f      	movlt	r7, r3
 8005d56:	2300      	movge	r3, #0
 8005d58:	232d      	movlt	r3, #45	@ 0x2d
 8005d5a:	700b      	strb	r3, [r1, #0]
 8005d5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d5e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005d62:	4691      	mov	r9, r2
 8005d64:	f023 0820 	bic.w	r8, r3, #32
 8005d68:	bfbc      	itt	lt
 8005d6a:	4632      	movlt	r2, r6
 8005d6c:	4616      	movlt	r6, r2
 8005d6e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d72:	d005      	beq.n	8005d80 <__cvt+0x42>
 8005d74:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005d78:	d100      	bne.n	8005d7c <__cvt+0x3e>
 8005d7a:	3401      	adds	r4, #1
 8005d7c:	2102      	movs	r1, #2
 8005d7e:	e000      	b.n	8005d82 <__cvt+0x44>
 8005d80:	2103      	movs	r1, #3
 8005d82:	ab03      	add	r3, sp, #12
 8005d84:	9301      	str	r3, [sp, #4]
 8005d86:	ab02      	add	r3, sp, #8
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	ec47 6b10 	vmov	d0, r6, r7
 8005d8e:	4653      	mov	r3, sl
 8005d90:	4622      	mov	r2, r4
 8005d92:	f001 f971 	bl	8007078 <_dtoa_r>
 8005d96:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005d9a:	4605      	mov	r5, r0
 8005d9c:	d119      	bne.n	8005dd2 <__cvt+0x94>
 8005d9e:	f019 0f01 	tst.w	r9, #1
 8005da2:	d00e      	beq.n	8005dc2 <__cvt+0x84>
 8005da4:	eb00 0904 	add.w	r9, r0, r4
 8005da8:	2200      	movs	r2, #0
 8005daa:	2300      	movs	r3, #0
 8005dac:	4630      	mov	r0, r6
 8005dae:	4639      	mov	r1, r7
 8005db0:	f7fa fe92 	bl	8000ad8 <__aeabi_dcmpeq>
 8005db4:	b108      	cbz	r0, 8005dba <__cvt+0x7c>
 8005db6:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dba:	2230      	movs	r2, #48	@ 0x30
 8005dbc:	9b03      	ldr	r3, [sp, #12]
 8005dbe:	454b      	cmp	r3, r9
 8005dc0:	d31e      	bcc.n	8005e00 <__cvt+0xc2>
 8005dc2:	9b03      	ldr	r3, [sp, #12]
 8005dc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005dc6:	1b5b      	subs	r3, r3, r5
 8005dc8:	4628      	mov	r0, r5
 8005dca:	6013      	str	r3, [r2, #0]
 8005dcc:	b004      	add	sp, #16
 8005dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005dd6:	eb00 0904 	add.w	r9, r0, r4
 8005dda:	d1e5      	bne.n	8005da8 <__cvt+0x6a>
 8005ddc:	7803      	ldrb	r3, [r0, #0]
 8005dde:	2b30      	cmp	r3, #48	@ 0x30
 8005de0:	d10a      	bne.n	8005df8 <__cvt+0xba>
 8005de2:	2200      	movs	r2, #0
 8005de4:	2300      	movs	r3, #0
 8005de6:	4630      	mov	r0, r6
 8005de8:	4639      	mov	r1, r7
 8005dea:	f7fa fe75 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dee:	b918      	cbnz	r0, 8005df8 <__cvt+0xba>
 8005df0:	f1c4 0401 	rsb	r4, r4, #1
 8005df4:	f8ca 4000 	str.w	r4, [sl]
 8005df8:	f8da 3000 	ldr.w	r3, [sl]
 8005dfc:	4499      	add	r9, r3
 8005dfe:	e7d3      	b.n	8005da8 <__cvt+0x6a>
 8005e00:	1c59      	adds	r1, r3, #1
 8005e02:	9103      	str	r1, [sp, #12]
 8005e04:	701a      	strb	r2, [r3, #0]
 8005e06:	e7d9      	b.n	8005dbc <__cvt+0x7e>

08005e08 <__exponent>:
 8005e08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e0a:	2900      	cmp	r1, #0
 8005e0c:	bfba      	itte	lt
 8005e0e:	4249      	neglt	r1, r1
 8005e10:	232d      	movlt	r3, #45	@ 0x2d
 8005e12:	232b      	movge	r3, #43	@ 0x2b
 8005e14:	2909      	cmp	r1, #9
 8005e16:	7002      	strb	r2, [r0, #0]
 8005e18:	7043      	strb	r3, [r0, #1]
 8005e1a:	dd29      	ble.n	8005e70 <__exponent+0x68>
 8005e1c:	f10d 0307 	add.w	r3, sp, #7
 8005e20:	461d      	mov	r5, r3
 8005e22:	270a      	movs	r7, #10
 8005e24:	461a      	mov	r2, r3
 8005e26:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e2a:	fb07 1416 	mls	r4, r7, r6, r1
 8005e2e:	3430      	adds	r4, #48	@ 0x30
 8005e30:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e34:	460c      	mov	r4, r1
 8005e36:	2c63      	cmp	r4, #99	@ 0x63
 8005e38:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e3c:	4631      	mov	r1, r6
 8005e3e:	dcf1      	bgt.n	8005e24 <__exponent+0x1c>
 8005e40:	3130      	adds	r1, #48	@ 0x30
 8005e42:	1e94      	subs	r4, r2, #2
 8005e44:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e48:	1c41      	adds	r1, r0, #1
 8005e4a:	4623      	mov	r3, r4
 8005e4c:	42ab      	cmp	r3, r5
 8005e4e:	d30a      	bcc.n	8005e66 <__exponent+0x5e>
 8005e50:	f10d 0309 	add.w	r3, sp, #9
 8005e54:	1a9b      	subs	r3, r3, r2
 8005e56:	42ac      	cmp	r4, r5
 8005e58:	bf88      	it	hi
 8005e5a:	2300      	movhi	r3, #0
 8005e5c:	3302      	adds	r3, #2
 8005e5e:	4403      	add	r3, r0
 8005e60:	1a18      	subs	r0, r3, r0
 8005e62:	b003      	add	sp, #12
 8005e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e66:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005e6a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005e6e:	e7ed      	b.n	8005e4c <__exponent+0x44>
 8005e70:	2330      	movs	r3, #48	@ 0x30
 8005e72:	3130      	adds	r1, #48	@ 0x30
 8005e74:	7083      	strb	r3, [r0, #2]
 8005e76:	70c1      	strb	r1, [r0, #3]
 8005e78:	1d03      	adds	r3, r0, #4
 8005e7a:	e7f1      	b.n	8005e60 <__exponent+0x58>

08005e7c <_printf_float>:
 8005e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e80:	b08d      	sub	sp, #52	@ 0x34
 8005e82:	460c      	mov	r4, r1
 8005e84:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005e88:	4616      	mov	r6, r2
 8005e8a:	461f      	mov	r7, r3
 8005e8c:	4605      	mov	r5, r0
 8005e8e:	f000 ffed 	bl	8006e6c <_localeconv_r>
 8005e92:	6803      	ldr	r3, [r0, #0]
 8005e94:	9304      	str	r3, [sp, #16]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7fa f9f2 	bl	8000280 <strlen>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ea4:	9005      	str	r0, [sp, #20]
 8005ea6:	3307      	adds	r3, #7
 8005ea8:	f023 0307 	bic.w	r3, r3, #7
 8005eac:	f103 0208 	add.w	r2, r3, #8
 8005eb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005eb4:	f8d4 b000 	ldr.w	fp, [r4]
 8005eb8:	f8c8 2000 	str.w	r2, [r8]
 8005ebc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ec0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ec4:	9307      	str	r3, [sp, #28]
 8005ec6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005eca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005ece:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ed2:	4b9c      	ldr	r3, [pc, #624]	@ (8006144 <_printf_float+0x2c8>)
 8005ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed8:	f7fa fe30 	bl	8000b3c <__aeabi_dcmpun>
 8005edc:	bb70      	cbnz	r0, 8005f3c <_printf_float+0xc0>
 8005ede:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ee2:	4b98      	ldr	r3, [pc, #608]	@ (8006144 <_printf_float+0x2c8>)
 8005ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ee8:	f7fa fe0a 	bl	8000b00 <__aeabi_dcmple>
 8005eec:	bb30      	cbnz	r0, 8005f3c <_printf_float+0xc0>
 8005eee:	2200      	movs	r2, #0
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	4640      	mov	r0, r8
 8005ef4:	4649      	mov	r1, r9
 8005ef6:	f7fa fdf9 	bl	8000aec <__aeabi_dcmplt>
 8005efa:	b110      	cbz	r0, 8005f02 <_printf_float+0x86>
 8005efc:	232d      	movs	r3, #45	@ 0x2d
 8005efe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f02:	4a91      	ldr	r2, [pc, #580]	@ (8006148 <_printf_float+0x2cc>)
 8005f04:	4b91      	ldr	r3, [pc, #580]	@ (800614c <_printf_float+0x2d0>)
 8005f06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f0a:	bf8c      	ite	hi
 8005f0c:	4690      	movhi	r8, r2
 8005f0e:	4698      	movls	r8, r3
 8005f10:	2303      	movs	r3, #3
 8005f12:	6123      	str	r3, [r4, #16]
 8005f14:	f02b 0304 	bic.w	r3, fp, #4
 8005f18:	6023      	str	r3, [r4, #0]
 8005f1a:	f04f 0900 	mov.w	r9, #0
 8005f1e:	9700      	str	r7, [sp, #0]
 8005f20:	4633      	mov	r3, r6
 8005f22:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f24:	4621      	mov	r1, r4
 8005f26:	4628      	mov	r0, r5
 8005f28:	f000 f9d2 	bl	80062d0 <_printf_common>
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	f040 808d 	bne.w	800604c <_printf_float+0x1d0>
 8005f32:	f04f 30ff 	mov.w	r0, #4294967295
 8005f36:	b00d      	add	sp, #52	@ 0x34
 8005f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f3c:	4642      	mov	r2, r8
 8005f3e:	464b      	mov	r3, r9
 8005f40:	4640      	mov	r0, r8
 8005f42:	4649      	mov	r1, r9
 8005f44:	f7fa fdfa 	bl	8000b3c <__aeabi_dcmpun>
 8005f48:	b140      	cbz	r0, 8005f5c <_printf_float+0xe0>
 8005f4a:	464b      	mov	r3, r9
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	bfbc      	itt	lt
 8005f50:	232d      	movlt	r3, #45	@ 0x2d
 8005f52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005f56:	4a7e      	ldr	r2, [pc, #504]	@ (8006150 <_printf_float+0x2d4>)
 8005f58:	4b7e      	ldr	r3, [pc, #504]	@ (8006154 <_printf_float+0x2d8>)
 8005f5a:	e7d4      	b.n	8005f06 <_printf_float+0x8a>
 8005f5c:	6863      	ldr	r3, [r4, #4]
 8005f5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005f62:	9206      	str	r2, [sp, #24]
 8005f64:	1c5a      	adds	r2, r3, #1
 8005f66:	d13b      	bne.n	8005fe0 <_printf_float+0x164>
 8005f68:	2306      	movs	r3, #6
 8005f6a:	6063      	str	r3, [r4, #4]
 8005f6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005f70:	2300      	movs	r3, #0
 8005f72:	6022      	str	r2, [r4, #0]
 8005f74:	9303      	str	r3, [sp, #12]
 8005f76:	ab0a      	add	r3, sp, #40	@ 0x28
 8005f78:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005f7c:	ab09      	add	r3, sp, #36	@ 0x24
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	6861      	ldr	r1, [r4, #4]
 8005f82:	ec49 8b10 	vmov	d0, r8, r9
 8005f86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	f7ff fed7 	bl	8005d3e <__cvt>
 8005f90:	9b06      	ldr	r3, [sp, #24]
 8005f92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005f94:	2b47      	cmp	r3, #71	@ 0x47
 8005f96:	4680      	mov	r8, r0
 8005f98:	d129      	bne.n	8005fee <_printf_float+0x172>
 8005f9a:	1cc8      	adds	r0, r1, #3
 8005f9c:	db02      	blt.n	8005fa4 <_printf_float+0x128>
 8005f9e:	6863      	ldr	r3, [r4, #4]
 8005fa0:	4299      	cmp	r1, r3
 8005fa2:	dd41      	ble.n	8006028 <_printf_float+0x1ac>
 8005fa4:	f1aa 0a02 	sub.w	sl, sl, #2
 8005fa8:	fa5f fa8a 	uxtb.w	sl, sl
 8005fac:	3901      	subs	r1, #1
 8005fae:	4652      	mov	r2, sl
 8005fb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005fb4:	9109      	str	r1, [sp, #36]	@ 0x24
 8005fb6:	f7ff ff27 	bl	8005e08 <__exponent>
 8005fba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fbc:	1813      	adds	r3, r2, r0
 8005fbe:	2a01      	cmp	r2, #1
 8005fc0:	4681      	mov	r9, r0
 8005fc2:	6123      	str	r3, [r4, #16]
 8005fc4:	dc02      	bgt.n	8005fcc <_printf_float+0x150>
 8005fc6:	6822      	ldr	r2, [r4, #0]
 8005fc8:	07d2      	lsls	r2, r2, #31
 8005fca:	d501      	bpl.n	8005fd0 <_printf_float+0x154>
 8005fcc:	3301      	adds	r3, #1
 8005fce:	6123      	str	r3, [r4, #16]
 8005fd0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d0a2      	beq.n	8005f1e <_printf_float+0xa2>
 8005fd8:	232d      	movs	r3, #45	@ 0x2d
 8005fda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fde:	e79e      	b.n	8005f1e <_printf_float+0xa2>
 8005fe0:	9a06      	ldr	r2, [sp, #24]
 8005fe2:	2a47      	cmp	r2, #71	@ 0x47
 8005fe4:	d1c2      	bne.n	8005f6c <_printf_float+0xf0>
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1c0      	bne.n	8005f6c <_printf_float+0xf0>
 8005fea:	2301      	movs	r3, #1
 8005fec:	e7bd      	b.n	8005f6a <_printf_float+0xee>
 8005fee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ff2:	d9db      	bls.n	8005fac <_printf_float+0x130>
 8005ff4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005ff8:	d118      	bne.n	800602c <_printf_float+0x1b0>
 8005ffa:	2900      	cmp	r1, #0
 8005ffc:	6863      	ldr	r3, [r4, #4]
 8005ffe:	dd0b      	ble.n	8006018 <_printf_float+0x19c>
 8006000:	6121      	str	r1, [r4, #16]
 8006002:	b913      	cbnz	r3, 800600a <_printf_float+0x18e>
 8006004:	6822      	ldr	r2, [r4, #0]
 8006006:	07d0      	lsls	r0, r2, #31
 8006008:	d502      	bpl.n	8006010 <_printf_float+0x194>
 800600a:	3301      	adds	r3, #1
 800600c:	440b      	add	r3, r1
 800600e:	6123      	str	r3, [r4, #16]
 8006010:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006012:	f04f 0900 	mov.w	r9, #0
 8006016:	e7db      	b.n	8005fd0 <_printf_float+0x154>
 8006018:	b913      	cbnz	r3, 8006020 <_printf_float+0x1a4>
 800601a:	6822      	ldr	r2, [r4, #0]
 800601c:	07d2      	lsls	r2, r2, #31
 800601e:	d501      	bpl.n	8006024 <_printf_float+0x1a8>
 8006020:	3302      	adds	r3, #2
 8006022:	e7f4      	b.n	800600e <_printf_float+0x192>
 8006024:	2301      	movs	r3, #1
 8006026:	e7f2      	b.n	800600e <_printf_float+0x192>
 8006028:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800602c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800602e:	4299      	cmp	r1, r3
 8006030:	db05      	blt.n	800603e <_printf_float+0x1c2>
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	6121      	str	r1, [r4, #16]
 8006036:	07d8      	lsls	r0, r3, #31
 8006038:	d5ea      	bpl.n	8006010 <_printf_float+0x194>
 800603a:	1c4b      	adds	r3, r1, #1
 800603c:	e7e7      	b.n	800600e <_printf_float+0x192>
 800603e:	2900      	cmp	r1, #0
 8006040:	bfd4      	ite	le
 8006042:	f1c1 0202 	rsble	r2, r1, #2
 8006046:	2201      	movgt	r2, #1
 8006048:	4413      	add	r3, r2
 800604a:	e7e0      	b.n	800600e <_printf_float+0x192>
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	055a      	lsls	r2, r3, #21
 8006050:	d407      	bmi.n	8006062 <_printf_float+0x1e6>
 8006052:	6923      	ldr	r3, [r4, #16]
 8006054:	4642      	mov	r2, r8
 8006056:	4631      	mov	r1, r6
 8006058:	4628      	mov	r0, r5
 800605a:	47b8      	blx	r7
 800605c:	3001      	adds	r0, #1
 800605e:	d12b      	bne.n	80060b8 <_printf_float+0x23c>
 8006060:	e767      	b.n	8005f32 <_printf_float+0xb6>
 8006062:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006066:	f240 80dd 	bls.w	8006224 <_printf_float+0x3a8>
 800606a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800606e:	2200      	movs	r2, #0
 8006070:	2300      	movs	r3, #0
 8006072:	f7fa fd31 	bl	8000ad8 <__aeabi_dcmpeq>
 8006076:	2800      	cmp	r0, #0
 8006078:	d033      	beq.n	80060e2 <_printf_float+0x266>
 800607a:	4a37      	ldr	r2, [pc, #220]	@ (8006158 <_printf_float+0x2dc>)
 800607c:	2301      	movs	r3, #1
 800607e:	4631      	mov	r1, r6
 8006080:	4628      	mov	r0, r5
 8006082:	47b8      	blx	r7
 8006084:	3001      	adds	r0, #1
 8006086:	f43f af54 	beq.w	8005f32 <_printf_float+0xb6>
 800608a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800608e:	4543      	cmp	r3, r8
 8006090:	db02      	blt.n	8006098 <_printf_float+0x21c>
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	07d8      	lsls	r0, r3, #31
 8006096:	d50f      	bpl.n	80060b8 <_printf_float+0x23c>
 8006098:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800609c:	4631      	mov	r1, r6
 800609e:	4628      	mov	r0, r5
 80060a0:	47b8      	blx	r7
 80060a2:	3001      	adds	r0, #1
 80060a4:	f43f af45 	beq.w	8005f32 <_printf_float+0xb6>
 80060a8:	f04f 0900 	mov.w	r9, #0
 80060ac:	f108 38ff 	add.w	r8, r8, #4294967295
 80060b0:	f104 0a1a 	add.w	sl, r4, #26
 80060b4:	45c8      	cmp	r8, r9
 80060b6:	dc09      	bgt.n	80060cc <_printf_float+0x250>
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	079b      	lsls	r3, r3, #30
 80060bc:	f100 8103 	bmi.w	80062c6 <_printf_float+0x44a>
 80060c0:	68e0      	ldr	r0, [r4, #12]
 80060c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060c4:	4298      	cmp	r0, r3
 80060c6:	bfb8      	it	lt
 80060c8:	4618      	movlt	r0, r3
 80060ca:	e734      	b.n	8005f36 <_printf_float+0xba>
 80060cc:	2301      	movs	r3, #1
 80060ce:	4652      	mov	r2, sl
 80060d0:	4631      	mov	r1, r6
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	f43f af2b 	beq.w	8005f32 <_printf_float+0xb6>
 80060dc:	f109 0901 	add.w	r9, r9, #1
 80060e0:	e7e8      	b.n	80060b4 <_printf_float+0x238>
 80060e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	dc39      	bgt.n	800615c <_printf_float+0x2e0>
 80060e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006158 <_printf_float+0x2dc>)
 80060ea:	2301      	movs	r3, #1
 80060ec:	4631      	mov	r1, r6
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b8      	blx	r7
 80060f2:	3001      	adds	r0, #1
 80060f4:	f43f af1d 	beq.w	8005f32 <_printf_float+0xb6>
 80060f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80060fc:	ea59 0303 	orrs.w	r3, r9, r3
 8006100:	d102      	bne.n	8006108 <_printf_float+0x28c>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	07d9      	lsls	r1, r3, #31
 8006106:	d5d7      	bpl.n	80060b8 <_printf_float+0x23c>
 8006108:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800610c:	4631      	mov	r1, r6
 800610e:	4628      	mov	r0, r5
 8006110:	47b8      	blx	r7
 8006112:	3001      	adds	r0, #1
 8006114:	f43f af0d 	beq.w	8005f32 <_printf_float+0xb6>
 8006118:	f04f 0a00 	mov.w	sl, #0
 800611c:	f104 0b1a 	add.w	fp, r4, #26
 8006120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006122:	425b      	negs	r3, r3
 8006124:	4553      	cmp	r3, sl
 8006126:	dc01      	bgt.n	800612c <_printf_float+0x2b0>
 8006128:	464b      	mov	r3, r9
 800612a:	e793      	b.n	8006054 <_printf_float+0x1d8>
 800612c:	2301      	movs	r3, #1
 800612e:	465a      	mov	r2, fp
 8006130:	4631      	mov	r1, r6
 8006132:	4628      	mov	r0, r5
 8006134:	47b8      	blx	r7
 8006136:	3001      	adds	r0, #1
 8006138:	f43f aefb 	beq.w	8005f32 <_printf_float+0xb6>
 800613c:	f10a 0a01 	add.w	sl, sl, #1
 8006140:	e7ee      	b.n	8006120 <_printf_float+0x2a4>
 8006142:	bf00      	nop
 8006144:	7fefffff 	.word	0x7fefffff
 8006148:	0800a72c 	.word	0x0800a72c
 800614c:	0800a728 	.word	0x0800a728
 8006150:	0800a734 	.word	0x0800a734
 8006154:	0800a730 	.word	0x0800a730
 8006158:	0800a738 	.word	0x0800a738
 800615c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800615e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006162:	4553      	cmp	r3, sl
 8006164:	bfa8      	it	ge
 8006166:	4653      	movge	r3, sl
 8006168:	2b00      	cmp	r3, #0
 800616a:	4699      	mov	r9, r3
 800616c:	dc36      	bgt.n	80061dc <_printf_float+0x360>
 800616e:	f04f 0b00 	mov.w	fp, #0
 8006172:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006176:	f104 021a 	add.w	r2, r4, #26
 800617a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800617c:	9306      	str	r3, [sp, #24]
 800617e:	eba3 0309 	sub.w	r3, r3, r9
 8006182:	455b      	cmp	r3, fp
 8006184:	dc31      	bgt.n	80061ea <_printf_float+0x36e>
 8006186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006188:	459a      	cmp	sl, r3
 800618a:	dc3a      	bgt.n	8006202 <_printf_float+0x386>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	07da      	lsls	r2, r3, #31
 8006190:	d437      	bmi.n	8006202 <_printf_float+0x386>
 8006192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006194:	ebaa 0903 	sub.w	r9, sl, r3
 8006198:	9b06      	ldr	r3, [sp, #24]
 800619a:	ebaa 0303 	sub.w	r3, sl, r3
 800619e:	4599      	cmp	r9, r3
 80061a0:	bfa8      	it	ge
 80061a2:	4699      	movge	r9, r3
 80061a4:	f1b9 0f00 	cmp.w	r9, #0
 80061a8:	dc33      	bgt.n	8006212 <_printf_float+0x396>
 80061aa:	f04f 0800 	mov.w	r8, #0
 80061ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061b2:	f104 0b1a 	add.w	fp, r4, #26
 80061b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061b8:	ebaa 0303 	sub.w	r3, sl, r3
 80061bc:	eba3 0309 	sub.w	r3, r3, r9
 80061c0:	4543      	cmp	r3, r8
 80061c2:	f77f af79 	ble.w	80060b8 <_printf_float+0x23c>
 80061c6:	2301      	movs	r3, #1
 80061c8:	465a      	mov	r2, fp
 80061ca:	4631      	mov	r1, r6
 80061cc:	4628      	mov	r0, r5
 80061ce:	47b8      	blx	r7
 80061d0:	3001      	adds	r0, #1
 80061d2:	f43f aeae 	beq.w	8005f32 <_printf_float+0xb6>
 80061d6:	f108 0801 	add.w	r8, r8, #1
 80061da:	e7ec      	b.n	80061b6 <_printf_float+0x33a>
 80061dc:	4642      	mov	r2, r8
 80061de:	4631      	mov	r1, r6
 80061e0:	4628      	mov	r0, r5
 80061e2:	47b8      	blx	r7
 80061e4:	3001      	adds	r0, #1
 80061e6:	d1c2      	bne.n	800616e <_printf_float+0x2f2>
 80061e8:	e6a3      	b.n	8005f32 <_printf_float+0xb6>
 80061ea:	2301      	movs	r3, #1
 80061ec:	4631      	mov	r1, r6
 80061ee:	4628      	mov	r0, r5
 80061f0:	9206      	str	r2, [sp, #24]
 80061f2:	47b8      	blx	r7
 80061f4:	3001      	adds	r0, #1
 80061f6:	f43f ae9c 	beq.w	8005f32 <_printf_float+0xb6>
 80061fa:	9a06      	ldr	r2, [sp, #24]
 80061fc:	f10b 0b01 	add.w	fp, fp, #1
 8006200:	e7bb      	b.n	800617a <_printf_float+0x2fe>
 8006202:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006206:	4631      	mov	r1, r6
 8006208:	4628      	mov	r0, r5
 800620a:	47b8      	blx	r7
 800620c:	3001      	adds	r0, #1
 800620e:	d1c0      	bne.n	8006192 <_printf_float+0x316>
 8006210:	e68f      	b.n	8005f32 <_printf_float+0xb6>
 8006212:	9a06      	ldr	r2, [sp, #24]
 8006214:	464b      	mov	r3, r9
 8006216:	4442      	add	r2, r8
 8006218:	4631      	mov	r1, r6
 800621a:	4628      	mov	r0, r5
 800621c:	47b8      	blx	r7
 800621e:	3001      	adds	r0, #1
 8006220:	d1c3      	bne.n	80061aa <_printf_float+0x32e>
 8006222:	e686      	b.n	8005f32 <_printf_float+0xb6>
 8006224:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006228:	f1ba 0f01 	cmp.w	sl, #1
 800622c:	dc01      	bgt.n	8006232 <_printf_float+0x3b6>
 800622e:	07db      	lsls	r3, r3, #31
 8006230:	d536      	bpl.n	80062a0 <_printf_float+0x424>
 8006232:	2301      	movs	r3, #1
 8006234:	4642      	mov	r2, r8
 8006236:	4631      	mov	r1, r6
 8006238:	4628      	mov	r0, r5
 800623a:	47b8      	blx	r7
 800623c:	3001      	adds	r0, #1
 800623e:	f43f ae78 	beq.w	8005f32 <_printf_float+0xb6>
 8006242:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006246:	4631      	mov	r1, r6
 8006248:	4628      	mov	r0, r5
 800624a:	47b8      	blx	r7
 800624c:	3001      	adds	r0, #1
 800624e:	f43f ae70 	beq.w	8005f32 <_printf_float+0xb6>
 8006252:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006256:	2200      	movs	r2, #0
 8006258:	2300      	movs	r3, #0
 800625a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800625e:	f7fa fc3b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006262:	b9c0      	cbnz	r0, 8006296 <_printf_float+0x41a>
 8006264:	4653      	mov	r3, sl
 8006266:	f108 0201 	add.w	r2, r8, #1
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	d10c      	bne.n	800628e <_printf_float+0x412>
 8006274:	e65d      	b.n	8005f32 <_printf_float+0xb6>
 8006276:	2301      	movs	r3, #1
 8006278:	465a      	mov	r2, fp
 800627a:	4631      	mov	r1, r6
 800627c:	4628      	mov	r0, r5
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	f43f ae56 	beq.w	8005f32 <_printf_float+0xb6>
 8006286:	f108 0801 	add.w	r8, r8, #1
 800628a:	45d0      	cmp	r8, sl
 800628c:	dbf3      	blt.n	8006276 <_printf_float+0x3fa>
 800628e:	464b      	mov	r3, r9
 8006290:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006294:	e6df      	b.n	8006056 <_printf_float+0x1da>
 8006296:	f04f 0800 	mov.w	r8, #0
 800629a:	f104 0b1a 	add.w	fp, r4, #26
 800629e:	e7f4      	b.n	800628a <_printf_float+0x40e>
 80062a0:	2301      	movs	r3, #1
 80062a2:	4642      	mov	r2, r8
 80062a4:	e7e1      	b.n	800626a <_printf_float+0x3ee>
 80062a6:	2301      	movs	r3, #1
 80062a8:	464a      	mov	r2, r9
 80062aa:	4631      	mov	r1, r6
 80062ac:	4628      	mov	r0, r5
 80062ae:	47b8      	blx	r7
 80062b0:	3001      	adds	r0, #1
 80062b2:	f43f ae3e 	beq.w	8005f32 <_printf_float+0xb6>
 80062b6:	f108 0801 	add.w	r8, r8, #1
 80062ba:	68e3      	ldr	r3, [r4, #12]
 80062bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062be:	1a5b      	subs	r3, r3, r1
 80062c0:	4543      	cmp	r3, r8
 80062c2:	dcf0      	bgt.n	80062a6 <_printf_float+0x42a>
 80062c4:	e6fc      	b.n	80060c0 <_printf_float+0x244>
 80062c6:	f04f 0800 	mov.w	r8, #0
 80062ca:	f104 0919 	add.w	r9, r4, #25
 80062ce:	e7f4      	b.n	80062ba <_printf_float+0x43e>

080062d0 <_printf_common>:
 80062d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062d4:	4616      	mov	r6, r2
 80062d6:	4698      	mov	r8, r3
 80062d8:	688a      	ldr	r2, [r1, #8]
 80062da:	690b      	ldr	r3, [r1, #16]
 80062dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062e0:	4293      	cmp	r3, r2
 80062e2:	bfb8      	it	lt
 80062e4:	4613      	movlt	r3, r2
 80062e6:	6033      	str	r3, [r6, #0]
 80062e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062ec:	4607      	mov	r7, r0
 80062ee:	460c      	mov	r4, r1
 80062f0:	b10a      	cbz	r2, 80062f6 <_printf_common+0x26>
 80062f2:	3301      	adds	r3, #1
 80062f4:	6033      	str	r3, [r6, #0]
 80062f6:	6823      	ldr	r3, [r4, #0]
 80062f8:	0699      	lsls	r1, r3, #26
 80062fa:	bf42      	ittt	mi
 80062fc:	6833      	ldrmi	r3, [r6, #0]
 80062fe:	3302      	addmi	r3, #2
 8006300:	6033      	strmi	r3, [r6, #0]
 8006302:	6825      	ldr	r5, [r4, #0]
 8006304:	f015 0506 	ands.w	r5, r5, #6
 8006308:	d106      	bne.n	8006318 <_printf_common+0x48>
 800630a:	f104 0a19 	add.w	sl, r4, #25
 800630e:	68e3      	ldr	r3, [r4, #12]
 8006310:	6832      	ldr	r2, [r6, #0]
 8006312:	1a9b      	subs	r3, r3, r2
 8006314:	42ab      	cmp	r3, r5
 8006316:	dc26      	bgt.n	8006366 <_printf_common+0x96>
 8006318:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800631c:	6822      	ldr	r2, [r4, #0]
 800631e:	3b00      	subs	r3, #0
 8006320:	bf18      	it	ne
 8006322:	2301      	movne	r3, #1
 8006324:	0692      	lsls	r2, r2, #26
 8006326:	d42b      	bmi.n	8006380 <_printf_common+0xb0>
 8006328:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800632c:	4641      	mov	r1, r8
 800632e:	4638      	mov	r0, r7
 8006330:	47c8      	blx	r9
 8006332:	3001      	adds	r0, #1
 8006334:	d01e      	beq.n	8006374 <_printf_common+0xa4>
 8006336:	6823      	ldr	r3, [r4, #0]
 8006338:	6922      	ldr	r2, [r4, #16]
 800633a:	f003 0306 	and.w	r3, r3, #6
 800633e:	2b04      	cmp	r3, #4
 8006340:	bf02      	ittt	eq
 8006342:	68e5      	ldreq	r5, [r4, #12]
 8006344:	6833      	ldreq	r3, [r6, #0]
 8006346:	1aed      	subeq	r5, r5, r3
 8006348:	68a3      	ldr	r3, [r4, #8]
 800634a:	bf0c      	ite	eq
 800634c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006350:	2500      	movne	r5, #0
 8006352:	4293      	cmp	r3, r2
 8006354:	bfc4      	itt	gt
 8006356:	1a9b      	subgt	r3, r3, r2
 8006358:	18ed      	addgt	r5, r5, r3
 800635a:	2600      	movs	r6, #0
 800635c:	341a      	adds	r4, #26
 800635e:	42b5      	cmp	r5, r6
 8006360:	d11a      	bne.n	8006398 <_printf_common+0xc8>
 8006362:	2000      	movs	r0, #0
 8006364:	e008      	b.n	8006378 <_printf_common+0xa8>
 8006366:	2301      	movs	r3, #1
 8006368:	4652      	mov	r2, sl
 800636a:	4641      	mov	r1, r8
 800636c:	4638      	mov	r0, r7
 800636e:	47c8      	blx	r9
 8006370:	3001      	adds	r0, #1
 8006372:	d103      	bne.n	800637c <_printf_common+0xac>
 8006374:	f04f 30ff 	mov.w	r0, #4294967295
 8006378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800637c:	3501      	adds	r5, #1
 800637e:	e7c6      	b.n	800630e <_printf_common+0x3e>
 8006380:	18e1      	adds	r1, r4, r3
 8006382:	1c5a      	adds	r2, r3, #1
 8006384:	2030      	movs	r0, #48	@ 0x30
 8006386:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800638a:	4422      	add	r2, r4
 800638c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006390:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006394:	3302      	adds	r3, #2
 8006396:	e7c7      	b.n	8006328 <_printf_common+0x58>
 8006398:	2301      	movs	r3, #1
 800639a:	4622      	mov	r2, r4
 800639c:	4641      	mov	r1, r8
 800639e:	4638      	mov	r0, r7
 80063a0:	47c8      	blx	r9
 80063a2:	3001      	adds	r0, #1
 80063a4:	d0e6      	beq.n	8006374 <_printf_common+0xa4>
 80063a6:	3601      	adds	r6, #1
 80063a8:	e7d9      	b.n	800635e <_printf_common+0x8e>
	...

080063ac <_printf_i>:
 80063ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063b0:	7e0f      	ldrb	r7, [r1, #24]
 80063b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063b4:	2f78      	cmp	r7, #120	@ 0x78
 80063b6:	4691      	mov	r9, r2
 80063b8:	4680      	mov	r8, r0
 80063ba:	460c      	mov	r4, r1
 80063bc:	469a      	mov	sl, r3
 80063be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80063c2:	d807      	bhi.n	80063d4 <_printf_i+0x28>
 80063c4:	2f62      	cmp	r7, #98	@ 0x62
 80063c6:	d80a      	bhi.n	80063de <_printf_i+0x32>
 80063c8:	2f00      	cmp	r7, #0
 80063ca:	f000 80d1 	beq.w	8006570 <_printf_i+0x1c4>
 80063ce:	2f58      	cmp	r7, #88	@ 0x58
 80063d0:	f000 80b8 	beq.w	8006544 <_printf_i+0x198>
 80063d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063dc:	e03a      	b.n	8006454 <_printf_i+0xa8>
 80063de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063e2:	2b15      	cmp	r3, #21
 80063e4:	d8f6      	bhi.n	80063d4 <_printf_i+0x28>
 80063e6:	a101      	add	r1, pc, #4	@ (adr r1, 80063ec <_printf_i+0x40>)
 80063e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063ec:	08006445 	.word	0x08006445
 80063f0:	08006459 	.word	0x08006459
 80063f4:	080063d5 	.word	0x080063d5
 80063f8:	080063d5 	.word	0x080063d5
 80063fc:	080063d5 	.word	0x080063d5
 8006400:	080063d5 	.word	0x080063d5
 8006404:	08006459 	.word	0x08006459
 8006408:	080063d5 	.word	0x080063d5
 800640c:	080063d5 	.word	0x080063d5
 8006410:	080063d5 	.word	0x080063d5
 8006414:	080063d5 	.word	0x080063d5
 8006418:	08006557 	.word	0x08006557
 800641c:	08006483 	.word	0x08006483
 8006420:	08006511 	.word	0x08006511
 8006424:	080063d5 	.word	0x080063d5
 8006428:	080063d5 	.word	0x080063d5
 800642c:	08006579 	.word	0x08006579
 8006430:	080063d5 	.word	0x080063d5
 8006434:	08006483 	.word	0x08006483
 8006438:	080063d5 	.word	0x080063d5
 800643c:	080063d5 	.word	0x080063d5
 8006440:	08006519 	.word	0x08006519
 8006444:	6833      	ldr	r3, [r6, #0]
 8006446:	1d1a      	adds	r2, r3, #4
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	6032      	str	r2, [r6, #0]
 800644c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006450:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006454:	2301      	movs	r3, #1
 8006456:	e09c      	b.n	8006592 <_printf_i+0x1e6>
 8006458:	6833      	ldr	r3, [r6, #0]
 800645a:	6820      	ldr	r0, [r4, #0]
 800645c:	1d19      	adds	r1, r3, #4
 800645e:	6031      	str	r1, [r6, #0]
 8006460:	0606      	lsls	r6, r0, #24
 8006462:	d501      	bpl.n	8006468 <_printf_i+0xbc>
 8006464:	681d      	ldr	r5, [r3, #0]
 8006466:	e003      	b.n	8006470 <_printf_i+0xc4>
 8006468:	0645      	lsls	r5, r0, #25
 800646a:	d5fb      	bpl.n	8006464 <_printf_i+0xb8>
 800646c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006470:	2d00      	cmp	r5, #0
 8006472:	da03      	bge.n	800647c <_printf_i+0xd0>
 8006474:	232d      	movs	r3, #45	@ 0x2d
 8006476:	426d      	negs	r5, r5
 8006478:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800647c:	4858      	ldr	r0, [pc, #352]	@ (80065e0 <_printf_i+0x234>)
 800647e:	230a      	movs	r3, #10
 8006480:	e011      	b.n	80064a6 <_printf_i+0xfa>
 8006482:	6821      	ldr	r1, [r4, #0]
 8006484:	6833      	ldr	r3, [r6, #0]
 8006486:	0608      	lsls	r0, r1, #24
 8006488:	f853 5b04 	ldr.w	r5, [r3], #4
 800648c:	d402      	bmi.n	8006494 <_printf_i+0xe8>
 800648e:	0649      	lsls	r1, r1, #25
 8006490:	bf48      	it	mi
 8006492:	b2ad      	uxthmi	r5, r5
 8006494:	2f6f      	cmp	r7, #111	@ 0x6f
 8006496:	4852      	ldr	r0, [pc, #328]	@ (80065e0 <_printf_i+0x234>)
 8006498:	6033      	str	r3, [r6, #0]
 800649a:	bf14      	ite	ne
 800649c:	230a      	movne	r3, #10
 800649e:	2308      	moveq	r3, #8
 80064a0:	2100      	movs	r1, #0
 80064a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064a6:	6866      	ldr	r6, [r4, #4]
 80064a8:	60a6      	str	r6, [r4, #8]
 80064aa:	2e00      	cmp	r6, #0
 80064ac:	db05      	blt.n	80064ba <_printf_i+0x10e>
 80064ae:	6821      	ldr	r1, [r4, #0]
 80064b0:	432e      	orrs	r6, r5
 80064b2:	f021 0104 	bic.w	r1, r1, #4
 80064b6:	6021      	str	r1, [r4, #0]
 80064b8:	d04b      	beq.n	8006552 <_printf_i+0x1a6>
 80064ba:	4616      	mov	r6, r2
 80064bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80064c0:	fb03 5711 	mls	r7, r3, r1, r5
 80064c4:	5dc7      	ldrb	r7, [r0, r7]
 80064c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064ca:	462f      	mov	r7, r5
 80064cc:	42bb      	cmp	r3, r7
 80064ce:	460d      	mov	r5, r1
 80064d0:	d9f4      	bls.n	80064bc <_printf_i+0x110>
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	d10b      	bne.n	80064ee <_printf_i+0x142>
 80064d6:	6823      	ldr	r3, [r4, #0]
 80064d8:	07df      	lsls	r7, r3, #31
 80064da:	d508      	bpl.n	80064ee <_printf_i+0x142>
 80064dc:	6923      	ldr	r3, [r4, #16]
 80064de:	6861      	ldr	r1, [r4, #4]
 80064e0:	4299      	cmp	r1, r3
 80064e2:	bfde      	ittt	le
 80064e4:	2330      	movle	r3, #48	@ 0x30
 80064e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064ee:	1b92      	subs	r2, r2, r6
 80064f0:	6122      	str	r2, [r4, #16]
 80064f2:	f8cd a000 	str.w	sl, [sp]
 80064f6:	464b      	mov	r3, r9
 80064f8:	aa03      	add	r2, sp, #12
 80064fa:	4621      	mov	r1, r4
 80064fc:	4640      	mov	r0, r8
 80064fe:	f7ff fee7 	bl	80062d0 <_printf_common>
 8006502:	3001      	adds	r0, #1
 8006504:	d14a      	bne.n	800659c <_printf_i+0x1f0>
 8006506:	f04f 30ff 	mov.w	r0, #4294967295
 800650a:	b004      	add	sp, #16
 800650c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006510:	6823      	ldr	r3, [r4, #0]
 8006512:	f043 0320 	orr.w	r3, r3, #32
 8006516:	6023      	str	r3, [r4, #0]
 8006518:	4832      	ldr	r0, [pc, #200]	@ (80065e4 <_printf_i+0x238>)
 800651a:	2778      	movs	r7, #120	@ 0x78
 800651c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	6831      	ldr	r1, [r6, #0]
 8006524:	061f      	lsls	r7, r3, #24
 8006526:	f851 5b04 	ldr.w	r5, [r1], #4
 800652a:	d402      	bmi.n	8006532 <_printf_i+0x186>
 800652c:	065f      	lsls	r7, r3, #25
 800652e:	bf48      	it	mi
 8006530:	b2ad      	uxthmi	r5, r5
 8006532:	6031      	str	r1, [r6, #0]
 8006534:	07d9      	lsls	r1, r3, #31
 8006536:	bf44      	itt	mi
 8006538:	f043 0320 	orrmi.w	r3, r3, #32
 800653c:	6023      	strmi	r3, [r4, #0]
 800653e:	b11d      	cbz	r5, 8006548 <_printf_i+0x19c>
 8006540:	2310      	movs	r3, #16
 8006542:	e7ad      	b.n	80064a0 <_printf_i+0xf4>
 8006544:	4826      	ldr	r0, [pc, #152]	@ (80065e0 <_printf_i+0x234>)
 8006546:	e7e9      	b.n	800651c <_printf_i+0x170>
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	f023 0320 	bic.w	r3, r3, #32
 800654e:	6023      	str	r3, [r4, #0]
 8006550:	e7f6      	b.n	8006540 <_printf_i+0x194>
 8006552:	4616      	mov	r6, r2
 8006554:	e7bd      	b.n	80064d2 <_printf_i+0x126>
 8006556:	6833      	ldr	r3, [r6, #0]
 8006558:	6825      	ldr	r5, [r4, #0]
 800655a:	6961      	ldr	r1, [r4, #20]
 800655c:	1d18      	adds	r0, r3, #4
 800655e:	6030      	str	r0, [r6, #0]
 8006560:	062e      	lsls	r6, r5, #24
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	d501      	bpl.n	800656a <_printf_i+0x1be>
 8006566:	6019      	str	r1, [r3, #0]
 8006568:	e002      	b.n	8006570 <_printf_i+0x1c4>
 800656a:	0668      	lsls	r0, r5, #25
 800656c:	d5fb      	bpl.n	8006566 <_printf_i+0x1ba>
 800656e:	8019      	strh	r1, [r3, #0]
 8006570:	2300      	movs	r3, #0
 8006572:	6123      	str	r3, [r4, #16]
 8006574:	4616      	mov	r6, r2
 8006576:	e7bc      	b.n	80064f2 <_printf_i+0x146>
 8006578:	6833      	ldr	r3, [r6, #0]
 800657a:	1d1a      	adds	r2, r3, #4
 800657c:	6032      	str	r2, [r6, #0]
 800657e:	681e      	ldr	r6, [r3, #0]
 8006580:	6862      	ldr	r2, [r4, #4]
 8006582:	2100      	movs	r1, #0
 8006584:	4630      	mov	r0, r6
 8006586:	f7f9 fe2b 	bl	80001e0 <memchr>
 800658a:	b108      	cbz	r0, 8006590 <_printf_i+0x1e4>
 800658c:	1b80      	subs	r0, r0, r6
 800658e:	6060      	str	r0, [r4, #4]
 8006590:	6863      	ldr	r3, [r4, #4]
 8006592:	6123      	str	r3, [r4, #16]
 8006594:	2300      	movs	r3, #0
 8006596:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800659a:	e7aa      	b.n	80064f2 <_printf_i+0x146>
 800659c:	6923      	ldr	r3, [r4, #16]
 800659e:	4632      	mov	r2, r6
 80065a0:	4649      	mov	r1, r9
 80065a2:	4640      	mov	r0, r8
 80065a4:	47d0      	blx	sl
 80065a6:	3001      	adds	r0, #1
 80065a8:	d0ad      	beq.n	8006506 <_printf_i+0x15a>
 80065aa:	6823      	ldr	r3, [r4, #0]
 80065ac:	079b      	lsls	r3, r3, #30
 80065ae:	d413      	bmi.n	80065d8 <_printf_i+0x22c>
 80065b0:	68e0      	ldr	r0, [r4, #12]
 80065b2:	9b03      	ldr	r3, [sp, #12]
 80065b4:	4298      	cmp	r0, r3
 80065b6:	bfb8      	it	lt
 80065b8:	4618      	movlt	r0, r3
 80065ba:	e7a6      	b.n	800650a <_printf_i+0x15e>
 80065bc:	2301      	movs	r3, #1
 80065be:	4632      	mov	r2, r6
 80065c0:	4649      	mov	r1, r9
 80065c2:	4640      	mov	r0, r8
 80065c4:	47d0      	blx	sl
 80065c6:	3001      	adds	r0, #1
 80065c8:	d09d      	beq.n	8006506 <_printf_i+0x15a>
 80065ca:	3501      	adds	r5, #1
 80065cc:	68e3      	ldr	r3, [r4, #12]
 80065ce:	9903      	ldr	r1, [sp, #12]
 80065d0:	1a5b      	subs	r3, r3, r1
 80065d2:	42ab      	cmp	r3, r5
 80065d4:	dcf2      	bgt.n	80065bc <_printf_i+0x210>
 80065d6:	e7eb      	b.n	80065b0 <_printf_i+0x204>
 80065d8:	2500      	movs	r5, #0
 80065da:	f104 0619 	add.w	r6, r4, #25
 80065de:	e7f5      	b.n	80065cc <_printf_i+0x220>
 80065e0:	0800a73a 	.word	0x0800a73a
 80065e4:	0800a74b 	.word	0x0800a74b

080065e8 <_scanf_float>:
 80065e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ec:	b087      	sub	sp, #28
 80065ee:	4691      	mov	r9, r2
 80065f0:	9303      	str	r3, [sp, #12]
 80065f2:	688b      	ldr	r3, [r1, #8]
 80065f4:	1e5a      	subs	r2, r3, #1
 80065f6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80065fa:	bf81      	itttt	hi
 80065fc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006600:	eb03 0b05 	addhi.w	fp, r3, r5
 8006604:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006608:	608b      	strhi	r3, [r1, #8]
 800660a:	680b      	ldr	r3, [r1, #0]
 800660c:	460a      	mov	r2, r1
 800660e:	f04f 0500 	mov.w	r5, #0
 8006612:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006616:	f842 3b1c 	str.w	r3, [r2], #28
 800661a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800661e:	4680      	mov	r8, r0
 8006620:	460c      	mov	r4, r1
 8006622:	bf98      	it	ls
 8006624:	f04f 0b00 	movls.w	fp, #0
 8006628:	9201      	str	r2, [sp, #4]
 800662a:	4616      	mov	r6, r2
 800662c:	46aa      	mov	sl, r5
 800662e:	462f      	mov	r7, r5
 8006630:	9502      	str	r5, [sp, #8]
 8006632:	68a2      	ldr	r2, [r4, #8]
 8006634:	b15a      	cbz	r2, 800664e <_scanf_float+0x66>
 8006636:	f8d9 3000 	ldr.w	r3, [r9]
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	2b4e      	cmp	r3, #78	@ 0x4e
 800663e:	d863      	bhi.n	8006708 <_scanf_float+0x120>
 8006640:	2b40      	cmp	r3, #64	@ 0x40
 8006642:	d83b      	bhi.n	80066bc <_scanf_float+0xd4>
 8006644:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006648:	b2c8      	uxtb	r0, r1
 800664a:	280e      	cmp	r0, #14
 800664c:	d939      	bls.n	80066c2 <_scanf_float+0xda>
 800664e:	b11f      	cbz	r7, 8006658 <_scanf_float+0x70>
 8006650:	6823      	ldr	r3, [r4, #0]
 8006652:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006656:	6023      	str	r3, [r4, #0]
 8006658:	f10a 3aff 	add.w	sl, sl, #4294967295
 800665c:	f1ba 0f01 	cmp.w	sl, #1
 8006660:	f200 8114 	bhi.w	800688c <_scanf_float+0x2a4>
 8006664:	9b01      	ldr	r3, [sp, #4]
 8006666:	429e      	cmp	r6, r3
 8006668:	f200 8105 	bhi.w	8006876 <_scanf_float+0x28e>
 800666c:	2001      	movs	r0, #1
 800666e:	b007      	add	sp, #28
 8006670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006674:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006678:	2a0d      	cmp	r2, #13
 800667a:	d8e8      	bhi.n	800664e <_scanf_float+0x66>
 800667c:	a101      	add	r1, pc, #4	@ (adr r1, 8006684 <_scanf_float+0x9c>)
 800667e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006682:	bf00      	nop
 8006684:	080067cd 	.word	0x080067cd
 8006688:	0800664f 	.word	0x0800664f
 800668c:	0800664f 	.word	0x0800664f
 8006690:	0800664f 	.word	0x0800664f
 8006694:	08006829 	.word	0x08006829
 8006698:	08006803 	.word	0x08006803
 800669c:	0800664f 	.word	0x0800664f
 80066a0:	0800664f 	.word	0x0800664f
 80066a4:	080067db 	.word	0x080067db
 80066a8:	0800664f 	.word	0x0800664f
 80066ac:	0800664f 	.word	0x0800664f
 80066b0:	0800664f 	.word	0x0800664f
 80066b4:	0800664f 	.word	0x0800664f
 80066b8:	08006797 	.word	0x08006797
 80066bc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80066c0:	e7da      	b.n	8006678 <_scanf_float+0x90>
 80066c2:	290e      	cmp	r1, #14
 80066c4:	d8c3      	bhi.n	800664e <_scanf_float+0x66>
 80066c6:	a001      	add	r0, pc, #4	@ (adr r0, 80066cc <_scanf_float+0xe4>)
 80066c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80066cc:	08006787 	.word	0x08006787
 80066d0:	0800664f 	.word	0x0800664f
 80066d4:	08006787 	.word	0x08006787
 80066d8:	08006817 	.word	0x08006817
 80066dc:	0800664f 	.word	0x0800664f
 80066e0:	08006729 	.word	0x08006729
 80066e4:	0800676d 	.word	0x0800676d
 80066e8:	0800676d 	.word	0x0800676d
 80066ec:	0800676d 	.word	0x0800676d
 80066f0:	0800676d 	.word	0x0800676d
 80066f4:	0800676d 	.word	0x0800676d
 80066f8:	0800676d 	.word	0x0800676d
 80066fc:	0800676d 	.word	0x0800676d
 8006700:	0800676d 	.word	0x0800676d
 8006704:	0800676d 	.word	0x0800676d
 8006708:	2b6e      	cmp	r3, #110	@ 0x6e
 800670a:	d809      	bhi.n	8006720 <_scanf_float+0x138>
 800670c:	2b60      	cmp	r3, #96	@ 0x60
 800670e:	d8b1      	bhi.n	8006674 <_scanf_float+0x8c>
 8006710:	2b54      	cmp	r3, #84	@ 0x54
 8006712:	d07b      	beq.n	800680c <_scanf_float+0x224>
 8006714:	2b59      	cmp	r3, #89	@ 0x59
 8006716:	d19a      	bne.n	800664e <_scanf_float+0x66>
 8006718:	2d07      	cmp	r5, #7
 800671a:	d198      	bne.n	800664e <_scanf_float+0x66>
 800671c:	2508      	movs	r5, #8
 800671e:	e02f      	b.n	8006780 <_scanf_float+0x198>
 8006720:	2b74      	cmp	r3, #116	@ 0x74
 8006722:	d073      	beq.n	800680c <_scanf_float+0x224>
 8006724:	2b79      	cmp	r3, #121	@ 0x79
 8006726:	e7f6      	b.n	8006716 <_scanf_float+0x12e>
 8006728:	6821      	ldr	r1, [r4, #0]
 800672a:	05c8      	lsls	r0, r1, #23
 800672c:	d51e      	bpl.n	800676c <_scanf_float+0x184>
 800672e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006732:	6021      	str	r1, [r4, #0]
 8006734:	3701      	adds	r7, #1
 8006736:	f1bb 0f00 	cmp.w	fp, #0
 800673a:	d003      	beq.n	8006744 <_scanf_float+0x15c>
 800673c:	3201      	adds	r2, #1
 800673e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006742:	60a2      	str	r2, [r4, #8]
 8006744:	68a3      	ldr	r3, [r4, #8]
 8006746:	3b01      	subs	r3, #1
 8006748:	60a3      	str	r3, [r4, #8]
 800674a:	6923      	ldr	r3, [r4, #16]
 800674c:	3301      	adds	r3, #1
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006754:	3b01      	subs	r3, #1
 8006756:	2b00      	cmp	r3, #0
 8006758:	f8c9 3004 	str.w	r3, [r9, #4]
 800675c:	f340 8082 	ble.w	8006864 <_scanf_float+0x27c>
 8006760:	f8d9 3000 	ldr.w	r3, [r9]
 8006764:	3301      	adds	r3, #1
 8006766:	f8c9 3000 	str.w	r3, [r9]
 800676a:	e762      	b.n	8006632 <_scanf_float+0x4a>
 800676c:	eb1a 0105 	adds.w	r1, sl, r5
 8006770:	f47f af6d 	bne.w	800664e <_scanf_float+0x66>
 8006774:	6822      	ldr	r2, [r4, #0]
 8006776:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800677a:	6022      	str	r2, [r4, #0]
 800677c:	460d      	mov	r5, r1
 800677e:	468a      	mov	sl, r1
 8006780:	f806 3b01 	strb.w	r3, [r6], #1
 8006784:	e7de      	b.n	8006744 <_scanf_float+0x15c>
 8006786:	6822      	ldr	r2, [r4, #0]
 8006788:	0610      	lsls	r0, r2, #24
 800678a:	f57f af60 	bpl.w	800664e <_scanf_float+0x66>
 800678e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006792:	6022      	str	r2, [r4, #0]
 8006794:	e7f4      	b.n	8006780 <_scanf_float+0x198>
 8006796:	f1ba 0f00 	cmp.w	sl, #0
 800679a:	d10c      	bne.n	80067b6 <_scanf_float+0x1ce>
 800679c:	b977      	cbnz	r7, 80067bc <_scanf_float+0x1d4>
 800679e:	6822      	ldr	r2, [r4, #0]
 80067a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80067a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80067a8:	d108      	bne.n	80067bc <_scanf_float+0x1d4>
 80067aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80067ae:	6022      	str	r2, [r4, #0]
 80067b0:	f04f 0a01 	mov.w	sl, #1
 80067b4:	e7e4      	b.n	8006780 <_scanf_float+0x198>
 80067b6:	f1ba 0f02 	cmp.w	sl, #2
 80067ba:	d050      	beq.n	800685e <_scanf_float+0x276>
 80067bc:	2d01      	cmp	r5, #1
 80067be:	d002      	beq.n	80067c6 <_scanf_float+0x1de>
 80067c0:	2d04      	cmp	r5, #4
 80067c2:	f47f af44 	bne.w	800664e <_scanf_float+0x66>
 80067c6:	3501      	adds	r5, #1
 80067c8:	b2ed      	uxtb	r5, r5
 80067ca:	e7d9      	b.n	8006780 <_scanf_float+0x198>
 80067cc:	f1ba 0f01 	cmp.w	sl, #1
 80067d0:	f47f af3d 	bne.w	800664e <_scanf_float+0x66>
 80067d4:	f04f 0a02 	mov.w	sl, #2
 80067d8:	e7d2      	b.n	8006780 <_scanf_float+0x198>
 80067da:	b975      	cbnz	r5, 80067fa <_scanf_float+0x212>
 80067dc:	2f00      	cmp	r7, #0
 80067de:	f47f af37 	bne.w	8006650 <_scanf_float+0x68>
 80067e2:	6822      	ldr	r2, [r4, #0]
 80067e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80067e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80067ec:	f040 8103 	bne.w	80069f6 <_scanf_float+0x40e>
 80067f0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80067f4:	6022      	str	r2, [r4, #0]
 80067f6:	2501      	movs	r5, #1
 80067f8:	e7c2      	b.n	8006780 <_scanf_float+0x198>
 80067fa:	2d03      	cmp	r5, #3
 80067fc:	d0e3      	beq.n	80067c6 <_scanf_float+0x1de>
 80067fe:	2d05      	cmp	r5, #5
 8006800:	e7df      	b.n	80067c2 <_scanf_float+0x1da>
 8006802:	2d02      	cmp	r5, #2
 8006804:	f47f af23 	bne.w	800664e <_scanf_float+0x66>
 8006808:	2503      	movs	r5, #3
 800680a:	e7b9      	b.n	8006780 <_scanf_float+0x198>
 800680c:	2d06      	cmp	r5, #6
 800680e:	f47f af1e 	bne.w	800664e <_scanf_float+0x66>
 8006812:	2507      	movs	r5, #7
 8006814:	e7b4      	b.n	8006780 <_scanf_float+0x198>
 8006816:	6822      	ldr	r2, [r4, #0]
 8006818:	0591      	lsls	r1, r2, #22
 800681a:	f57f af18 	bpl.w	800664e <_scanf_float+0x66>
 800681e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006822:	6022      	str	r2, [r4, #0]
 8006824:	9702      	str	r7, [sp, #8]
 8006826:	e7ab      	b.n	8006780 <_scanf_float+0x198>
 8006828:	6822      	ldr	r2, [r4, #0]
 800682a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800682e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006832:	d005      	beq.n	8006840 <_scanf_float+0x258>
 8006834:	0550      	lsls	r0, r2, #21
 8006836:	f57f af0a 	bpl.w	800664e <_scanf_float+0x66>
 800683a:	2f00      	cmp	r7, #0
 800683c:	f000 80db 	beq.w	80069f6 <_scanf_float+0x40e>
 8006840:	0591      	lsls	r1, r2, #22
 8006842:	bf58      	it	pl
 8006844:	9902      	ldrpl	r1, [sp, #8]
 8006846:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800684a:	bf58      	it	pl
 800684c:	1a79      	subpl	r1, r7, r1
 800684e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006852:	bf58      	it	pl
 8006854:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006858:	6022      	str	r2, [r4, #0]
 800685a:	2700      	movs	r7, #0
 800685c:	e790      	b.n	8006780 <_scanf_float+0x198>
 800685e:	f04f 0a03 	mov.w	sl, #3
 8006862:	e78d      	b.n	8006780 <_scanf_float+0x198>
 8006864:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006868:	4649      	mov	r1, r9
 800686a:	4640      	mov	r0, r8
 800686c:	4798      	blx	r3
 800686e:	2800      	cmp	r0, #0
 8006870:	f43f aedf 	beq.w	8006632 <_scanf_float+0x4a>
 8006874:	e6eb      	b.n	800664e <_scanf_float+0x66>
 8006876:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800687a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800687e:	464a      	mov	r2, r9
 8006880:	4640      	mov	r0, r8
 8006882:	4798      	blx	r3
 8006884:	6923      	ldr	r3, [r4, #16]
 8006886:	3b01      	subs	r3, #1
 8006888:	6123      	str	r3, [r4, #16]
 800688a:	e6eb      	b.n	8006664 <_scanf_float+0x7c>
 800688c:	1e6b      	subs	r3, r5, #1
 800688e:	2b06      	cmp	r3, #6
 8006890:	d824      	bhi.n	80068dc <_scanf_float+0x2f4>
 8006892:	2d02      	cmp	r5, #2
 8006894:	d836      	bhi.n	8006904 <_scanf_float+0x31c>
 8006896:	9b01      	ldr	r3, [sp, #4]
 8006898:	429e      	cmp	r6, r3
 800689a:	f67f aee7 	bls.w	800666c <_scanf_float+0x84>
 800689e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068a6:	464a      	mov	r2, r9
 80068a8:	4640      	mov	r0, r8
 80068aa:	4798      	blx	r3
 80068ac:	6923      	ldr	r3, [r4, #16]
 80068ae:	3b01      	subs	r3, #1
 80068b0:	6123      	str	r3, [r4, #16]
 80068b2:	e7f0      	b.n	8006896 <_scanf_float+0x2ae>
 80068b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068b8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80068bc:	464a      	mov	r2, r9
 80068be:	4640      	mov	r0, r8
 80068c0:	4798      	blx	r3
 80068c2:	6923      	ldr	r3, [r4, #16]
 80068c4:	3b01      	subs	r3, #1
 80068c6:	6123      	str	r3, [r4, #16]
 80068c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068cc:	fa5f fa8a 	uxtb.w	sl, sl
 80068d0:	f1ba 0f02 	cmp.w	sl, #2
 80068d4:	d1ee      	bne.n	80068b4 <_scanf_float+0x2cc>
 80068d6:	3d03      	subs	r5, #3
 80068d8:	b2ed      	uxtb	r5, r5
 80068da:	1b76      	subs	r6, r6, r5
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	05da      	lsls	r2, r3, #23
 80068e0:	d530      	bpl.n	8006944 <_scanf_float+0x35c>
 80068e2:	055b      	lsls	r3, r3, #21
 80068e4:	d511      	bpl.n	800690a <_scanf_float+0x322>
 80068e6:	9b01      	ldr	r3, [sp, #4]
 80068e8:	429e      	cmp	r6, r3
 80068ea:	f67f aebf 	bls.w	800666c <_scanf_float+0x84>
 80068ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068f6:	464a      	mov	r2, r9
 80068f8:	4640      	mov	r0, r8
 80068fa:	4798      	blx	r3
 80068fc:	6923      	ldr	r3, [r4, #16]
 80068fe:	3b01      	subs	r3, #1
 8006900:	6123      	str	r3, [r4, #16]
 8006902:	e7f0      	b.n	80068e6 <_scanf_float+0x2fe>
 8006904:	46aa      	mov	sl, r5
 8006906:	46b3      	mov	fp, r6
 8006908:	e7de      	b.n	80068c8 <_scanf_float+0x2e0>
 800690a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800690e:	6923      	ldr	r3, [r4, #16]
 8006910:	2965      	cmp	r1, #101	@ 0x65
 8006912:	f103 33ff 	add.w	r3, r3, #4294967295
 8006916:	f106 35ff 	add.w	r5, r6, #4294967295
 800691a:	6123      	str	r3, [r4, #16]
 800691c:	d00c      	beq.n	8006938 <_scanf_float+0x350>
 800691e:	2945      	cmp	r1, #69	@ 0x45
 8006920:	d00a      	beq.n	8006938 <_scanf_float+0x350>
 8006922:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006926:	464a      	mov	r2, r9
 8006928:	4640      	mov	r0, r8
 800692a:	4798      	blx	r3
 800692c:	6923      	ldr	r3, [r4, #16]
 800692e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006932:	3b01      	subs	r3, #1
 8006934:	1eb5      	subs	r5, r6, #2
 8006936:	6123      	str	r3, [r4, #16]
 8006938:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800693c:	464a      	mov	r2, r9
 800693e:	4640      	mov	r0, r8
 8006940:	4798      	blx	r3
 8006942:	462e      	mov	r6, r5
 8006944:	6822      	ldr	r2, [r4, #0]
 8006946:	f012 0210 	ands.w	r2, r2, #16
 800694a:	d001      	beq.n	8006950 <_scanf_float+0x368>
 800694c:	2000      	movs	r0, #0
 800694e:	e68e      	b.n	800666e <_scanf_float+0x86>
 8006950:	7032      	strb	r2, [r6, #0]
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006958:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800695c:	d125      	bne.n	80069aa <_scanf_float+0x3c2>
 800695e:	9b02      	ldr	r3, [sp, #8]
 8006960:	429f      	cmp	r7, r3
 8006962:	d00a      	beq.n	800697a <_scanf_float+0x392>
 8006964:	1bda      	subs	r2, r3, r7
 8006966:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800696a:	429e      	cmp	r6, r3
 800696c:	bf28      	it	cs
 800696e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006972:	4922      	ldr	r1, [pc, #136]	@ (80069fc <_scanf_float+0x414>)
 8006974:	4630      	mov	r0, r6
 8006976:	f000 f977 	bl	8006c68 <siprintf>
 800697a:	9901      	ldr	r1, [sp, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	4640      	mov	r0, r8
 8006980:	f002 fcf6 	bl	8009370 <_strtod_r>
 8006984:	9b03      	ldr	r3, [sp, #12]
 8006986:	6821      	ldr	r1, [r4, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f011 0f02 	tst.w	r1, #2
 800698e:	ec57 6b10 	vmov	r6, r7, d0
 8006992:	f103 0204 	add.w	r2, r3, #4
 8006996:	d015      	beq.n	80069c4 <_scanf_float+0x3dc>
 8006998:	9903      	ldr	r1, [sp, #12]
 800699a:	600a      	str	r2, [r1, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	e9c3 6700 	strd	r6, r7, [r3]
 80069a2:	68e3      	ldr	r3, [r4, #12]
 80069a4:	3301      	adds	r3, #1
 80069a6:	60e3      	str	r3, [r4, #12]
 80069a8:	e7d0      	b.n	800694c <_scanf_float+0x364>
 80069aa:	9b04      	ldr	r3, [sp, #16]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0e4      	beq.n	800697a <_scanf_float+0x392>
 80069b0:	9905      	ldr	r1, [sp, #20]
 80069b2:	230a      	movs	r3, #10
 80069b4:	3101      	adds	r1, #1
 80069b6:	4640      	mov	r0, r8
 80069b8:	f002 fd5a 	bl	8009470 <_strtol_r>
 80069bc:	9b04      	ldr	r3, [sp, #16]
 80069be:	9e05      	ldr	r6, [sp, #20]
 80069c0:	1ac2      	subs	r2, r0, r3
 80069c2:	e7d0      	b.n	8006966 <_scanf_float+0x37e>
 80069c4:	f011 0f04 	tst.w	r1, #4
 80069c8:	9903      	ldr	r1, [sp, #12]
 80069ca:	600a      	str	r2, [r1, #0]
 80069cc:	d1e6      	bne.n	800699c <_scanf_float+0x3b4>
 80069ce:	681d      	ldr	r5, [r3, #0]
 80069d0:	4632      	mov	r2, r6
 80069d2:	463b      	mov	r3, r7
 80069d4:	4630      	mov	r0, r6
 80069d6:	4639      	mov	r1, r7
 80069d8:	f7fa f8b0 	bl	8000b3c <__aeabi_dcmpun>
 80069dc:	b128      	cbz	r0, 80069ea <_scanf_float+0x402>
 80069de:	4808      	ldr	r0, [pc, #32]	@ (8006a00 <_scanf_float+0x418>)
 80069e0:	f000 fabc 	bl	8006f5c <nanf>
 80069e4:	ed85 0a00 	vstr	s0, [r5]
 80069e8:	e7db      	b.n	80069a2 <_scanf_float+0x3ba>
 80069ea:	4630      	mov	r0, r6
 80069ec:	4639      	mov	r1, r7
 80069ee:	f7fa f903 	bl	8000bf8 <__aeabi_d2f>
 80069f2:	6028      	str	r0, [r5, #0]
 80069f4:	e7d5      	b.n	80069a2 <_scanf_float+0x3ba>
 80069f6:	2700      	movs	r7, #0
 80069f8:	e62e      	b.n	8006658 <_scanf_float+0x70>
 80069fa:	bf00      	nop
 80069fc:	0800a75c 	.word	0x0800a75c
 8006a00:	0800a89d 	.word	0x0800a89d

08006a04 <std>:
 8006a04:	2300      	movs	r3, #0
 8006a06:	b510      	push	{r4, lr}
 8006a08:	4604      	mov	r4, r0
 8006a0a:	e9c0 3300 	strd	r3, r3, [r0]
 8006a0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a12:	6083      	str	r3, [r0, #8]
 8006a14:	8181      	strh	r1, [r0, #12]
 8006a16:	6643      	str	r3, [r0, #100]	@ 0x64
 8006a18:	81c2      	strh	r2, [r0, #14]
 8006a1a:	6183      	str	r3, [r0, #24]
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	2208      	movs	r2, #8
 8006a20:	305c      	adds	r0, #92	@ 0x5c
 8006a22:	f000 fa1b 	bl	8006e5c <memset>
 8006a26:	4b0d      	ldr	r3, [pc, #52]	@ (8006a5c <std+0x58>)
 8006a28:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a60 <std+0x5c>)
 8006a2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a64 <std+0x60>)
 8006a30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a32:	4b0d      	ldr	r3, [pc, #52]	@ (8006a68 <std+0x64>)
 8006a34:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a36:	4b0d      	ldr	r3, [pc, #52]	@ (8006a6c <std+0x68>)
 8006a38:	6224      	str	r4, [r4, #32]
 8006a3a:	429c      	cmp	r4, r3
 8006a3c:	d006      	beq.n	8006a4c <std+0x48>
 8006a3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006a42:	4294      	cmp	r4, r2
 8006a44:	d002      	beq.n	8006a4c <std+0x48>
 8006a46:	33d0      	adds	r3, #208	@ 0xd0
 8006a48:	429c      	cmp	r4, r3
 8006a4a:	d105      	bne.n	8006a58 <std+0x54>
 8006a4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a54:	f000 ba7e 	b.w	8006f54 <__retarget_lock_init_recursive>
 8006a58:	bd10      	pop	{r4, pc}
 8006a5a:	bf00      	nop
 8006a5c:	08006cad 	.word	0x08006cad
 8006a60:	08006ccf 	.word	0x08006ccf
 8006a64:	08006d07 	.word	0x08006d07
 8006a68:	08006d2b 	.word	0x08006d2b
 8006a6c:	2000039c 	.word	0x2000039c

08006a70 <stdio_exit_handler>:
 8006a70:	4a02      	ldr	r2, [pc, #8]	@ (8006a7c <stdio_exit_handler+0xc>)
 8006a72:	4903      	ldr	r1, [pc, #12]	@ (8006a80 <stdio_exit_handler+0x10>)
 8006a74:	4803      	ldr	r0, [pc, #12]	@ (8006a84 <stdio_exit_handler+0x14>)
 8006a76:	f000 b869 	b.w	8006b4c <_fwalk_sglue>
 8006a7a:	bf00      	nop
 8006a7c:	20000014 	.word	0x20000014
 8006a80:	08009ab1 	.word	0x08009ab1
 8006a84:	20000024 	.word	0x20000024

08006a88 <cleanup_stdio>:
 8006a88:	6841      	ldr	r1, [r0, #4]
 8006a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006abc <cleanup_stdio+0x34>)
 8006a8c:	4299      	cmp	r1, r3
 8006a8e:	b510      	push	{r4, lr}
 8006a90:	4604      	mov	r4, r0
 8006a92:	d001      	beq.n	8006a98 <cleanup_stdio+0x10>
 8006a94:	f003 f80c 	bl	8009ab0 <_fflush_r>
 8006a98:	68a1      	ldr	r1, [r4, #8]
 8006a9a:	4b09      	ldr	r3, [pc, #36]	@ (8006ac0 <cleanup_stdio+0x38>)
 8006a9c:	4299      	cmp	r1, r3
 8006a9e:	d002      	beq.n	8006aa6 <cleanup_stdio+0x1e>
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f003 f805 	bl	8009ab0 <_fflush_r>
 8006aa6:	68e1      	ldr	r1, [r4, #12]
 8006aa8:	4b06      	ldr	r3, [pc, #24]	@ (8006ac4 <cleanup_stdio+0x3c>)
 8006aaa:	4299      	cmp	r1, r3
 8006aac:	d004      	beq.n	8006ab8 <cleanup_stdio+0x30>
 8006aae:	4620      	mov	r0, r4
 8006ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ab4:	f002 bffc 	b.w	8009ab0 <_fflush_r>
 8006ab8:	bd10      	pop	{r4, pc}
 8006aba:	bf00      	nop
 8006abc:	2000039c 	.word	0x2000039c
 8006ac0:	20000404 	.word	0x20000404
 8006ac4:	2000046c 	.word	0x2000046c

08006ac8 <global_stdio_init.part.0>:
 8006ac8:	b510      	push	{r4, lr}
 8006aca:	4b0b      	ldr	r3, [pc, #44]	@ (8006af8 <global_stdio_init.part.0+0x30>)
 8006acc:	4c0b      	ldr	r4, [pc, #44]	@ (8006afc <global_stdio_init.part.0+0x34>)
 8006ace:	4a0c      	ldr	r2, [pc, #48]	@ (8006b00 <global_stdio_init.part.0+0x38>)
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	2104      	movs	r1, #4
 8006ad8:	f7ff ff94 	bl	8006a04 <std>
 8006adc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	2109      	movs	r1, #9
 8006ae4:	f7ff ff8e 	bl	8006a04 <std>
 8006ae8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006aec:	2202      	movs	r2, #2
 8006aee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006af2:	2112      	movs	r1, #18
 8006af4:	f7ff bf86 	b.w	8006a04 <std>
 8006af8:	200004d4 	.word	0x200004d4
 8006afc:	2000039c 	.word	0x2000039c
 8006b00:	08006a71 	.word	0x08006a71

08006b04 <__sfp_lock_acquire>:
 8006b04:	4801      	ldr	r0, [pc, #4]	@ (8006b0c <__sfp_lock_acquire+0x8>)
 8006b06:	f000 ba26 	b.w	8006f56 <__retarget_lock_acquire_recursive>
 8006b0a:	bf00      	nop
 8006b0c:	200004dd 	.word	0x200004dd

08006b10 <__sfp_lock_release>:
 8006b10:	4801      	ldr	r0, [pc, #4]	@ (8006b18 <__sfp_lock_release+0x8>)
 8006b12:	f000 ba21 	b.w	8006f58 <__retarget_lock_release_recursive>
 8006b16:	bf00      	nop
 8006b18:	200004dd 	.word	0x200004dd

08006b1c <__sinit>:
 8006b1c:	b510      	push	{r4, lr}
 8006b1e:	4604      	mov	r4, r0
 8006b20:	f7ff fff0 	bl	8006b04 <__sfp_lock_acquire>
 8006b24:	6a23      	ldr	r3, [r4, #32]
 8006b26:	b11b      	cbz	r3, 8006b30 <__sinit+0x14>
 8006b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b2c:	f7ff bff0 	b.w	8006b10 <__sfp_lock_release>
 8006b30:	4b04      	ldr	r3, [pc, #16]	@ (8006b44 <__sinit+0x28>)
 8006b32:	6223      	str	r3, [r4, #32]
 8006b34:	4b04      	ldr	r3, [pc, #16]	@ (8006b48 <__sinit+0x2c>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1f5      	bne.n	8006b28 <__sinit+0xc>
 8006b3c:	f7ff ffc4 	bl	8006ac8 <global_stdio_init.part.0>
 8006b40:	e7f2      	b.n	8006b28 <__sinit+0xc>
 8006b42:	bf00      	nop
 8006b44:	08006a89 	.word	0x08006a89
 8006b48:	200004d4 	.word	0x200004d4

08006b4c <_fwalk_sglue>:
 8006b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b50:	4607      	mov	r7, r0
 8006b52:	4688      	mov	r8, r1
 8006b54:	4614      	mov	r4, r2
 8006b56:	2600      	movs	r6, #0
 8006b58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b5c:	f1b9 0901 	subs.w	r9, r9, #1
 8006b60:	d505      	bpl.n	8006b6e <_fwalk_sglue+0x22>
 8006b62:	6824      	ldr	r4, [r4, #0]
 8006b64:	2c00      	cmp	r4, #0
 8006b66:	d1f7      	bne.n	8006b58 <_fwalk_sglue+0xc>
 8006b68:	4630      	mov	r0, r6
 8006b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b6e:	89ab      	ldrh	r3, [r5, #12]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d907      	bls.n	8006b84 <_fwalk_sglue+0x38>
 8006b74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b78:	3301      	adds	r3, #1
 8006b7a:	d003      	beq.n	8006b84 <_fwalk_sglue+0x38>
 8006b7c:	4629      	mov	r1, r5
 8006b7e:	4638      	mov	r0, r7
 8006b80:	47c0      	blx	r8
 8006b82:	4306      	orrs	r6, r0
 8006b84:	3568      	adds	r5, #104	@ 0x68
 8006b86:	e7e9      	b.n	8006b5c <_fwalk_sglue+0x10>

08006b88 <iprintf>:
 8006b88:	b40f      	push	{r0, r1, r2, r3}
 8006b8a:	b507      	push	{r0, r1, r2, lr}
 8006b8c:	4906      	ldr	r1, [pc, #24]	@ (8006ba8 <iprintf+0x20>)
 8006b8e:	ab04      	add	r3, sp, #16
 8006b90:	6808      	ldr	r0, [r1, #0]
 8006b92:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b96:	6881      	ldr	r1, [r0, #8]
 8006b98:	9301      	str	r3, [sp, #4]
 8006b9a:	f002 fded 	bl	8009778 <_vfiprintf_r>
 8006b9e:	b003      	add	sp, #12
 8006ba0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ba4:	b004      	add	sp, #16
 8006ba6:	4770      	bx	lr
 8006ba8:	20000020 	.word	0x20000020

08006bac <_puts_r>:
 8006bac:	6a03      	ldr	r3, [r0, #32]
 8006bae:	b570      	push	{r4, r5, r6, lr}
 8006bb0:	6884      	ldr	r4, [r0, #8]
 8006bb2:	4605      	mov	r5, r0
 8006bb4:	460e      	mov	r6, r1
 8006bb6:	b90b      	cbnz	r3, 8006bbc <_puts_r+0x10>
 8006bb8:	f7ff ffb0 	bl	8006b1c <__sinit>
 8006bbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bbe:	07db      	lsls	r3, r3, #31
 8006bc0:	d405      	bmi.n	8006bce <_puts_r+0x22>
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	0598      	lsls	r0, r3, #22
 8006bc6:	d402      	bmi.n	8006bce <_puts_r+0x22>
 8006bc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bca:	f000 f9c4 	bl	8006f56 <__retarget_lock_acquire_recursive>
 8006bce:	89a3      	ldrh	r3, [r4, #12]
 8006bd0:	0719      	lsls	r1, r3, #28
 8006bd2:	d502      	bpl.n	8006bda <_puts_r+0x2e>
 8006bd4:	6923      	ldr	r3, [r4, #16]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d135      	bne.n	8006c46 <_puts_r+0x9a>
 8006bda:	4621      	mov	r1, r4
 8006bdc:	4628      	mov	r0, r5
 8006bde:	f000 f8e7 	bl	8006db0 <__swsetup_r>
 8006be2:	b380      	cbz	r0, 8006c46 <_puts_r+0x9a>
 8006be4:	f04f 35ff 	mov.w	r5, #4294967295
 8006be8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bea:	07da      	lsls	r2, r3, #31
 8006bec:	d405      	bmi.n	8006bfa <_puts_r+0x4e>
 8006bee:	89a3      	ldrh	r3, [r4, #12]
 8006bf0:	059b      	lsls	r3, r3, #22
 8006bf2:	d402      	bmi.n	8006bfa <_puts_r+0x4e>
 8006bf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bf6:	f000 f9af 	bl	8006f58 <__retarget_lock_release_recursive>
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	bd70      	pop	{r4, r5, r6, pc}
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	da04      	bge.n	8006c0c <_puts_r+0x60>
 8006c02:	69a2      	ldr	r2, [r4, #24]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	dc17      	bgt.n	8006c38 <_puts_r+0x8c>
 8006c08:	290a      	cmp	r1, #10
 8006c0a:	d015      	beq.n	8006c38 <_puts_r+0x8c>
 8006c0c:	6823      	ldr	r3, [r4, #0]
 8006c0e:	1c5a      	adds	r2, r3, #1
 8006c10:	6022      	str	r2, [r4, #0]
 8006c12:	7019      	strb	r1, [r3, #0]
 8006c14:	68a3      	ldr	r3, [r4, #8]
 8006c16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	60a3      	str	r3, [r4, #8]
 8006c1e:	2900      	cmp	r1, #0
 8006c20:	d1ed      	bne.n	8006bfe <_puts_r+0x52>
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	da11      	bge.n	8006c4a <_puts_r+0x9e>
 8006c26:	4622      	mov	r2, r4
 8006c28:	210a      	movs	r1, #10
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	f000 f881 	bl	8006d32 <__swbuf_r>
 8006c30:	3001      	adds	r0, #1
 8006c32:	d0d7      	beq.n	8006be4 <_puts_r+0x38>
 8006c34:	250a      	movs	r5, #10
 8006c36:	e7d7      	b.n	8006be8 <_puts_r+0x3c>
 8006c38:	4622      	mov	r2, r4
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	f000 f879 	bl	8006d32 <__swbuf_r>
 8006c40:	3001      	adds	r0, #1
 8006c42:	d1e7      	bne.n	8006c14 <_puts_r+0x68>
 8006c44:	e7ce      	b.n	8006be4 <_puts_r+0x38>
 8006c46:	3e01      	subs	r6, #1
 8006c48:	e7e4      	b.n	8006c14 <_puts_r+0x68>
 8006c4a:	6823      	ldr	r3, [r4, #0]
 8006c4c:	1c5a      	adds	r2, r3, #1
 8006c4e:	6022      	str	r2, [r4, #0]
 8006c50:	220a      	movs	r2, #10
 8006c52:	701a      	strb	r2, [r3, #0]
 8006c54:	e7ee      	b.n	8006c34 <_puts_r+0x88>
	...

08006c58 <puts>:
 8006c58:	4b02      	ldr	r3, [pc, #8]	@ (8006c64 <puts+0xc>)
 8006c5a:	4601      	mov	r1, r0
 8006c5c:	6818      	ldr	r0, [r3, #0]
 8006c5e:	f7ff bfa5 	b.w	8006bac <_puts_r>
 8006c62:	bf00      	nop
 8006c64:	20000020 	.word	0x20000020

08006c68 <siprintf>:
 8006c68:	b40e      	push	{r1, r2, r3}
 8006c6a:	b510      	push	{r4, lr}
 8006c6c:	b09d      	sub	sp, #116	@ 0x74
 8006c6e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006c70:	9002      	str	r0, [sp, #8]
 8006c72:	9006      	str	r0, [sp, #24]
 8006c74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006c78:	480a      	ldr	r0, [pc, #40]	@ (8006ca4 <siprintf+0x3c>)
 8006c7a:	9107      	str	r1, [sp, #28]
 8006c7c:	9104      	str	r1, [sp, #16]
 8006c7e:	490a      	ldr	r1, [pc, #40]	@ (8006ca8 <siprintf+0x40>)
 8006c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c84:	9105      	str	r1, [sp, #20]
 8006c86:	2400      	movs	r4, #0
 8006c88:	a902      	add	r1, sp, #8
 8006c8a:	6800      	ldr	r0, [r0, #0]
 8006c8c:	9301      	str	r3, [sp, #4]
 8006c8e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006c90:	f002 fc4c 	bl	800952c <_svfiprintf_r>
 8006c94:	9b02      	ldr	r3, [sp, #8]
 8006c96:	701c      	strb	r4, [r3, #0]
 8006c98:	b01d      	add	sp, #116	@ 0x74
 8006c9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c9e:	b003      	add	sp, #12
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	20000020 	.word	0x20000020
 8006ca8:	ffff0208 	.word	0xffff0208

08006cac <__sread>:
 8006cac:	b510      	push	{r4, lr}
 8006cae:	460c      	mov	r4, r1
 8006cb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cb4:	f000 f900 	bl	8006eb8 <_read_r>
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	bfab      	itete	ge
 8006cbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006cbe:	89a3      	ldrhlt	r3, [r4, #12]
 8006cc0:	181b      	addge	r3, r3, r0
 8006cc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006cc6:	bfac      	ite	ge
 8006cc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006cca:	81a3      	strhlt	r3, [r4, #12]
 8006ccc:	bd10      	pop	{r4, pc}

08006cce <__swrite>:
 8006cce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cd2:	461f      	mov	r7, r3
 8006cd4:	898b      	ldrh	r3, [r1, #12]
 8006cd6:	05db      	lsls	r3, r3, #23
 8006cd8:	4605      	mov	r5, r0
 8006cda:	460c      	mov	r4, r1
 8006cdc:	4616      	mov	r6, r2
 8006cde:	d505      	bpl.n	8006cec <__swrite+0x1e>
 8006ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f000 f8d4 	bl	8006e94 <_lseek_r>
 8006cec:	89a3      	ldrh	r3, [r4, #12]
 8006cee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cf2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006cf6:	81a3      	strh	r3, [r4, #12]
 8006cf8:	4632      	mov	r2, r6
 8006cfa:	463b      	mov	r3, r7
 8006cfc:	4628      	mov	r0, r5
 8006cfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d02:	f000 b8eb 	b.w	8006edc <_write_r>

08006d06 <__sseek>:
 8006d06:	b510      	push	{r4, lr}
 8006d08:	460c      	mov	r4, r1
 8006d0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d0e:	f000 f8c1 	bl	8006e94 <_lseek_r>
 8006d12:	1c43      	adds	r3, r0, #1
 8006d14:	89a3      	ldrh	r3, [r4, #12]
 8006d16:	bf15      	itete	ne
 8006d18:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d22:	81a3      	strheq	r3, [r4, #12]
 8006d24:	bf18      	it	ne
 8006d26:	81a3      	strhne	r3, [r4, #12]
 8006d28:	bd10      	pop	{r4, pc}

08006d2a <__sclose>:
 8006d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d2e:	f000 b8a1 	b.w	8006e74 <_close_r>

08006d32 <__swbuf_r>:
 8006d32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d34:	460e      	mov	r6, r1
 8006d36:	4614      	mov	r4, r2
 8006d38:	4605      	mov	r5, r0
 8006d3a:	b118      	cbz	r0, 8006d44 <__swbuf_r+0x12>
 8006d3c:	6a03      	ldr	r3, [r0, #32]
 8006d3e:	b90b      	cbnz	r3, 8006d44 <__swbuf_r+0x12>
 8006d40:	f7ff feec 	bl	8006b1c <__sinit>
 8006d44:	69a3      	ldr	r3, [r4, #24]
 8006d46:	60a3      	str	r3, [r4, #8]
 8006d48:	89a3      	ldrh	r3, [r4, #12]
 8006d4a:	071a      	lsls	r2, r3, #28
 8006d4c:	d501      	bpl.n	8006d52 <__swbuf_r+0x20>
 8006d4e:	6923      	ldr	r3, [r4, #16]
 8006d50:	b943      	cbnz	r3, 8006d64 <__swbuf_r+0x32>
 8006d52:	4621      	mov	r1, r4
 8006d54:	4628      	mov	r0, r5
 8006d56:	f000 f82b 	bl	8006db0 <__swsetup_r>
 8006d5a:	b118      	cbz	r0, 8006d64 <__swbuf_r+0x32>
 8006d5c:	f04f 37ff 	mov.w	r7, #4294967295
 8006d60:	4638      	mov	r0, r7
 8006d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	6922      	ldr	r2, [r4, #16]
 8006d68:	1a98      	subs	r0, r3, r2
 8006d6a:	6963      	ldr	r3, [r4, #20]
 8006d6c:	b2f6      	uxtb	r6, r6
 8006d6e:	4283      	cmp	r3, r0
 8006d70:	4637      	mov	r7, r6
 8006d72:	dc05      	bgt.n	8006d80 <__swbuf_r+0x4e>
 8006d74:	4621      	mov	r1, r4
 8006d76:	4628      	mov	r0, r5
 8006d78:	f002 fe9a 	bl	8009ab0 <_fflush_r>
 8006d7c:	2800      	cmp	r0, #0
 8006d7e:	d1ed      	bne.n	8006d5c <__swbuf_r+0x2a>
 8006d80:	68a3      	ldr	r3, [r4, #8]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	60a3      	str	r3, [r4, #8]
 8006d86:	6823      	ldr	r3, [r4, #0]
 8006d88:	1c5a      	adds	r2, r3, #1
 8006d8a:	6022      	str	r2, [r4, #0]
 8006d8c:	701e      	strb	r6, [r3, #0]
 8006d8e:	6962      	ldr	r2, [r4, #20]
 8006d90:	1c43      	adds	r3, r0, #1
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d004      	beq.n	8006da0 <__swbuf_r+0x6e>
 8006d96:	89a3      	ldrh	r3, [r4, #12]
 8006d98:	07db      	lsls	r3, r3, #31
 8006d9a:	d5e1      	bpl.n	8006d60 <__swbuf_r+0x2e>
 8006d9c:	2e0a      	cmp	r6, #10
 8006d9e:	d1df      	bne.n	8006d60 <__swbuf_r+0x2e>
 8006da0:	4621      	mov	r1, r4
 8006da2:	4628      	mov	r0, r5
 8006da4:	f002 fe84 	bl	8009ab0 <_fflush_r>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d0d9      	beq.n	8006d60 <__swbuf_r+0x2e>
 8006dac:	e7d6      	b.n	8006d5c <__swbuf_r+0x2a>
	...

08006db0 <__swsetup_r>:
 8006db0:	b538      	push	{r3, r4, r5, lr}
 8006db2:	4b29      	ldr	r3, [pc, #164]	@ (8006e58 <__swsetup_r+0xa8>)
 8006db4:	4605      	mov	r5, r0
 8006db6:	6818      	ldr	r0, [r3, #0]
 8006db8:	460c      	mov	r4, r1
 8006dba:	b118      	cbz	r0, 8006dc4 <__swsetup_r+0x14>
 8006dbc:	6a03      	ldr	r3, [r0, #32]
 8006dbe:	b90b      	cbnz	r3, 8006dc4 <__swsetup_r+0x14>
 8006dc0:	f7ff feac 	bl	8006b1c <__sinit>
 8006dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dc8:	0719      	lsls	r1, r3, #28
 8006dca:	d422      	bmi.n	8006e12 <__swsetup_r+0x62>
 8006dcc:	06da      	lsls	r2, r3, #27
 8006dce:	d407      	bmi.n	8006de0 <__swsetup_r+0x30>
 8006dd0:	2209      	movs	r2, #9
 8006dd2:	602a      	str	r2, [r5, #0]
 8006dd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dd8:	81a3      	strh	r3, [r4, #12]
 8006dda:	f04f 30ff 	mov.w	r0, #4294967295
 8006dde:	e033      	b.n	8006e48 <__swsetup_r+0x98>
 8006de0:	0758      	lsls	r0, r3, #29
 8006de2:	d512      	bpl.n	8006e0a <__swsetup_r+0x5a>
 8006de4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006de6:	b141      	cbz	r1, 8006dfa <__swsetup_r+0x4a>
 8006de8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006dec:	4299      	cmp	r1, r3
 8006dee:	d002      	beq.n	8006df6 <__swsetup_r+0x46>
 8006df0:	4628      	mov	r0, r5
 8006df2:	f000 ff11 	bl	8007c18 <_free_r>
 8006df6:	2300      	movs	r3, #0
 8006df8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006e00:	81a3      	strh	r3, [r4, #12]
 8006e02:	2300      	movs	r3, #0
 8006e04:	6063      	str	r3, [r4, #4]
 8006e06:	6923      	ldr	r3, [r4, #16]
 8006e08:	6023      	str	r3, [r4, #0]
 8006e0a:	89a3      	ldrh	r3, [r4, #12]
 8006e0c:	f043 0308 	orr.w	r3, r3, #8
 8006e10:	81a3      	strh	r3, [r4, #12]
 8006e12:	6923      	ldr	r3, [r4, #16]
 8006e14:	b94b      	cbnz	r3, 8006e2a <__swsetup_r+0x7a>
 8006e16:	89a3      	ldrh	r3, [r4, #12]
 8006e18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e20:	d003      	beq.n	8006e2a <__swsetup_r+0x7a>
 8006e22:	4621      	mov	r1, r4
 8006e24:	4628      	mov	r0, r5
 8006e26:	f002 fe91 	bl	8009b4c <__smakebuf_r>
 8006e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e2e:	f013 0201 	ands.w	r2, r3, #1
 8006e32:	d00a      	beq.n	8006e4a <__swsetup_r+0x9a>
 8006e34:	2200      	movs	r2, #0
 8006e36:	60a2      	str	r2, [r4, #8]
 8006e38:	6962      	ldr	r2, [r4, #20]
 8006e3a:	4252      	negs	r2, r2
 8006e3c:	61a2      	str	r2, [r4, #24]
 8006e3e:	6922      	ldr	r2, [r4, #16]
 8006e40:	b942      	cbnz	r2, 8006e54 <__swsetup_r+0xa4>
 8006e42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006e46:	d1c5      	bne.n	8006dd4 <__swsetup_r+0x24>
 8006e48:	bd38      	pop	{r3, r4, r5, pc}
 8006e4a:	0799      	lsls	r1, r3, #30
 8006e4c:	bf58      	it	pl
 8006e4e:	6962      	ldrpl	r2, [r4, #20]
 8006e50:	60a2      	str	r2, [r4, #8]
 8006e52:	e7f4      	b.n	8006e3e <__swsetup_r+0x8e>
 8006e54:	2000      	movs	r0, #0
 8006e56:	e7f7      	b.n	8006e48 <__swsetup_r+0x98>
 8006e58:	20000020 	.word	0x20000020

08006e5c <memset>:
 8006e5c:	4402      	add	r2, r0
 8006e5e:	4603      	mov	r3, r0
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d100      	bne.n	8006e66 <memset+0xa>
 8006e64:	4770      	bx	lr
 8006e66:	f803 1b01 	strb.w	r1, [r3], #1
 8006e6a:	e7f9      	b.n	8006e60 <memset+0x4>

08006e6c <_localeconv_r>:
 8006e6c:	4800      	ldr	r0, [pc, #0]	@ (8006e70 <_localeconv_r+0x4>)
 8006e6e:	4770      	bx	lr
 8006e70:	20000160 	.word	0x20000160

08006e74 <_close_r>:
 8006e74:	b538      	push	{r3, r4, r5, lr}
 8006e76:	4d06      	ldr	r5, [pc, #24]	@ (8006e90 <_close_r+0x1c>)
 8006e78:	2300      	movs	r3, #0
 8006e7a:	4604      	mov	r4, r0
 8006e7c:	4608      	mov	r0, r1
 8006e7e:	602b      	str	r3, [r5, #0]
 8006e80:	f7fa ff27 	bl	8001cd2 <_close>
 8006e84:	1c43      	adds	r3, r0, #1
 8006e86:	d102      	bne.n	8006e8e <_close_r+0x1a>
 8006e88:	682b      	ldr	r3, [r5, #0]
 8006e8a:	b103      	cbz	r3, 8006e8e <_close_r+0x1a>
 8006e8c:	6023      	str	r3, [r4, #0]
 8006e8e:	bd38      	pop	{r3, r4, r5, pc}
 8006e90:	200004d8 	.word	0x200004d8

08006e94 <_lseek_r>:
 8006e94:	b538      	push	{r3, r4, r5, lr}
 8006e96:	4d07      	ldr	r5, [pc, #28]	@ (8006eb4 <_lseek_r+0x20>)
 8006e98:	4604      	mov	r4, r0
 8006e9a:	4608      	mov	r0, r1
 8006e9c:	4611      	mov	r1, r2
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	602a      	str	r2, [r5, #0]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	f7fa ff3c 	bl	8001d20 <_lseek>
 8006ea8:	1c43      	adds	r3, r0, #1
 8006eaa:	d102      	bne.n	8006eb2 <_lseek_r+0x1e>
 8006eac:	682b      	ldr	r3, [r5, #0]
 8006eae:	b103      	cbz	r3, 8006eb2 <_lseek_r+0x1e>
 8006eb0:	6023      	str	r3, [r4, #0]
 8006eb2:	bd38      	pop	{r3, r4, r5, pc}
 8006eb4:	200004d8 	.word	0x200004d8

08006eb8 <_read_r>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	4d07      	ldr	r5, [pc, #28]	@ (8006ed8 <_read_r+0x20>)
 8006ebc:	4604      	mov	r4, r0
 8006ebe:	4608      	mov	r0, r1
 8006ec0:	4611      	mov	r1, r2
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	602a      	str	r2, [r5, #0]
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	f7fa fee6 	bl	8001c98 <_read>
 8006ecc:	1c43      	adds	r3, r0, #1
 8006ece:	d102      	bne.n	8006ed6 <_read_r+0x1e>
 8006ed0:	682b      	ldr	r3, [r5, #0]
 8006ed2:	b103      	cbz	r3, 8006ed6 <_read_r+0x1e>
 8006ed4:	6023      	str	r3, [r4, #0]
 8006ed6:	bd38      	pop	{r3, r4, r5, pc}
 8006ed8:	200004d8 	.word	0x200004d8

08006edc <_write_r>:
 8006edc:	b538      	push	{r3, r4, r5, lr}
 8006ede:	4d07      	ldr	r5, [pc, #28]	@ (8006efc <_write_r+0x20>)
 8006ee0:	4604      	mov	r4, r0
 8006ee2:	4608      	mov	r0, r1
 8006ee4:	4611      	mov	r1, r2
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	602a      	str	r2, [r5, #0]
 8006eea:	461a      	mov	r2, r3
 8006eec:	f7f9 ff20 	bl	8000d30 <_write>
 8006ef0:	1c43      	adds	r3, r0, #1
 8006ef2:	d102      	bne.n	8006efa <_write_r+0x1e>
 8006ef4:	682b      	ldr	r3, [r5, #0]
 8006ef6:	b103      	cbz	r3, 8006efa <_write_r+0x1e>
 8006ef8:	6023      	str	r3, [r4, #0]
 8006efa:	bd38      	pop	{r3, r4, r5, pc}
 8006efc:	200004d8 	.word	0x200004d8

08006f00 <__errno>:
 8006f00:	4b01      	ldr	r3, [pc, #4]	@ (8006f08 <__errno+0x8>)
 8006f02:	6818      	ldr	r0, [r3, #0]
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	20000020 	.word	0x20000020

08006f0c <__libc_init_array>:
 8006f0c:	b570      	push	{r4, r5, r6, lr}
 8006f0e:	4d0d      	ldr	r5, [pc, #52]	@ (8006f44 <__libc_init_array+0x38>)
 8006f10:	4c0d      	ldr	r4, [pc, #52]	@ (8006f48 <__libc_init_array+0x3c>)
 8006f12:	1b64      	subs	r4, r4, r5
 8006f14:	10a4      	asrs	r4, r4, #2
 8006f16:	2600      	movs	r6, #0
 8006f18:	42a6      	cmp	r6, r4
 8006f1a:	d109      	bne.n	8006f30 <__libc_init_array+0x24>
 8006f1c:	4d0b      	ldr	r5, [pc, #44]	@ (8006f4c <__libc_init_array+0x40>)
 8006f1e:	4c0c      	ldr	r4, [pc, #48]	@ (8006f50 <__libc_init_array+0x44>)
 8006f20:	f003 fae4 	bl	800a4ec <_init>
 8006f24:	1b64      	subs	r4, r4, r5
 8006f26:	10a4      	asrs	r4, r4, #2
 8006f28:	2600      	movs	r6, #0
 8006f2a:	42a6      	cmp	r6, r4
 8006f2c:	d105      	bne.n	8006f3a <__libc_init_array+0x2e>
 8006f2e:	bd70      	pop	{r4, r5, r6, pc}
 8006f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f34:	4798      	blx	r3
 8006f36:	3601      	adds	r6, #1
 8006f38:	e7ee      	b.n	8006f18 <__libc_init_array+0xc>
 8006f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f3e:	4798      	blx	r3
 8006f40:	3601      	adds	r6, #1
 8006f42:	e7f2      	b.n	8006f2a <__libc_init_array+0x1e>
 8006f44:	0800ab5c 	.word	0x0800ab5c
 8006f48:	0800ab5c 	.word	0x0800ab5c
 8006f4c:	0800ab5c 	.word	0x0800ab5c
 8006f50:	0800ab60 	.word	0x0800ab60

08006f54 <__retarget_lock_init_recursive>:
 8006f54:	4770      	bx	lr

08006f56 <__retarget_lock_acquire_recursive>:
 8006f56:	4770      	bx	lr

08006f58 <__retarget_lock_release_recursive>:
 8006f58:	4770      	bx	lr
	...

08006f5c <nanf>:
 8006f5c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006f64 <nanf+0x8>
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	7fc00000 	.word	0x7fc00000

08006f68 <quorem>:
 8006f68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f6c:	6903      	ldr	r3, [r0, #16]
 8006f6e:	690c      	ldr	r4, [r1, #16]
 8006f70:	42a3      	cmp	r3, r4
 8006f72:	4607      	mov	r7, r0
 8006f74:	db7e      	blt.n	8007074 <quorem+0x10c>
 8006f76:	3c01      	subs	r4, #1
 8006f78:	f101 0814 	add.w	r8, r1, #20
 8006f7c:	00a3      	lsls	r3, r4, #2
 8006f7e:	f100 0514 	add.w	r5, r0, #20
 8006f82:	9300      	str	r3, [sp, #0]
 8006f84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f88:	9301      	str	r3, [sp, #4]
 8006f8a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f92:	3301      	adds	r3, #1
 8006f94:	429a      	cmp	r2, r3
 8006f96:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f9a:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f9e:	d32e      	bcc.n	8006ffe <quorem+0x96>
 8006fa0:	f04f 0a00 	mov.w	sl, #0
 8006fa4:	46c4      	mov	ip, r8
 8006fa6:	46ae      	mov	lr, r5
 8006fa8:	46d3      	mov	fp, sl
 8006faa:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006fae:	b298      	uxth	r0, r3
 8006fb0:	fb06 a000 	mla	r0, r6, r0, sl
 8006fb4:	0c02      	lsrs	r2, r0, #16
 8006fb6:	0c1b      	lsrs	r3, r3, #16
 8006fb8:	fb06 2303 	mla	r3, r6, r3, r2
 8006fbc:	f8de 2000 	ldr.w	r2, [lr]
 8006fc0:	b280      	uxth	r0, r0
 8006fc2:	b292      	uxth	r2, r2
 8006fc4:	1a12      	subs	r2, r2, r0
 8006fc6:	445a      	add	r2, fp
 8006fc8:	f8de 0000 	ldr.w	r0, [lr]
 8006fcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006fd6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006fda:	b292      	uxth	r2, r2
 8006fdc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006fe0:	45e1      	cmp	r9, ip
 8006fe2:	f84e 2b04 	str.w	r2, [lr], #4
 8006fe6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006fea:	d2de      	bcs.n	8006faa <quorem+0x42>
 8006fec:	9b00      	ldr	r3, [sp, #0]
 8006fee:	58eb      	ldr	r3, [r5, r3]
 8006ff0:	b92b      	cbnz	r3, 8006ffe <quorem+0x96>
 8006ff2:	9b01      	ldr	r3, [sp, #4]
 8006ff4:	3b04      	subs	r3, #4
 8006ff6:	429d      	cmp	r5, r3
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	d32f      	bcc.n	800705c <quorem+0xf4>
 8006ffc:	613c      	str	r4, [r7, #16]
 8006ffe:	4638      	mov	r0, r7
 8007000:	f001 f9c6 	bl	8008390 <__mcmp>
 8007004:	2800      	cmp	r0, #0
 8007006:	db25      	blt.n	8007054 <quorem+0xec>
 8007008:	4629      	mov	r1, r5
 800700a:	2000      	movs	r0, #0
 800700c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007010:	f8d1 c000 	ldr.w	ip, [r1]
 8007014:	fa1f fe82 	uxth.w	lr, r2
 8007018:	fa1f f38c 	uxth.w	r3, ip
 800701c:	eba3 030e 	sub.w	r3, r3, lr
 8007020:	4403      	add	r3, r0
 8007022:	0c12      	lsrs	r2, r2, #16
 8007024:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007028:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800702c:	b29b      	uxth	r3, r3
 800702e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007032:	45c1      	cmp	r9, r8
 8007034:	f841 3b04 	str.w	r3, [r1], #4
 8007038:	ea4f 4022 	mov.w	r0, r2, asr #16
 800703c:	d2e6      	bcs.n	800700c <quorem+0xa4>
 800703e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007042:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007046:	b922      	cbnz	r2, 8007052 <quorem+0xea>
 8007048:	3b04      	subs	r3, #4
 800704a:	429d      	cmp	r5, r3
 800704c:	461a      	mov	r2, r3
 800704e:	d30b      	bcc.n	8007068 <quorem+0x100>
 8007050:	613c      	str	r4, [r7, #16]
 8007052:	3601      	adds	r6, #1
 8007054:	4630      	mov	r0, r6
 8007056:	b003      	add	sp, #12
 8007058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800705c:	6812      	ldr	r2, [r2, #0]
 800705e:	3b04      	subs	r3, #4
 8007060:	2a00      	cmp	r2, #0
 8007062:	d1cb      	bne.n	8006ffc <quorem+0x94>
 8007064:	3c01      	subs	r4, #1
 8007066:	e7c6      	b.n	8006ff6 <quorem+0x8e>
 8007068:	6812      	ldr	r2, [r2, #0]
 800706a:	3b04      	subs	r3, #4
 800706c:	2a00      	cmp	r2, #0
 800706e:	d1ef      	bne.n	8007050 <quorem+0xe8>
 8007070:	3c01      	subs	r4, #1
 8007072:	e7ea      	b.n	800704a <quorem+0xe2>
 8007074:	2000      	movs	r0, #0
 8007076:	e7ee      	b.n	8007056 <quorem+0xee>

08007078 <_dtoa_r>:
 8007078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800707c:	69c7      	ldr	r7, [r0, #28]
 800707e:	b097      	sub	sp, #92	@ 0x5c
 8007080:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007084:	ec55 4b10 	vmov	r4, r5, d0
 8007088:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800708a:	9107      	str	r1, [sp, #28]
 800708c:	4681      	mov	r9, r0
 800708e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007090:	9311      	str	r3, [sp, #68]	@ 0x44
 8007092:	b97f      	cbnz	r7, 80070b4 <_dtoa_r+0x3c>
 8007094:	2010      	movs	r0, #16
 8007096:	f000 fe09 	bl	8007cac <malloc>
 800709a:	4602      	mov	r2, r0
 800709c:	f8c9 001c 	str.w	r0, [r9, #28]
 80070a0:	b920      	cbnz	r0, 80070ac <_dtoa_r+0x34>
 80070a2:	4ba9      	ldr	r3, [pc, #676]	@ (8007348 <_dtoa_r+0x2d0>)
 80070a4:	21ef      	movs	r1, #239	@ 0xef
 80070a6:	48a9      	ldr	r0, [pc, #676]	@ (800734c <_dtoa_r+0x2d4>)
 80070a8:	f002 fe02 	bl	8009cb0 <__assert_func>
 80070ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80070b0:	6007      	str	r7, [r0, #0]
 80070b2:	60c7      	str	r7, [r0, #12]
 80070b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80070b8:	6819      	ldr	r1, [r3, #0]
 80070ba:	b159      	cbz	r1, 80070d4 <_dtoa_r+0x5c>
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	604a      	str	r2, [r1, #4]
 80070c0:	2301      	movs	r3, #1
 80070c2:	4093      	lsls	r3, r2
 80070c4:	608b      	str	r3, [r1, #8]
 80070c6:	4648      	mov	r0, r9
 80070c8:	f000 fee6 	bl	8007e98 <_Bfree>
 80070cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80070d0:	2200      	movs	r2, #0
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	1e2b      	subs	r3, r5, #0
 80070d6:	bfb9      	ittee	lt
 80070d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80070dc:	9305      	strlt	r3, [sp, #20]
 80070de:	2300      	movge	r3, #0
 80070e0:	6033      	strge	r3, [r6, #0]
 80070e2:	9f05      	ldr	r7, [sp, #20]
 80070e4:	4b9a      	ldr	r3, [pc, #616]	@ (8007350 <_dtoa_r+0x2d8>)
 80070e6:	bfbc      	itt	lt
 80070e8:	2201      	movlt	r2, #1
 80070ea:	6032      	strlt	r2, [r6, #0]
 80070ec:	43bb      	bics	r3, r7
 80070ee:	d112      	bne.n	8007116 <_dtoa_r+0x9e>
 80070f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80070f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80070f6:	6013      	str	r3, [r2, #0]
 80070f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80070fc:	4323      	orrs	r3, r4
 80070fe:	f000 855a 	beq.w	8007bb6 <_dtoa_r+0xb3e>
 8007102:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007104:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007364 <_dtoa_r+0x2ec>
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 855c 	beq.w	8007bc6 <_dtoa_r+0xb4e>
 800710e:	f10a 0303 	add.w	r3, sl, #3
 8007112:	f000 bd56 	b.w	8007bc2 <_dtoa_r+0xb4a>
 8007116:	ed9d 7b04 	vldr	d7, [sp, #16]
 800711a:	2200      	movs	r2, #0
 800711c:	ec51 0b17 	vmov	r0, r1, d7
 8007120:	2300      	movs	r3, #0
 8007122:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007126:	f7f9 fcd7 	bl	8000ad8 <__aeabi_dcmpeq>
 800712a:	4680      	mov	r8, r0
 800712c:	b158      	cbz	r0, 8007146 <_dtoa_r+0xce>
 800712e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007130:	2301      	movs	r3, #1
 8007132:	6013      	str	r3, [r2, #0]
 8007134:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007136:	b113      	cbz	r3, 800713e <_dtoa_r+0xc6>
 8007138:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800713a:	4b86      	ldr	r3, [pc, #536]	@ (8007354 <_dtoa_r+0x2dc>)
 800713c:	6013      	str	r3, [r2, #0]
 800713e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007368 <_dtoa_r+0x2f0>
 8007142:	f000 bd40 	b.w	8007bc6 <_dtoa_r+0xb4e>
 8007146:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800714a:	aa14      	add	r2, sp, #80	@ 0x50
 800714c:	a915      	add	r1, sp, #84	@ 0x54
 800714e:	4648      	mov	r0, r9
 8007150:	f001 fa3e 	bl	80085d0 <__d2b>
 8007154:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007158:	9002      	str	r0, [sp, #8]
 800715a:	2e00      	cmp	r6, #0
 800715c:	d078      	beq.n	8007250 <_dtoa_r+0x1d8>
 800715e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007160:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007168:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800716c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007170:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007174:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007178:	4619      	mov	r1, r3
 800717a:	2200      	movs	r2, #0
 800717c:	4b76      	ldr	r3, [pc, #472]	@ (8007358 <_dtoa_r+0x2e0>)
 800717e:	f7f9 f88b 	bl	8000298 <__aeabi_dsub>
 8007182:	a36b      	add	r3, pc, #428	@ (adr r3, 8007330 <_dtoa_r+0x2b8>)
 8007184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007188:	f7f9 fa3e 	bl	8000608 <__aeabi_dmul>
 800718c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007338 <_dtoa_r+0x2c0>)
 800718e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007192:	f7f9 f883 	bl	800029c <__adddf3>
 8007196:	4604      	mov	r4, r0
 8007198:	4630      	mov	r0, r6
 800719a:	460d      	mov	r5, r1
 800719c:	f7f9 f9ca 	bl	8000534 <__aeabi_i2d>
 80071a0:	a367      	add	r3, pc, #412	@ (adr r3, 8007340 <_dtoa_r+0x2c8>)
 80071a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a6:	f7f9 fa2f 	bl	8000608 <__aeabi_dmul>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	4620      	mov	r0, r4
 80071b0:	4629      	mov	r1, r5
 80071b2:	f7f9 f873 	bl	800029c <__adddf3>
 80071b6:	4604      	mov	r4, r0
 80071b8:	460d      	mov	r5, r1
 80071ba:	f7f9 fcd5 	bl	8000b68 <__aeabi_d2iz>
 80071be:	2200      	movs	r2, #0
 80071c0:	4607      	mov	r7, r0
 80071c2:	2300      	movs	r3, #0
 80071c4:	4620      	mov	r0, r4
 80071c6:	4629      	mov	r1, r5
 80071c8:	f7f9 fc90 	bl	8000aec <__aeabi_dcmplt>
 80071cc:	b140      	cbz	r0, 80071e0 <_dtoa_r+0x168>
 80071ce:	4638      	mov	r0, r7
 80071d0:	f7f9 f9b0 	bl	8000534 <__aeabi_i2d>
 80071d4:	4622      	mov	r2, r4
 80071d6:	462b      	mov	r3, r5
 80071d8:	f7f9 fc7e 	bl	8000ad8 <__aeabi_dcmpeq>
 80071dc:	b900      	cbnz	r0, 80071e0 <_dtoa_r+0x168>
 80071de:	3f01      	subs	r7, #1
 80071e0:	2f16      	cmp	r7, #22
 80071e2:	d852      	bhi.n	800728a <_dtoa_r+0x212>
 80071e4:	4b5d      	ldr	r3, [pc, #372]	@ (800735c <_dtoa_r+0x2e4>)
 80071e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80071ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80071f2:	f7f9 fc7b 	bl	8000aec <__aeabi_dcmplt>
 80071f6:	2800      	cmp	r0, #0
 80071f8:	d049      	beq.n	800728e <_dtoa_r+0x216>
 80071fa:	3f01      	subs	r7, #1
 80071fc:	2300      	movs	r3, #0
 80071fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007200:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007202:	1b9b      	subs	r3, r3, r6
 8007204:	1e5a      	subs	r2, r3, #1
 8007206:	bf45      	ittet	mi
 8007208:	f1c3 0301 	rsbmi	r3, r3, #1
 800720c:	9300      	strmi	r3, [sp, #0]
 800720e:	2300      	movpl	r3, #0
 8007210:	2300      	movmi	r3, #0
 8007212:	9206      	str	r2, [sp, #24]
 8007214:	bf54      	ite	pl
 8007216:	9300      	strpl	r3, [sp, #0]
 8007218:	9306      	strmi	r3, [sp, #24]
 800721a:	2f00      	cmp	r7, #0
 800721c:	db39      	blt.n	8007292 <_dtoa_r+0x21a>
 800721e:	9b06      	ldr	r3, [sp, #24]
 8007220:	970d      	str	r7, [sp, #52]	@ 0x34
 8007222:	443b      	add	r3, r7
 8007224:	9306      	str	r3, [sp, #24]
 8007226:	2300      	movs	r3, #0
 8007228:	9308      	str	r3, [sp, #32]
 800722a:	9b07      	ldr	r3, [sp, #28]
 800722c:	2b09      	cmp	r3, #9
 800722e:	d863      	bhi.n	80072f8 <_dtoa_r+0x280>
 8007230:	2b05      	cmp	r3, #5
 8007232:	bfc4      	itt	gt
 8007234:	3b04      	subgt	r3, #4
 8007236:	9307      	strgt	r3, [sp, #28]
 8007238:	9b07      	ldr	r3, [sp, #28]
 800723a:	f1a3 0302 	sub.w	r3, r3, #2
 800723e:	bfcc      	ite	gt
 8007240:	2400      	movgt	r4, #0
 8007242:	2401      	movle	r4, #1
 8007244:	2b03      	cmp	r3, #3
 8007246:	d863      	bhi.n	8007310 <_dtoa_r+0x298>
 8007248:	e8df f003 	tbb	[pc, r3]
 800724c:	2b375452 	.word	0x2b375452
 8007250:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007254:	441e      	add	r6, r3
 8007256:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800725a:	2b20      	cmp	r3, #32
 800725c:	bfc1      	itttt	gt
 800725e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007262:	409f      	lslgt	r7, r3
 8007264:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007268:	fa24 f303 	lsrgt.w	r3, r4, r3
 800726c:	bfd6      	itet	le
 800726e:	f1c3 0320 	rsble	r3, r3, #32
 8007272:	ea47 0003 	orrgt.w	r0, r7, r3
 8007276:	fa04 f003 	lslle.w	r0, r4, r3
 800727a:	f7f9 f94b 	bl	8000514 <__aeabi_ui2d>
 800727e:	2201      	movs	r2, #1
 8007280:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007284:	3e01      	subs	r6, #1
 8007286:	9212      	str	r2, [sp, #72]	@ 0x48
 8007288:	e776      	b.n	8007178 <_dtoa_r+0x100>
 800728a:	2301      	movs	r3, #1
 800728c:	e7b7      	b.n	80071fe <_dtoa_r+0x186>
 800728e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007290:	e7b6      	b.n	8007200 <_dtoa_r+0x188>
 8007292:	9b00      	ldr	r3, [sp, #0]
 8007294:	1bdb      	subs	r3, r3, r7
 8007296:	9300      	str	r3, [sp, #0]
 8007298:	427b      	negs	r3, r7
 800729a:	9308      	str	r3, [sp, #32]
 800729c:	2300      	movs	r3, #0
 800729e:	930d      	str	r3, [sp, #52]	@ 0x34
 80072a0:	e7c3      	b.n	800722a <_dtoa_r+0x1b2>
 80072a2:	2301      	movs	r3, #1
 80072a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80072a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072a8:	eb07 0b03 	add.w	fp, r7, r3
 80072ac:	f10b 0301 	add.w	r3, fp, #1
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	9303      	str	r3, [sp, #12]
 80072b4:	bfb8      	it	lt
 80072b6:	2301      	movlt	r3, #1
 80072b8:	e006      	b.n	80072c8 <_dtoa_r+0x250>
 80072ba:	2301      	movs	r3, #1
 80072bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80072be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	dd28      	ble.n	8007316 <_dtoa_r+0x29e>
 80072c4:	469b      	mov	fp, r3
 80072c6:	9303      	str	r3, [sp, #12]
 80072c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80072cc:	2100      	movs	r1, #0
 80072ce:	2204      	movs	r2, #4
 80072d0:	f102 0514 	add.w	r5, r2, #20
 80072d4:	429d      	cmp	r5, r3
 80072d6:	d926      	bls.n	8007326 <_dtoa_r+0x2ae>
 80072d8:	6041      	str	r1, [r0, #4]
 80072da:	4648      	mov	r0, r9
 80072dc:	f000 fd9c 	bl	8007e18 <_Balloc>
 80072e0:	4682      	mov	sl, r0
 80072e2:	2800      	cmp	r0, #0
 80072e4:	d142      	bne.n	800736c <_dtoa_r+0x2f4>
 80072e6:	4b1e      	ldr	r3, [pc, #120]	@ (8007360 <_dtoa_r+0x2e8>)
 80072e8:	4602      	mov	r2, r0
 80072ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80072ee:	e6da      	b.n	80070a6 <_dtoa_r+0x2e>
 80072f0:	2300      	movs	r3, #0
 80072f2:	e7e3      	b.n	80072bc <_dtoa_r+0x244>
 80072f4:	2300      	movs	r3, #0
 80072f6:	e7d5      	b.n	80072a4 <_dtoa_r+0x22c>
 80072f8:	2401      	movs	r4, #1
 80072fa:	2300      	movs	r3, #0
 80072fc:	9307      	str	r3, [sp, #28]
 80072fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8007300:	f04f 3bff 	mov.w	fp, #4294967295
 8007304:	2200      	movs	r2, #0
 8007306:	f8cd b00c 	str.w	fp, [sp, #12]
 800730a:	2312      	movs	r3, #18
 800730c:	920c      	str	r2, [sp, #48]	@ 0x30
 800730e:	e7db      	b.n	80072c8 <_dtoa_r+0x250>
 8007310:	2301      	movs	r3, #1
 8007312:	9309      	str	r3, [sp, #36]	@ 0x24
 8007314:	e7f4      	b.n	8007300 <_dtoa_r+0x288>
 8007316:	f04f 0b01 	mov.w	fp, #1
 800731a:	f8cd b00c 	str.w	fp, [sp, #12]
 800731e:	465b      	mov	r3, fp
 8007320:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007324:	e7d0      	b.n	80072c8 <_dtoa_r+0x250>
 8007326:	3101      	adds	r1, #1
 8007328:	0052      	lsls	r2, r2, #1
 800732a:	e7d1      	b.n	80072d0 <_dtoa_r+0x258>
 800732c:	f3af 8000 	nop.w
 8007330:	636f4361 	.word	0x636f4361
 8007334:	3fd287a7 	.word	0x3fd287a7
 8007338:	8b60c8b3 	.word	0x8b60c8b3
 800733c:	3fc68a28 	.word	0x3fc68a28
 8007340:	509f79fb 	.word	0x509f79fb
 8007344:	3fd34413 	.word	0x3fd34413
 8007348:	0800a76e 	.word	0x0800a76e
 800734c:	0800a785 	.word	0x0800a785
 8007350:	7ff00000 	.word	0x7ff00000
 8007354:	0800a739 	.word	0x0800a739
 8007358:	3ff80000 	.word	0x3ff80000
 800735c:	0800a938 	.word	0x0800a938
 8007360:	0800a7dd 	.word	0x0800a7dd
 8007364:	0800a76a 	.word	0x0800a76a
 8007368:	0800a738 	.word	0x0800a738
 800736c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007370:	6018      	str	r0, [r3, #0]
 8007372:	9b03      	ldr	r3, [sp, #12]
 8007374:	2b0e      	cmp	r3, #14
 8007376:	f200 80a1 	bhi.w	80074bc <_dtoa_r+0x444>
 800737a:	2c00      	cmp	r4, #0
 800737c:	f000 809e 	beq.w	80074bc <_dtoa_r+0x444>
 8007380:	2f00      	cmp	r7, #0
 8007382:	dd33      	ble.n	80073ec <_dtoa_r+0x374>
 8007384:	4b9c      	ldr	r3, [pc, #624]	@ (80075f8 <_dtoa_r+0x580>)
 8007386:	f007 020f 	and.w	r2, r7, #15
 800738a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800738e:	ed93 7b00 	vldr	d7, [r3]
 8007392:	05f8      	lsls	r0, r7, #23
 8007394:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007398:	ea4f 1427 	mov.w	r4, r7, asr #4
 800739c:	d516      	bpl.n	80073cc <_dtoa_r+0x354>
 800739e:	4b97      	ldr	r3, [pc, #604]	@ (80075fc <_dtoa_r+0x584>)
 80073a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80073a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073a8:	f7f9 fa58 	bl	800085c <__aeabi_ddiv>
 80073ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073b0:	f004 040f 	and.w	r4, r4, #15
 80073b4:	2603      	movs	r6, #3
 80073b6:	4d91      	ldr	r5, [pc, #580]	@ (80075fc <_dtoa_r+0x584>)
 80073b8:	b954      	cbnz	r4, 80073d0 <_dtoa_r+0x358>
 80073ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80073be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073c2:	f7f9 fa4b 	bl	800085c <__aeabi_ddiv>
 80073c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073ca:	e028      	b.n	800741e <_dtoa_r+0x3a6>
 80073cc:	2602      	movs	r6, #2
 80073ce:	e7f2      	b.n	80073b6 <_dtoa_r+0x33e>
 80073d0:	07e1      	lsls	r1, r4, #31
 80073d2:	d508      	bpl.n	80073e6 <_dtoa_r+0x36e>
 80073d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80073d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073dc:	f7f9 f914 	bl	8000608 <__aeabi_dmul>
 80073e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80073e4:	3601      	adds	r6, #1
 80073e6:	1064      	asrs	r4, r4, #1
 80073e8:	3508      	adds	r5, #8
 80073ea:	e7e5      	b.n	80073b8 <_dtoa_r+0x340>
 80073ec:	f000 80af 	beq.w	800754e <_dtoa_r+0x4d6>
 80073f0:	427c      	negs	r4, r7
 80073f2:	4b81      	ldr	r3, [pc, #516]	@ (80075f8 <_dtoa_r+0x580>)
 80073f4:	4d81      	ldr	r5, [pc, #516]	@ (80075fc <_dtoa_r+0x584>)
 80073f6:	f004 020f 	and.w	r2, r4, #15
 80073fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007402:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007406:	f7f9 f8ff 	bl	8000608 <__aeabi_dmul>
 800740a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800740e:	1124      	asrs	r4, r4, #4
 8007410:	2300      	movs	r3, #0
 8007412:	2602      	movs	r6, #2
 8007414:	2c00      	cmp	r4, #0
 8007416:	f040 808f 	bne.w	8007538 <_dtoa_r+0x4c0>
 800741a:	2b00      	cmp	r3, #0
 800741c:	d1d3      	bne.n	80073c6 <_dtoa_r+0x34e>
 800741e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007420:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007424:	2b00      	cmp	r3, #0
 8007426:	f000 8094 	beq.w	8007552 <_dtoa_r+0x4da>
 800742a:	4b75      	ldr	r3, [pc, #468]	@ (8007600 <_dtoa_r+0x588>)
 800742c:	2200      	movs	r2, #0
 800742e:	4620      	mov	r0, r4
 8007430:	4629      	mov	r1, r5
 8007432:	f7f9 fb5b 	bl	8000aec <__aeabi_dcmplt>
 8007436:	2800      	cmp	r0, #0
 8007438:	f000 808b 	beq.w	8007552 <_dtoa_r+0x4da>
 800743c:	9b03      	ldr	r3, [sp, #12]
 800743e:	2b00      	cmp	r3, #0
 8007440:	f000 8087 	beq.w	8007552 <_dtoa_r+0x4da>
 8007444:	f1bb 0f00 	cmp.w	fp, #0
 8007448:	dd34      	ble.n	80074b4 <_dtoa_r+0x43c>
 800744a:	4620      	mov	r0, r4
 800744c:	4b6d      	ldr	r3, [pc, #436]	@ (8007604 <_dtoa_r+0x58c>)
 800744e:	2200      	movs	r2, #0
 8007450:	4629      	mov	r1, r5
 8007452:	f7f9 f8d9 	bl	8000608 <__aeabi_dmul>
 8007456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800745a:	f107 38ff 	add.w	r8, r7, #4294967295
 800745e:	3601      	adds	r6, #1
 8007460:	465c      	mov	r4, fp
 8007462:	4630      	mov	r0, r6
 8007464:	f7f9 f866 	bl	8000534 <__aeabi_i2d>
 8007468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800746c:	f7f9 f8cc 	bl	8000608 <__aeabi_dmul>
 8007470:	4b65      	ldr	r3, [pc, #404]	@ (8007608 <_dtoa_r+0x590>)
 8007472:	2200      	movs	r2, #0
 8007474:	f7f8 ff12 	bl	800029c <__adddf3>
 8007478:	4605      	mov	r5, r0
 800747a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800747e:	2c00      	cmp	r4, #0
 8007480:	d16a      	bne.n	8007558 <_dtoa_r+0x4e0>
 8007482:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007486:	4b61      	ldr	r3, [pc, #388]	@ (800760c <_dtoa_r+0x594>)
 8007488:	2200      	movs	r2, #0
 800748a:	f7f8 ff05 	bl	8000298 <__aeabi_dsub>
 800748e:	4602      	mov	r2, r0
 8007490:	460b      	mov	r3, r1
 8007492:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007496:	462a      	mov	r2, r5
 8007498:	4633      	mov	r3, r6
 800749a:	f7f9 fb45 	bl	8000b28 <__aeabi_dcmpgt>
 800749e:	2800      	cmp	r0, #0
 80074a0:	f040 8298 	bne.w	80079d4 <_dtoa_r+0x95c>
 80074a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074a8:	462a      	mov	r2, r5
 80074aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80074ae:	f7f9 fb1d 	bl	8000aec <__aeabi_dcmplt>
 80074b2:	bb38      	cbnz	r0, 8007504 <_dtoa_r+0x48c>
 80074b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80074b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80074bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80074be:	2b00      	cmp	r3, #0
 80074c0:	f2c0 8157 	blt.w	8007772 <_dtoa_r+0x6fa>
 80074c4:	2f0e      	cmp	r7, #14
 80074c6:	f300 8154 	bgt.w	8007772 <_dtoa_r+0x6fa>
 80074ca:	4b4b      	ldr	r3, [pc, #300]	@ (80075f8 <_dtoa_r+0x580>)
 80074cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074d0:	ed93 7b00 	vldr	d7, [r3]
 80074d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	ed8d 7b00 	vstr	d7, [sp]
 80074dc:	f280 80e5 	bge.w	80076aa <_dtoa_r+0x632>
 80074e0:	9b03      	ldr	r3, [sp, #12]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f300 80e1 	bgt.w	80076aa <_dtoa_r+0x632>
 80074e8:	d10c      	bne.n	8007504 <_dtoa_r+0x48c>
 80074ea:	4b48      	ldr	r3, [pc, #288]	@ (800760c <_dtoa_r+0x594>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	ec51 0b17 	vmov	r0, r1, d7
 80074f2:	f7f9 f889 	bl	8000608 <__aeabi_dmul>
 80074f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074fa:	f7f9 fb0b 	bl	8000b14 <__aeabi_dcmpge>
 80074fe:	2800      	cmp	r0, #0
 8007500:	f000 8266 	beq.w	80079d0 <_dtoa_r+0x958>
 8007504:	2400      	movs	r4, #0
 8007506:	4625      	mov	r5, r4
 8007508:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800750a:	4656      	mov	r6, sl
 800750c:	ea6f 0803 	mvn.w	r8, r3
 8007510:	2700      	movs	r7, #0
 8007512:	4621      	mov	r1, r4
 8007514:	4648      	mov	r0, r9
 8007516:	f000 fcbf 	bl	8007e98 <_Bfree>
 800751a:	2d00      	cmp	r5, #0
 800751c:	f000 80bd 	beq.w	800769a <_dtoa_r+0x622>
 8007520:	b12f      	cbz	r7, 800752e <_dtoa_r+0x4b6>
 8007522:	42af      	cmp	r7, r5
 8007524:	d003      	beq.n	800752e <_dtoa_r+0x4b6>
 8007526:	4639      	mov	r1, r7
 8007528:	4648      	mov	r0, r9
 800752a:	f000 fcb5 	bl	8007e98 <_Bfree>
 800752e:	4629      	mov	r1, r5
 8007530:	4648      	mov	r0, r9
 8007532:	f000 fcb1 	bl	8007e98 <_Bfree>
 8007536:	e0b0      	b.n	800769a <_dtoa_r+0x622>
 8007538:	07e2      	lsls	r2, r4, #31
 800753a:	d505      	bpl.n	8007548 <_dtoa_r+0x4d0>
 800753c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007540:	f7f9 f862 	bl	8000608 <__aeabi_dmul>
 8007544:	3601      	adds	r6, #1
 8007546:	2301      	movs	r3, #1
 8007548:	1064      	asrs	r4, r4, #1
 800754a:	3508      	adds	r5, #8
 800754c:	e762      	b.n	8007414 <_dtoa_r+0x39c>
 800754e:	2602      	movs	r6, #2
 8007550:	e765      	b.n	800741e <_dtoa_r+0x3a6>
 8007552:	9c03      	ldr	r4, [sp, #12]
 8007554:	46b8      	mov	r8, r7
 8007556:	e784      	b.n	8007462 <_dtoa_r+0x3ea>
 8007558:	4b27      	ldr	r3, [pc, #156]	@ (80075f8 <_dtoa_r+0x580>)
 800755a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800755c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007560:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007564:	4454      	add	r4, sl
 8007566:	2900      	cmp	r1, #0
 8007568:	d054      	beq.n	8007614 <_dtoa_r+0x59c>
 800756a:	4929      	ldr	r1, [pc, #164]	@ (8007610 <_dtoa_r+0x598>)
 800756c:	2000      	movs	r0, #0
 800756e:	f7f9 f975 	bl	800085c <__aeabi_ddiv>
 8007572:	4633      	mov	r3, r6
 8007574:	462a      	mov	r2, r5
 8007576:	f7f8 fe8f 	bl	8000298 <__aeabi_dsub>
 800757a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800757e:	4656      	mov	r6, sl
 8007580:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007584:	f7f9 faf0 	bl	8000b68 <__aeabi_d2iz>
 8007588:	4605      	mov	r5, r0
 800758a:	f7f8 ffd3 	bl	8000534 <__aeabi_i2d>
 800758e:	4602      	mov	r2, r0
 8007590:	460b      	mov	r3, r1
 8007592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007596:	f7f8 fe7f 	bl	8000298 <__aeabi_dsub>
 800759a:	3530      	adds	r5, #48	@ 0x30
 800759c:	4602      	mov	r2, r0
 800759e:	460b      	mov	r3, r1
 80075a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80075a4:	f806 5b01 	strb.w	r5, [r6], #1
 80075a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80075ac:	f7f9 fa9e 	bl	8000aec <__aeabi_dcmplt>
 80075b0:	2800      	cmp	r0, #0
 80075b2:	d172      	bne.n	800769a <_dtoa_r+0x622>
 80075b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075b8:	4911      	ldr	r1, [pc, #68]	@ (8007600 <_dtoa_r+0x588>)
 80075ba:	2000      	movs	r0, #0
 80075bc:	f7f8 fe6c 	bl	8000298 <__aeabi_dsub>
 80075c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80075c4:	f7f9 fa92 	bl	8000aec <__aeabi_dcmplt>
 80075c8:	2800      	cmp	r0, #0
 80075ca:	f040 80b4 	bne.w	8007736 <_dtoa_r+0x6be>
 80075ce:	42a6      	cmp	r6, r4
 80075d0:	f43f af70 	beq.w	80074b4 <_dtoa_r+0x43c>
 80075d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80075d8:	4b0a      	ldr	r3, [pc, #40]	@ (8007604 <_dtoa_r+0x58c>)
 80075da:	2200      	movs	r2, #0
 80075dc:	f7f9 f814 	bl	8000608 <__aeabi_dmul>
 80075e0:	4b08      	ldr	r3, [pc, #32]	@ (8007604 <_dtoa_r+0x58c>)
 80075e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80075e6:	2200      	movs	r2, #0
 80075e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075ec:	f7f9 f80c 	bl	8000608 <__aeabi_dmul>
 80075f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075f4:	e7c4      	b.n	8007580 <_dtoa_r+0x508>
 80075f6:	bf00      	nop
 80075f8:	0800a938 	.word	0x0800a938
 80075fc:	0800a910 	.word	0x0800a910
 8007600:	3ff00000 	.word	0x3ff00000
 8007604:	40240000 	.word	0x40240000
 8007608:	401c0000 	.word	0x401c0000
 800760c:	40140000 	.word	0x40140000
 8007610:	3fe00000 	.word	0x3fe00000
 8007614:	4631      	mov	r1, r6
 8007616:	4628      	mov	r0, r5
 8007618:	f7f8 fff6 	bl	8000608 <__aeabi_dmul>
 800761c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007620:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007622:	4656      	mov	r6, sl
 8007624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007628:	f7f9 fa9e 	bl	8000b68 <__aeabi_d2iz>
 800762c:	4605      	mov	r5, r0
 800762e:	f7f8 ff81 	bl	8000534 <__aeabi_i2d>
 8007632:	4602      	mov	r2, r0
 8007634:	460b      	mov	r3, r1
 8007636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800763a:	f7f8 fe2d 	bl	8000298 <__aeabi_dsub>
 800763e:	3530      	adds	r5, #48	@ 0x30
 8007640:	f806 5b01 	strb.w	r5, [r6], #1
 8007644:	4602      	mov	r2, r0
 8007646:	460b      	mov	r3, r1
 8007648:	42a6      	cmp	r6, r4
 800764a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800764e:	f04f 0200 	mov.w	r2, #0
 8007652:	d124      	bne.n	800769e <_dtoa_r+0x626>
 8007654:	4baf      	ldr	r3, [pc, #700]	@ (8007914 <_dtoa_r+0x89c>)
 8007656:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800765a:	f7f8 fe1f 	bl	800029c <__adddf3>
 800765e:	4602      	mov	r2, r0
 8007660:	460b      	mov	r3, r1
 8007662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007666:	f7f9 fa5f 	bl	8000b28 <__aeabi_dcmpgt>
 800766a:	2800      	cmp	r0, #0
 800766c:	d163      	bne.n	8007736 <_dtoa_r+0x6be>
 800766e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007672:	49a8      	ldr	r1, [pc, #672]	@ (8007914 <_dtoa_r+0x89c>)
 8007674:	2000      	movs	r0, #0
 8007676:	f7f8 fe0f 	bl	8000298 <__aeabi_dsub>
 800767a:	4602      	mov	r2, r0
 800767c:	460b      	mov	r3, r1
 800767e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007682:	f7f9 fa33 	bl	8000aec <__aeabi_dcmplt>
 8007686:	2800      	cmp	r0, #0
 8007688:	f43f af14 	beq.w	80074b4 <_dtoa_r+0x43c>
 800768c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800768e:	1e73      	subs	r3, r6, #1
 8007690:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007692:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007696:	2b30      	cmp	r3, #48	@ 0x30
 8007698:	d0f8      	beq.n	800768c <_dtoa_r+0x614>
 800769a:	4647      	mov	r7, r8
 800769c:	e03b      	b.n	8007716 <_dtoa_r+0x69e>
 800769e:	4b9e      	ldr	r3, [pc, #632]	@ (8007918 <_dtoa_r+0x8a0>)
 80076a0:	f7f8 ffb2 	bl	8000608 <__aeabi_dmul>
 80076a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076a8:	e7bc      	b.n	8007624 <_dtoa_r+0x5ac>
 80076aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80076ae:	4656      	mov	r6, sl
 80076b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076b4:	4620      	mov	r0, r4
 80076b6:	4629      	mov	r1, r5
 80076b8:	f7f9 f8d0 	bl	800085c <__aeabi_ddiv>
 80076bc:	f7f9 fa54 	bl	8000b68 <__aeabi_d2iz>
 80076c0:	4680      	mov	r8, r0
 80076c2:	f7f8 ff37 	bl	8000534 <__aeabi_i2d>
 80076c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076ca:	f7f8 ff9d 	bl	8000608 <__aeabi_dmul>
 80076ce:	4602      	mov	r2, r0
 80076d0:	460b      	mov	r3, r1
 80076d2:	4620      	mov	r0, r4
 80076d4:	4629      	mov	r1, r5
 80076d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80076da:	f7f8 fddd 	bl	8000298 <__aeabi_dsub>
 80076de:	f806 4b01 	strb.w	r4, [r6], #1
 80076e2:	9d03      	ldr	r5, [sp, #12]
 80076e4:	eba6 040a 	sub.w	r4, r6, sl
 80076e8:	42a5      	cmp	r5, r4
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	d133      	bne.n	8007758 <_dtoa_r+0x6e0>
 80076f0:	f7f8 fdd4 	bl	800029c <__adddf3>
 80076f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076f8:	4604      	mov	r4, r0
 80076fa:	460d      	mov	r5, r1
 80076fc:	f7f9 fa14 	bl	8000b28 <__aeabi_dcmpgt>
 8007700:	b9c0      	cbnz	r0, 8007734 <_dtoa_r+0x6bc>
 8007702:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007706:	4620      	mov	r0, r4
 8007708:	4629      	mov	r1, r5
 800770a:	f7f9 f9e5 	bl	8000ad8 <__aeabi_dcmpeq>
 800770e:	b110      	cbz	r0, 8007716 <_dtoa_r+0x69e>
 8007710:	f018 0f01 	tst.w	r8, #1
 8007714:	d10e      	bne.n	8007734 <_dtoa_r+0x6bc>
 8007716:	9902      	ldr	r1, [sp, #8]
 8007718:	4648      	mov	r0, r9
 800771a:	f000 fbbd 	bl	8007e98 <_Bfree>
 800771e:	2300      	movs	r3, #0
 8007720:	7033      	strb	r3, [r6, #0]
 8007722:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007724:	3701      	adds	r7, #1
 8007726:	601f      	str	r7, [r3, #0]
 8007728:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800772a:	2b00      	cmp	r3, #0
 800772c:	f000 824b 	beq.w	8007bc6 <_dtoa_r+0xb4e>
 8007730:	601e      	str	r6, [r3, #0]
 8007732:	e248      	b.n	8007bc6 <_dtoa_r+0xb4e>
 8007734:	46b8      	mov	r8, r7
 8007736:	4633      	mov	r3, r6
 8007738:	461e      	mov	r6, r3
 800773a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800773e:	2a39      	cmp	r2, #57	@ 0x39
 8007740:	d106      	bne.n	8007750 <_dtoa_r+0x6d8>
 8007742:	459a      	cmp	sl, r3
 8007744:	d1f8      	bne.n	8007738 <_dtoa_r+0x6c0>
 8007746:	2230      	movs	r2, #48	@ 0x30
 8007748:	f108 0801 	add.w	r8, r8, #1
 800774c:	f88a 2000 	strb.w	r2, [sl]
 8007750:	781a      	ldrb	r2, [r3, #0]
 8007752:	3201      	adds	r2, #1
 8007754:	701a      	strb	r2, [r3, #0]
 8007756:	e7a0      	b.n	800769a <_dtoa_r+0x622>
 8007758:	4b6f      	ldr	r3, [pc, #444]	@ (8007918 <_dtoa_r+0x8a0>)
 800775a:	2200      	movs	r2, #0
 800775c:	f7f8 ff54 	bl	8000608 <__aeabi_dmul>
 8007760:	2200      	movs	r2, #0
 8007762:	2300      	movs	r3, #0
 8007764:	4604      	mov	r4, r0
 8007766:	460d      	mov	r5, r1
 8007768:	f7f9 f9b6 	bl	8000ad8 <__aeabi_dcmpeq>
 800776c:	2800      	cmp	r0, #0
 800776e:	d09f      	beq.n	80076b0 <_dtoa_r+0x638>
 8007770:	e7d1      	b.n	8007716 <_dtoa_r+0x69e>
 8007772:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007774:	2a00      	cmp	r2, #0
 8007776:	f000 80ea 	beq.w	800794e <_dtoa_r+0x8d6>
 800777a:	9a07      	ldr	r2, [sp, #28]
 800777c:	2a01      	cmp	r2, #1
 800777e:	f300 80cd 	bgt.w	800791c <_dtoa_r+0x8a4>
 8007782:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007784:	2a00      	cmp	r2, #0
 8007786:	f000 80c1 	beq.w	800790c <_dtoa_r+0x894>
 800778a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800778e:	9c08      	ldr	r4, [sp, #32]
 8007790:	9e00      	ldr	r6, [sp, #0]
 8007792:	9a00      	ldr	r2, [sp, #0]
 8007794:	441a      	add	r2, r3
 8007796:	9200      	str	r2, [sp, #0]
 8007798:	9a06      	ldr	r2, [sp, #24]
 800779a:	2101      	movs	r1, #1
 800779c:	441a      	add	r2, r3
 800779e:	4648      	mov	r0, r9
 80077a0:	9206      	str	r2, [sp, #24]
 80077a2:	f000 fc77 	bl	8008094 <__i2b>
 80077a6:	4605      	mov	r5, r0
 80077a8:	b166      	cbz	r6, 80077c4 <_dtoa_r+0x74c>
 80077aa:	9b06      	ldr	r3, [sp, #24]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	dd09      	ble.n	80077c4 <_dtoa_r+0x74c>
 80077b0:	42b3      	cmp	r3, r6
 80077b2:	9a00      	ldr	r2, [sp, #0]
 80077b4:	bfa8      	it	ge
 80077b6:	4633      	movge	r3, r6
 80077b8:	1ad2      	subs	r2, r2, r3
 80077ba:	9200      	str	r2, [sp, #0]
 80077bc:	9a06      	ldr	r2, [sp, #24]
 80077be:	1af6      	subs	r6, r6, r3
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	9306      	str	r3, [sp, #24]
 80077c4:	9b08      	ldr	r3, [sp, #32]
 80077c6:	b30b      	cbz	r3, 800780c <_dtoa_r+0x794>
 80077c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f000 80c6 	beq.w	800795c <_dtoa_r+0x8e4>
 80077d0:	2c00      	cmp	r4, #0
 80077d2:	f000 80c0 	beq.w	8007956 <_dtoa_r+0x8de>
 80077d6:	4629      	mov	r1, r5
 80077d8:	4622      	mov	r2, r4
 80077da:	4648      	mov	r0, r9
 80077dc:	f000 fd12 	bl	8008204 <__pow5mult>
 80077e0:	9a02      	ldr	r2, [sp, #8]
 80077e2:	4601      	mov	r1, r0
 80077e4:	4605      	mov	r5, r0
 80077e6:	4648      	mov	r0, r9
 80077e8:	f000 fc6a 	bl	80080c0 <__multiply>
 80077ec:	9902      	ldr	r1, [sp, #8]
 80077ee:	4680      	mov	r8, r0
 80077f0:	4648      	mov	r0, r9
 80077f2:	f000 fb51 	bl	8007e98 <_Bfree>
 80077f6:	9b08      	ldr	r3, [sp, #32]
 80077f8:	1b1b      	subs	r3, r3, r4
 80077fa:	9308      	str	r3, [sp, #32]
 80077fc:	f000 80b1 	beq.w	8007962 <_dtoa_r+0x8ea>
 8007800:	9a08      	ldr	r2, [sp, #32]
 8007802:	4641      	mov	r1, r8
 8007804:	4648      	mov	r0, r9
 8007806:	f000 fcfd 	bl	8008204 <__pow5mult>
 800780a:	9002      	str	r0, [sp, #8]
 800780c:	2101      	movs	r1, #1
 800780e:	4648      	mov	r0, r9
 8007810:	f000 fc40 	bl	8008094 <__i2b>
 8007814:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007816:	4604      	mov	r4, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 81d8 	beq.w	8007bce <_dtoa_r+0xb56>
 800781e:	461a      	mov	r2, r3
 8007820:	4601      	mov	r1, r0
 8007822:	4648      	mov	r0, r9
 8007824:	f000 fcee 	bl	8008204 <__pow5mult>
 8007828:	9b07      	ldr	r3, [sp, #28]
 800782a:	2b01      	cmp	r3, #1
 800782c:	4604      	mov	r4, r0
 800782e:	f300 809f 	bgt.w	8007970 <_dtoa_r+0x8f8>
 8007832:	9b04      	ldr	r3, [sp, #16]
 8007834:	2b00      	cmp	r3, #0
 8007836:	f040 8097 	bne.w	8007968 <_dtoa_r+0x8f0>
 800783a:	9b05      	ldr	r3, [sp, #20]
 800783c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007840:	2b00      	cmp	r3, #0
 8007842:	f040 8093 	bne.w	800796c <_dtoa_r+0x8f4>
 8007846:	9b05      	ldr	r3, [sp, #20]
 8007848:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800784c:	0d1b      	lsrs	r3, r3, #20
 800784e:	051b      	lsls	r3, r3, #20
 8007850:	b133      	cbz	r3, 8007860 <_dtoa_r+0x7e8>
 8007852:	9b00      	ldr	r3, [sp, #0]
 8007854:	3301      	adds	r3, #1
 8007856:	9300      	str	r3, [sp, #0]
 8007858:	9b06      	ldr	r3, [sp, #24]
 800785a:	3301      	adds	r3, #1
 800785c:	9306      	str	r3, [sp, #24]
 800785e:	2301      	movs	r3, #1
 8007860:	9308      	str	r3, [sp, #32]
 8007862:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 81b8 	beq.w	8007bda <_dtoa_r+0xb62>
 800786a:	6923      	ldr	r3, [r4, #16]
 800786c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007870:	6918      	ldr	r0, [r3, #16]
 8007872:	f000 fbc3 	bl	8007ffc <__hi0bits>
 8007876:	f1c0 0020 	rsb	r0, r0, #32
 800787a:	9b06      	ldr	r3, [sp, #24]
 800787c:	4418      	add	r0, r3
 800787e:	f010 001f 	ands.w	r0, r0, #31
 8007882:	f000 8082 	beq.w	800798a <_dtoa_r+0x912>
 8007886:	f1c0 0320 	rsb	r3, r0, #32
 800788a:	2b04      	cmp	r3, #4
 800788c:	dd73      	ble.n	8007976 <_dtoa_r+0x8fe>
 800788e:	9b00      	ldr	r3, [sp, #0]
 8007890:	f1c0 001c 	rsb	r0, r0, #28
 8007894:	4403      	add	r3, r0
 8007896:	9300      	str	r3, [sp, #0]
 8007898:	9b06      	ldr	r3, [sp, #24]
 800789a:	4403      	add	r3, r0
 800789c:	4406      	add	r6, r0
 800789e:	9306      	str	r3, [sp, #24]
 80078a0:	9b00      	ldr	r3, [sp, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	dd05      	ble.n	80078b2 <_dtoa_r+0x83a>
 80078a6:	9902      	ldr	r1, [sp, #8]
 80078a8:	461a      	mov	r2, r3
 80078aa:	4648      	mov	r0, r9
 80078ac:	f000 fd04 	bl	80082b8 <__lshift>
 80078b0:	9002      	str	r0, [sp, #8]
 80078b2:	9b06      	ldr	r3, [sp, #24]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	dd05      	ble.n	80078c4 <_dtoa_r+0x84c>
 80078b8:	4621      	mov	r1, r4
 80078ba:	461a      	mov	r2, r3
 80078bc:	4648      	mov	r0, r9
 80078be:	f000 fcfb 	bl	80082b8 <__lshift>
 80078c2:	4604      	mov	r4, r0
 80078c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d061      	beq.n	800798e <_dtoa_r+0x916>
 80078ca:	9802      	ldr	r0, [sp, #8]
 80078cc:	4621      	mov	r1, r4
 80078ce:	f000 fd5f 	bl	8008390 <__mcmp>
 80078d2:	2800      	cmp	r0, #0
 80078d4:	da5b      	bge.n	800798e <_dtoa_r+0x916>
 80078d6:	2300      	movs	r3, #0
 80078d8:	9902      	ldr	r1, [sp, #8]
 80078da:	220a      	movs	r2, #10
 80078dc:	4648      	mov	r0, r9
 80078de:	f000 fafd 	bl	8007edc <__multadd>
 80078e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078e4:	9002      	str	r0, [sp, #8]
 80078e6:	f107 38ff 	add.w	r8, r7, #4294967295
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f000 8177 	beq.w	8007bde <_dtoa_r+0xb66>
 80078f0:	4629      	mov	r1, r5
 80078f2:	2300      	movs	r3, #0
 80078f4:	220a      	movs	r2, #10
 80078f6:	4648      	mov	r0, r9
 80078f8:	f000 faf0 	bl	8007edc <__multadd>
 80078fc:	f1bb 0f00 	cmp.w	fp, #0
 8007900:	4605      	mov	r5, r0
 8007902:	dc6f      	bgt.n	80079e4 <_dtoa_r+0x96c>
 8007904:	9b07      	ldr	r3, [sp, #28]
 8007906:	2b02      	cmp	r3, #2
 8007908:	dc49      	bgt.n	800799e <_dtoa_r+0x926>
 800790a:	e06b      	b.n	80079e4 <_dtoa_r+0x96c>
 800790c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800790e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007912:	e73c      	b.n	800778e <_dtoa_r+0x716>
 8007914:	3fe00000 	.word	0x3fe00000
 8007918:	40240000 	.word	0x40240000
 800791c:	9b03      	ldr	r3, [sp, #12]
 800791e:	1e5c      	subs	r4, r3, #1
 8007920:	9b08      	ldr	r3, [sp, #32]
 8007922:	42a3      	cmp	r3, r4
 8007924:	db09      	blt.n	800793a <_dtoa_r+0x8c2>
 8007926:	1b1c      	subs	r4, r3, r4
 8007928:	9b03      	ldr	r3, [sp, #12]
 800792a:	2b00      	cmp	r3, #0
 800792c:	f6bf af30 	bge.w	8007790 <_dtoa_r+0x718>
 8007930:	9b00      	ldr	r3, [sp, #0]
 8007932:	9a03      	ldr	r2, [sp, #12]
 8007934:	1a9e      	subs	r6, r3, r2
 8007936:	2300      	movs	r3, #0
 8007938:	e72b      	b.n	8007792 <_dtoa_r+0x71a>
 800793a:	9b08      	ldr	r3, [sp, #32]
 800793c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800793e:	9408      	str	r4, [sp, #32]
 8007940:	1ae3      	subs	r3, r4, r3
 8007942:	441a      	add	r2, r3
 8007944:	9e00      	ldr	r6, [sp, #0]
 8007946:	9b03      	ldr	r3, [sp, #12]
 8007948:	920d      	str	r2, [sp, #52]	@ 0x34
 800794a:	2400      	movs	r4, #0
 800794c:	e721      	b.n	8007792 <_dtoa_r+0x71a>
 800794e:	9c08      	ldr	r4, [sp, #32]
 8007950:	9e00      	ldr	r6, [sp, #0]
 8007952:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007954:	e728      	b.n	80077a8 <_dtoa_r+0x730>
 8007956:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800795a:	e751      	b.n	8007800 <_dtoa_r+0x788>
 800795c:	9a08      	ldr	r2, [sp, #32]
 800795e:	9902      	ldr	r1, [sp, #8]
 8007960:	e750      	b.n	8007804 <_dtoa_r+0x78c>
 8007962:	f8cd 8008 	str.w	r8, [sp, #8]
 8007966:	e751      	b.n	800780c <_dtoa_r+0x794>
 8007968:	2300      	movs	r3, #0
 800796a:	e779      	b.n	8007860 <_dtoa_r+0x7e8>
 800796c:	9b04      	ldr	r3, [sp, #16]
 800796e:	e777      	b.n	8007860 <_dtoa_r+0x7e8>
 8007970:	2300      	movs	r3, #0
 8007972:	9308      	str	r3, [sp, #32]
 8007974:	e779      	b.n	800786a <_dtoa_r+0x7f2>
 8007976:	d093      	beq.n	80078a0 <_dtoa_r+0x828>
 8007978:	9a00      	ldr	r2, [sp, #0]
 800797a:	331c      	adds	r3, #28
 800797c:	441a      	add	r2, r3
 800797e:	9200      	str	r2, [sp, #0]
 8007980:	9a06      	ldr	r2, [sp, #24]
 8007982:	441a      	add	r2, r3
 8007984:	441e      	add	r6, r3
 8007986:	9206      	str	r2, [sp, #24]
 8007988:	e78a      	b.n	80078a0 <_dtoa_r+0x828>
 800798a:	4603      	mov	r3, r0
 800798c:	e7f4      	b.n	8007978 <_dtoa_r+0x900>
 800798e:	9b03      	ldr	r3, [sp, #12]
 8007990:	2b00      	cmp	r3, #0
 8007992:	46b8      	mov	r8, r7
 8007994:	dc20      	bgt.n	80079d8 <_dtoa_r+0x960>
 8007996:	469b      	mov	fp, r3
 8007998:	9b07      	ldr	r3, [sp, #28]
 800799a:	2b02      	cmp	r3, #2
 800799c:	dd1e      	ble.n	80079dc <_dtoa_r+0x964>
 800799e:	f1bb 0f00 	cmp.w	fp, #0
 80079a2:	f47f adb1 	bne.w	8007508 <_dtoa_r+0x490>
 80079a6:	4621      	mov	r1, r4
 80079a8:	465b      	mov	r3, fp
 80079aa:	2205      	movs	r2, #5
 80079ac:	4648      	mov	r0, r9
 80079ae:	f000 fa95 	bl	8007edc <__multadd>
 80079b2:	4601      	mov	r1, r0
 80079b4:	4604      	mov	r4, r0
 80079b6:	9802      	ldr	r0, [sp, #8]
 80079b8:	f000 fcea 	bl	8008390 <__mcmp>
 80079bc:	2800      	cmp	r0, #0
 80079be:	f77f ada3 	ble.w	8007508 <_dtoa_r+0x490>
 80079c2:	4656      	mov	r6, sl
 80079c4:	2331      	movs	r3, #49	@ 0x31
 80079c6:	f806 3b01 	strb.w	r3, [r6], #1
 80079ca:	f108 0801 	add.w	r8, r8, #1
 80079ce:	e59f      	b.n	8007510 <_dtoa_r+0x498>
 80079d0:	9c03      	ldr	r4, [sp, #12]
 80079d2:	46b8      	mov	r8, r7
 80079d4:	4625      	mov	r5, r4
 80079d6:	e7f4      	b.n	80079c2 <_dtoa_r+0x94a>
 80079d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80079dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f000 8101 	beq.w	8007be6 <_dtoa_r+0xb6e>
 80079e4:	2e00      	cmp	r6, #0
 80079e6:	dd05      	ble.n	80079f4 <_dtoa_r+0x97c>
 80079e8:	4629      	mov	r1, r5
 80079ea:	4632      	mov	r2, r6
 80079ec:	4648      	mov	r0, r9
 80079ee:	f000 fc63 	bl	80082b8 <__lshift>
 80079f2:	4605      	mov	r5, r0
 80079f4:	9b08      	ldr	r3, [sp, #32]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d05c      	beq.n	8007ab4 <_dtoa_r+0xa3c>
 80079fa:	6869      	ldr	r1, [r5, #4]
 80079fc:	4648      	mov	r0, r9
 80079fe:	f000 fa0b 	bl	8007e18 <_Balloc>
 8007a02:	4606      	mov	r6, r0
 8007a04:	b928      	cbnz	r0, 8007a12 <_dtoa_r+0x99a>
 8007a06:	4b82      	ldr	r3, [pc, #520]	@ (8007c10 <_dtoa_r+0xb98>)
 8007a08:	4602      	mov	r2, r0
 8007a0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a0e:	f7ff bb4a 	b.w	80070a6 <_dtoa_r+0x2e>
 8007a12:	692a      	ldr	r2, [r5, #16]
 8007a14:	3202      	adds	r2, #2
 8007a16:	0092      	lsls	r2, r2, #2
 8007a18:	f105 010c 	add.w	r1, r5, #12
 8007a1c:	300c      	adds	r0, #12
 8007a1e:	f002 f92f 	bl	8009c80 <memcpy>
 8007a22:	2201      	movs	r2, #1
 8007a24:	4631      	mov	r1, r6
 8007a26:	4648      	mov	r0, r9
 8007a28:	f000 fc46 	bl	80082b8 <__lshift>
 8007a2c:	f10a 0301 	add.w	r3, sl, #1
 8007a30:	9300      	str	r3, [sp, #0]
 8007a32:	eb0a 030b 	add.w	r3, sl, fp
 8007a36:	9308      	str	r3, [sp, #32]
 8007a38:	9b04      	ldr	r3, [sp, #16]
 8007a3a:	f003 0301 	and.w	r3, r3, #1
 8007a3e:	462f      	mov	r7, r5
 8007a40:	9306      	str	r3, [sp, #24]
 8007a42:	4605      	mov	r5, r0
 8007a44:	9b00      	ldr	r3, [sp, #0]
 8007a46:	9802      	ldr	r0, [sp, #8]
 8007a48:	4621      	mov	r1, r4
 8007a4a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007a4e:	f7ff fa8b 	bl	8006f68 <quorem>
 8007a52:	4603      	mov	r3, r0
 8007a54:	3330      	adds	r3, #48	@ 0x30
 8007a56:	9003      	str	r0, [sp, #12]
 8007a58:	4639      	mov	r1, r7
 8007a5a:	9802      	ldr	r0, [sp, #8]
 8007a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a5e:	f000 fc97 	bl	8008390 <__mcmp>
 8007a62:	462a      	mov	r2, r5
 8007a64:	9004      	str	r0, [sp, #16]
 8007a66:	4621      	mov	r1, r4
 8007a68:	4648      	mov	r0, r9
 8007a6a:	f000 fcad 	bl	80083c8 <__mdiff>
 8007a6e:	68c2      	ldr	r2, [r0, #12]
 8007a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a72:	4606      	mov	r6, r0
 8007a74:	bb02      	cbnz	r2, 8007ab8 <_dtoa_r+0xa40>
 8007a76:	4601      	mov	r1, r0
 8007a78:	9802      	ldr	r0, [sp, #8]
 8007a7a:	f000 fc89 	bl	8008390 <__mcmp>
 8007a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a80:	4602      	mov	r2, r0
 8007a82:	4631      	mov	r1, r6
 8007a84:	4648      	mov	r0, r9
 8007a86:	920c      	str	r2, [sp, #48]	@ 0x30
 8007a88:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a8a:	f000 fa05 	bl	8007e98 <_Bfree>
 8007a8e:	9b07      	ldr	r3, [sp, #28]
 8007a90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007a92:	9e00      	ldr	r6, [sp, #0]
 8007a94:	ea42 0103 	orr.w	r1, r2, r3
 8007a98:	9b06      	ldr	r3, [sp, #24]
 8007a9a:	4319      	orrs	r1, r3
 8007a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a9e:	d10d      	bne.n	8007abc <_dtoa_r+0xa44>
 8007aa0:	2b39      	cmp	r3, #57	@ 0x39
 8007aa2:	d027      	beq.n	8007af4 <_dtoa_r+0xa7c>
 8007aa4:	9a04      	ldr	r2, [sp, #16]
 8007aa6:	2a00      	cmp	r2, #0
 8007aa8:	dd01      	ble.n	8007aae <_dtoa_r+0xa36>
 8007aaa:	9b03      	ldr	r3, [sp, #12]
 8007aac:	3331      	adds	r3, #49	@ 0x31
 8007aae:	f88b 3000 	strb.w	r3, [fp]
 8007ab2:	e52e      	b.n	8007512 <_dtoa_r+0x49a>
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	e7b9      	b.n	8007a2c <_dtoa_r+0x9b4>
 8007ab8:	2201      	movs	r2, #1
 8007aba:	e7e2      	b.n	8007a82 <_dtoa_r+0xa0a>
 8007abc:	9904      	ldr	r1, [sp, #16]
 8007abe:	2900      	cmp	r1, #0
 8007ac0:	db04      	blt.n	8007acc <_dtoa_r+0xa54>
 8007ac2:	9807      	ldr	r0, [sp, #28]
 8007ac4:	4301      	orrs	r1, r0
 8007ac6:	9806      	ldr	r0, [sp, #24]
 8007ac8:	4301      	orrs	r1, r0
 8007aca:	d120      	bne.n	8007b0e <_dtoa_r+0xa96>
 8007acc:	2a00      	cmp	r2, #0
 8007ace:	ddee      	ble.n	8007aae <_dtoa_r+0xa36>
 8007ad0:	9902      	ldr	r1, [sp, #8]
 8007ad2:	9300      	str	r3, [sp, #0]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	4648      	mov	r0, r9
 8007ad8:	f000 fbee 	bl	80082b8 <__lshift>
 8007adc:	4621      	mov	r1, r4
 8007ade:	9002      	str	r0, [sp, #8]
 8007ae0:	f000 fc56 	bl	8008390 <__mcmp>
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	9b00      	ldr	r3, [sp, #0]
 8007ae8:	dc02      	bgt.n	8007af0 <_dtoa_r+0xa78>
 8007aea:	d1e0      	bne.n	8007aae <_dtoa_r+0xa36>
 8007aec:	07da      	lsls	r2, r3, #31
 8007aee:	d5de      	bpl.n	8007aae <_dtoa_r+0xa36>
 8007af0:	2b39      	cmp	r3, #57	@ 0x39
 8007af2:	d1da      	bne.n	8007aaa <_dtoa_r+0xa32>
 8007af4:	2339      	movs	r3, #57	@ 0x39
 8007af6:	f88b 3000 	strb.w	r3, [fp]
 8007afa:	4633      	mov	r3, r6
 8007afc:	461e      	mov	r6, r3
 8007afe:	3b01      	subs	r3, #1
 8007b00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007b04:	2a39      	cmp	r2, #57	@ 0x39
 8007b06:	d04e      	beq.n	8007ba6 <_dtoa_r+0xb2e>
 8007b08:	3201      	adds	r2, #1
 8007b0a:	701a      	strb	r2, [r3, #0]
 8007b0c:	e501      	b.n	8007512 <_dtoa_r+0x49a>
 8007b0e:	2a00      	cmp	r2, #0
 8007b10:	dd03      	ble.n	8007b1a <_dtoa_r+0xaa2>
 8007b12:	2b39      	cmp	r3, #57	@ 0x39
 8007b14:	d0ee      	beq.n	8007af4 <_dtoa_r+0xa7c>
 8007b16:	3301      	adds	r3, #1
 8007b18:	e7c9      	b.n	8007aae <_dtoa_r+0xa36>
 8007b1a:	9a00      	ldr	r2, [sp, #0]
 8007b1c:	9908      	ldr	r1, [sp, #32]
 8007b1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007b22:	428a      	cmp	r2, r1
 8007b24:	d028      	beq.n	8007b78 <_dtoa_r+0xb00>
 8007b26:	9902      	ldr	r1, [sp, #8]
 8007b28:	2300      	movs	r3, #0
 8007b2a:	220a      	movs	r2, #10
 8007b2c:	4648      	mov	r0, r9
 8007b2e:	f000 f9d5 	bl	8007edc <__multadd>
 8007b32:	42af      	cmp	r7, r5
 8007b34:	9002      	str	r0, [sp, #8]
 8007b36:	f04f 0300 	mov.w	r3, #0
 8007b3a:	f04f 020a 	mov.w	r2, #10
 8007b3e:	4639      	mov	r1, r7
 8007b40:	4648      	mov	r0, r9
 8007b42:	d107      	bne.n	8007b54 <_dtoa_r+0xadc>
 8007b44:	f000 f9ca 	bl	8007edc <__multadd>
 8007b48:	4607      	mov	r7, r0
 8007b4a:	4605      	mov	r5, r0
 8007b4c:	9b00      	ldr	r3, [sp, #0]
 8007b4e:	3301      	adds	r3, #1
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	e777      	b.n	8007a44 <_dtoa_r+0x9cc>
 8007b54:	f000 f9c2 	bl	8007edc <__multadd>
 8007b58:	4629      	mov	r1, r5
 8007b5a:	4607      	mov	r7, r0
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	220a      	movs	r2, #10
 8007b60:	4648      	mov	r0, r9
 8007b62:	f000 f9bb 	bl	8007edc <__multadd>
 8007b66:	4605      	mov	r5, r0
 8007b68:	e7f0      	b.n	8007b4c <_dtoa_r+0xad4>
 8007b6a:	f1bb 0f00 	cmp.w	fp, #0
 8007b6e:	bfcc      	ite	gt
 8007b70:	465e      	movgt	r6, fp
 8007b72:	2601      	movle	r6, #1
 8007b74:	4456      	add	r6, sl
 8007b76:	2700      	movs	r7, #0
 8007b78:	9902      	ldr	r1, [sp, #8]
 8007b7a:	9300      	str	r3, [sp, #0]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	4648      	mov	r0, r9
 8007b80:	f000 fb9a 	bl	80082b8 <__lshift>
 8007b84:	4621      	mov	r1, r4
 8007b86:	9002      	str	r0, [sp, #8]
 8007b88:	f000 fc02 	bl	8008390 <__mcmp>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	dcb4      	bgt.n	8007afa <_dtoa_r+0xa82>
 8007b90:	d102      	bne.n	8007b98 <_dtoa_r+0xb20>
 8007b92:	9b00      	ldr	r3, [sp, #0]
 8007b94:	07db      	lsls	r3, r3, #31
 8007b96:	d4b0      	bmi.n	8007afa <_dtoa_r+0xa82>
 8007b98:	4633      	mov	r3, r6
 8007b9a:	461e      	mov	r6, r3
 8007b9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ba0:	2a30      	cmp	r2, #48	@ 0x30
 8007ba2:	d0fa      	beq.n	8007b9a <_dtoa_r+0xb22>
 8007ba4:	e4b5      	b.n	8007512 <_dtoa_r+0x49a>
 8007ba6:	459a      	cmp	sl, r3
 8007ba8:	d1a8      	bne.n	8007afc <_dtoa_r+0xa84>
 8007baa:	2331      	movs	r3, #49	@ 0x31
 8007bac:	f108 0801 	add.w	r8, r8, #1
 8007bb0:	f88a 3000 	strb.w	r3, [sl]
 8007bb4:	e4ad      	b.n	8007512 <_dtoa_r+0x49a>
 8007bb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007bb8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007c14 <_dtoa_r+0xb9c>
 8007bbc:	b11b      	cbz	r3, 8007bc6 <_dtoa_r+0xb4e>
 8007bbe:	f10a 0308 	add.w	r3, sl, #8
 8007bc2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007bc4:	6013      	str	r3, [r2, #0]
 8007bc6:	4650      	mov	r0, sl
 8007bc8:	b017      	add	sp, #92	@ 0x5c
 8007bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bce:	9b07      	ldr	r3, [sp, #28]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	f77f ae2e 	ble.w	8007832 <_dtoa_r+0x7ba>
 8007bd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bd8:	9308      	str	r3, [sp, #32]
 8007bda:	2001      	movs	r0, #1
 8007bdc:	e64d      	b.n	800787a <_dtoa_r+0x802>
 8007bde:	f1bb 0f00 	cmp.w	fp, #0
 8007be2:	f77f aed9 	ble.w	8007998 <_dtoa_r+0x920>
 8007be6:	4656      	mov	r6, sl
 8007be8:	9802      	ldr	r0, [sp, #8]
 8007bea:	4621      	mov	r1, r4
 8007bec:	f7ff f9bc 	bl	8006f68 <quorem>
 8007bf0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007bf4:	f806 3b01 	strb.w	r3, [r6], #1
 8007bf8:	eba6 020a 	sub.w	r2, r6, sl
 8007bfc:	4593      	cmp	fp, r2
 8007bfe:	ddb4      	ble.n	8007b6a <_dtoa_r+0xaf2>
 8007c00:	9902      	ldr	r1, [sp, #8]
 8007c02:	2300      	movs	r3, #0
 8007c04:	220a      	movs	r2, #10
 8007c06:	4648      	mov	r0, r9
 8007c08:	f000 f968 	bl	8007edc <__multadd>
 8007c0c:	9002      	str	r0, [sp, #8]
 8007c0e:	e7eb      	b.n	8007be8 <_dtoa_r+0xb70>
 8007c10:	0800a7dd 	.word	0x0800a7dd
 8007c14:	0800a761 	.word	0x0800a761

08007c18 <_free_r>:
 8007c18:	b538      	push	{r3, r4, r5, lr}
 8007c1a:	4605      	mov	r5, r0
 8007c1c:	2900      	cmp	r1, #0
 8007c1e:	d041      	beq.n	8007ca4 <_free_r+0x8c>
 8007c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c24:	1f0c      	subs	r4, r1, #4
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	bfb8      	it	lt
 8007c2a:	18e4      	addlt	r4, r4, r3
 8007c2c:	f000 f8e8 	bl	8007e00 <__malloc_lock>
 8007c30:	4a1d      	ldr	r2, [pc, #116]	@ (8007ca8 <_free_r+0x90>)
 8007c32:	6813      	ldr	r3, [r2, #0]
 8007c34:	b933      	cbnz	r3, 8007c44 <_free_r+0x2c>
 8007c36:	6063      	str	r3, [r4, #4]
 8007c38:	6014      	str	r4, [r2, #0]
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c40:	f000 b8e4 	b.w	8007e0c <__malloc_unlock>
 8007c44:	42a3      	cmp	r3, r4
 8007c46:	d908      	bls.n	8007c5a <_free_r+0x42>
 8007c48:	6820      	ldr	r0, [r4, #0]
 8007c4a:	1821      	adds	r1, r4, r0
 8007c4c:	428b      	cmp	r3, r1
 8007c4e:	bf01      	itttt	eq
 8007c50:	6819      	ldreq	r1, [r3, #0]
 8007c52:	685b      	ldreq	r3, [r3, #4]
 8007c54:	1809      	addeq	r1, r1, r0
 8007c56:	6021      	streq	r1, [r4, #0]
 8007c58:	e7ed      	b.n	8007c36 <_free_r+0x1e>
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	b10b      	cbz	r3, 8007c64 <_free_r+0x4c>
 8007c60:	42a3      	cmp	r3, r4
 8007c62:	d9fa      	bls.n	8007c5a <_free_r+0x42>
 8007c64:	6811      	ldr	r1, [r2, #0]
 8007c66:	1850      	adds	r0, r2, r1
 8007c68:	42a0      	cmp	r0, r4
 8007c6a:	d10b      	bne.n	8007c84 <_free_r+0x6c>
 8007c6c:	6820      	ldr	r0, [r4, #0]
 8007c6e:	4401      	add	r1, r0
 8007c70:	1850      	adds	r0, r2, r1
 8007c72:	4283      	cmp	r3, r0
 8007c74:	6011      	str	r1, [r2, #0]
 8007c76:	d1e0      	bne.n	8007c3a <_free_r+0x22>
 8007c78:	6818      	ldr	r0, [r3, #0]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	6053      	str	r3, [r2, #4]
 8007c7e:	4408      	add	r0, r1
 8007c80:	6010      	str	r0, [r2, #0]
 8007c82:	e7da      	b.n	8007c3a <_free_r+0x22>
 8007c84:	d902      	bls.n	8007c8c <_free_r+0x74>
 8007c86:	230c      	movs	r3, #12
 8007c88:	602b      	str	r3, [r5, #0]
 8007c8a:	e7d6      	b.n	8007c3a <_free_r+0x22>
 8007c8c:	6820      	ldr	r0, [r4, #0]
 8007c8e:	1821      	adds	r1, r4, r0
 8007c90:	428b      	cmp	r3, r1
 8007c92:	bf04      	itt	eq
 8007c94:	6819      	ldreq	r1, [r3, #0]
 8007c96:	685b      	ldreq	r3, [r3, #4]
 8007c98:	6063      	str	r3, [r4, #4]
 8007c9a:	bf04      	itt	eq
 8007c9c:	1809      	addeq	r1, r1, r0
 8007c9e:	6021      	streq	r1, [r4, #0]
 8007ca0:	6054      	str	r4, [r2, #4]
 8007ca2:	e7ca      	b.n	8007c3a <_free_r+0x22>
 8007ca4:	bd38      	pop	{r3, r4, r5, pc}
 8007ca6:	bf00      	nop
 8007ca8:	200004e4 	.word	0x200004e4

08007cac <malloc>:
 8007cac:	4b02      	ldr	r3, [pc, #8]	@ (8007cb8 <malloc+0xc>)
 8007cae:	4601      	mov	r1, r0
 8007cb0:	6818      	ldr	r0, [r3, #0]
 8007cb2:	f000 b825 	b.w	8007d00 <_malloc_r>
 8007cb6:	bf00      	nop
 8007cb8:	20000020 	.word	0x20000020

08007cbc <sbrk_aligned>:
 8007cbc:	b570      	push	{r4, r5, r6, lr}
 8007cbe:	4e0f      	ldr	r6, [pc, #60]	@ (8007cfc <sbrk_aligned+0x40>)
 8007cc0:	460c      	mov	r4, r1
 8007cc2:	6831      	ldr	r1, [r6, #0]
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	b911      	cbnz	r1, 8007cce <sbrk_aligned+0x12>
 8007cc8:	f001 ffca 	bl	8009c60 <_sbrk_r>
 8007ccc:	6030      	str	r0, [r6, #0]
 8007cce:	4621      	mov	r1, r4
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	f001 ffc5 	bl	8009c60 <_sbrk_r>
 8007cd6:	1c43      	adds	r3, r0, #1
 8007cd8:	d103      	bne.n	8007ce2 <sbrk_aligned+0x26>
 8007cda:	f04f 34ff 	mov.w	r4, #4294967295
 8007cde:	4620      	mov	r0, r4
 8007ce0:	bd70      	pop	{r4, r5, r6, pc}
 8007ce2:	1cc4      	adds	r4, r0, #3
 8007ce4:	f024 0403 	bic.w	r4, r4, #3
 8007ce8:	42a0      	cmp	r0, r4
 8007cea:	d0f8      	beq.n	8007cde <sbrk_aligned+0x22>
 8007cec:	1a21      	subs	r1, r4, r0
 8007cee:	4628      	mov	r0, r5
 8007cf0:	f001 ffb6 	bl	8009c60 <_sbrk_r>
 8007cf4:	3001      	adds	r0, #1
 8007cf6:	d1f2      	bne.n	8007cde <sbrk_aligned+0x22>
 8007cf8:	e7ef      	b.n	8007cda <sbrk_aligned+0x1e>
 8007cfa:	bf00      	nop
 8007cfc:	200004e0 	.word	0x200004e0

08007d00 <_malloc_r>:
 8007d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d04:	1ccd      	adds	r5, r1, #3
 8007d06:	f025 0503 	bic.w	r5, r5, #3
 8007d0a:	3508      	adds	r5, #8
 8007d0c:	2d0c      	cmp	r5, #12
 8007d0e:	bf38      	it	cc
 8007d10:	250c      	movcc	r5, #12
 8007d12:	2d00      	cmp	r5, #0
 8007d14:	4606      	mov	r6, r0
 8007d16:	db01      	blt.n	8007d1c <_malloc_r+0x1c>
 8007d18:	42a9      	cmp	r1, r5
 8007d1a:	d904      	bls.n	8007d26 <_malloc_r+0x26>
 8007d1c:	230c      	movs	r3, #12
 8007d1e:	6033      	str	r3, [r6, #0]
 8007d20:	2000      	movs	r0, #0
 8007d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007dfc <_malloc_r+0xfc>
 8007d2a:	f000 f869 	bl	8007e00 <__malloc_lock>
 8007d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8007d32:	461c      	mov	r4, r3
 8007d34:	bb44      	cbnz	r4, 8007d88 <_malloc_r+0x88>
 8007d36:	4629      	mov	r1, r5
 8007d38:	4630      	mov	r0, r6
 8007d3a:	f7ff ffbf 	bl	8007cbc <sbrk_aligned>
 8007d3e:	1c43      	adds	r3, r0, #1
 8007d40:	4604      	mov	r4, r0
 8007d42:	d158      	bne.n	8007df6 <_malloc_r+0xf6>
 8007d44:	f8d8 4000 	ldr.w	r4, [r8]
 8007d48:	4627      	mov	r7, r4
 8007d4a:	2f00      	cmp	r7, #0
 8007d4c:	d143      	bne.n	8007dd6 <_malloc_r+0xd6>
 8007d4e:	2c00      	cmp	r4, #0
 8007d50:	d04b      	beq.n	8007dea <_malloc_r+0xea>
 8007d52:	6823      	ldr	r3, [r4, #0]
 8007d54:	4639      	mov	r1, r7
 8007d56:	4630      	mov	r0, r6
 8007d58:	eb04 0903 	add.w	r9, r4, r3
 8007d5c:	f001 ff80 	bl	8009c60 <_sbrk_r>
 8007d60:	4581      	cmp	r9, r0
 8007d62:	d142      	bne.n	8007dea <_malloc_r+0xea>
 8007d64:	6821      	ldr	r1, [r4, #0]
 8007d66:	1a6d      	subs	r5, r5, r1
 8007d68:	4629      	mov	r1, r5
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f7ff ffa6 	bl	8007cbc <sbrk_aligned>
 8007d70:	3001      	adds	r0, #1
 8007d72:	d03a      	beq.n	8007dea <_malloc_r+0xea>
 8007d74:	6823      	ldr	r3, [r4, #0]
 8007d76:	442b      	add	r3, r5
 8007d78:	6023      	str	r3, [r4, #0]
 8007d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007d7e:	685a      	ldr	r2, [r3, #4]
 8007d80:	bb62      	cbnz	r2, 8007ddc <_malloc_r+0xdc>
 8007d82:	f8c8 7000 	str.w	r7, [r8]
 8007d86:	e00f      	b.n	8007da8 <_malloc_r+0xa8>
 8007d88:	6822      	ldr	r2, [r4, #0]
 8007d8a:	1b52      	subs	r2, r2, r5
 8007d8c:	d420      	bmi.n	8007dd0 <_malloc_r+0xd0>
 8007d8e:	2a0b      	cmp	r2, #11
 8007d90:	d917      	bls.n	8007dc2 <_malloc_r+0xc2>
 8007d92:	1961      	adds	r1, r4, r5
 8007d94:	42a3      	cmp	r3, r4
 8007d96:	6025      	str	r5, [r4, #0]
 8007d98:	bf18      	it	ne
 8007d9a:	6059      	strne	r1, [r3, #4]
 8007d9c:	6863      	ldr	r3, [r4, #4]
 8007d9e:	bf08      	it	eq
 8007da0:	f8c8 1000 	streq.w	r1, [r8]
 8007da4:	5162      	str	r2, [r4, r5]
 8007da6:	604b      	str	r3, [r1, #4]
 8007da8:	4630      	mov	r0, r6
 8007daa:	f000 f82f 	bl	8007e0c <__malloc_unlock>
 8007dae:	f104 000b 	add.w	r0, r4, #11
 8007db2:	1d23      	adds	r3, r4, #4
 8007db4:	f020 0007 	bic.w	r0, r0, #7
 8007db8:	1ac2      	subs	r2, r0, r3
 8007dba:	bf1c      	itt	ne
 8007dbc:	1a1b      	subne	r3, r3, r0
 8007dbe:	50a3      	strne	r3, [r4, r2]
 8007dc0:	e7af      	b.n	8007d22 <_malloc_r+0x22>
 8007dc2:	6862      	ldr	r2, [r4, #4]
 8007dc4:	42a3      	cmp	r3, r4
 8007dc6:	bf0c      	ite	eq
 8007dc8:	f8c8 2000 	streq.w	r2, [r8]
 8007dcc:	605a      	strne	r2, [r3, #4]
 8007dce:	e7eb      	b.n	8007da8 <_malloc_r+0xa8>
 8007dd0:	4623      	mov	r3, r4
 8007dd2:	6864      	ldr	r4, [r4, #4]
 8007dd4:	e7ae      	b.n	8007d34 <_malloc_r+0x34>
 8007dd6:	463c      	mov	r4, r7
 8007dd8:	687f      	ldr	r7, [r7, #4]
 8007dda:	e7b6      	b.n	8007d4a <_malloc_r+0x4a>
 8007ddc:	461a      	mov	r2, r3
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	42a3      	cmp	r3, r4
 8007de2:	d1fb      	bne.n	8007ddc <_malloc_r+0xdc>
 8007de4:	2300      	movs	r3, #0
 8007de6:	6053      	str	r3, [r2, #4]
 8007de8:	e7de      	b.n	8007da8 <_malloc_r+0xa8>
 8007dea:	230c      	movs	r3, #12
 8007dec:	6033      	str	r3, [r6, #0]
 8007dee:	4630      	mov	r0, r6
 8007df0:	f000 f80c 	bl	8007e0c <__malloc_unlock>
 8007df4:	e794      	b.n	8007d20 <_malloc_r+0x20>
 8007df6:	6005      	str	r5, [r0, #0]
 8007df8:	e7d6      	b.n	8007da8 <_malloc_r+0xa8>
 8007dfa:	bf00      	nop
 8007dfc:	200004e4 	.word	0x200004e4

08007e00 <__malloc_lock>:
 8007e00:	4801      	ldr	r0, [pc, #4]	@ (8007e08 <__malloc_lock+0x8>)
 8007e02:	f7ff b8a8 	b.w	8006f56 <__retarget_lock_acquire_recursive>
 8007e06:	bf00      	nop
 8007e08:	200004dc 	.word	0x200004dc

08007e0c <__malloc_unlock>:
 8007e0c:	4801      	ldr	r0, [pc, #4]	@ (8007e14 <__malloc_unlock+0x8>)
 8007e0e:	f7ff b8a3 	b.w	8006f58 <__retarget_lock_release_recursive>
 8007e12:	bf00      	nop
 8007e14:	200004dc 	.word	0x200004dc

08007e18 <_Balloc>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	69c6      	ldr	r6, [r0, #28]
 8007e1c:	4604      	mov	r4, r0
 8007e1e:	460d      	mov	r5, r1
 8007e20:	b976      	cbnz	r6, 8007e40 <_Balloc+0x28>
 8007e22:	2010      	movs	r0, #16
 8007e24:	f7ff ff42 	bl	8007cac <malloc>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	61e0      	str	r0, [r4, #28]
 8007e2c:	b920      	cbnz	r0, 8007e38 <_Balloc+0x20>
 8007e2e:	4b18      	ldr	r3, [pc, #96]	@ (8007e90 <_Balloc+0x78>)
 8007e30:	4818      	ldr	r0, [pc, #96]	@ (8007e94 <_Balloc+0x7c>)
 8007e32:	216b      	movs	r1, #107	@ 0x6b
 8007e34:	f001 ff3c 	bl	8009cb0 <__assert_func>
 8007e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e3c:	6006      	str	r6, [r0, #0]
 8007e3e:	60c6      	str	r6, [r0, #12]
 8007e40:	69e6      	ldr	r6, [r4, #28]
 8007e42:	68f3      	ldr	r3, [r6, #12]
 8007e44:	b183      	cbz	r3, 8007e68 <_Balloc+0x50>
 8007e46:	69e3      	ldr	r3, [r4, #28]
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e4e:	b9b8      	cbnz	r0, 8007e80 <_Balloc+0x68>
 8007e50:	2101      	movs	r1, #1
 8007e52:	fa01 f605 	lsl.w	r6, r1, r5
 8007e56:	1d72      	adds	r2, r6, #5
 8007e58:	0092      	lsls	r2, r2, #2
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f001 ff46 	bl	8009cec <_calloc_r>
 8007e60:	b160      	cbz	r0, 8007e7c <_Balloc+0x64>
 8007e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e66:	e00e      	b.n	8007e86 <_Balloc+0x6e>
 8007e68:	2221      	movs	r2, #33	@ 0x21
 8007e6a:	2104      	movs	r1, #4
 8007e6c:	4620      	mov	r0, r4
 8007e6e:	f001 ff3d 	bl	8009cec <_calloc_r>
 8007e72:	69e3      	ldr	r3, [r4, #28]
 8007e74:	60f0      	str	r0, [r6, #12]
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d1e4      	bne.n	8007e46 <_Balloc+0x2e>
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	bd70      	pop	{r4, r5, r6, pc}
 8007e80:	6802      	ldr	r2, [r0, #0]
 8007e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e86:	2300      	movs	r3, #0
 8007e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e8c:	e7f7      	b.n	8007e7e <_Balloc+0x66>
 8007e8e:	bf00      	nop
 8007e90:	0800a76e 	.word	0x0800a76e
 8007e94:	0800a7ee 	.word	0x0800a7ee

08007e98 <_Bfree>:
 8007e98:	b570      	push	{r4, r5, r6, lr}
 8007e9a:	69c6      	ldr	r6, [r0, #28]
 8007e9c:	4605      	mov	r5, r0
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	b976      	cbnz	r6, 8007ec0 <_Bfree+0x28>
 8007ea2:	2010      	movs	r0, #16
 8007ea4:	f7ff ff02 	bl	8007cac <malloc>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	61e8      	str	r0, [r5, #28]
 8007eac:	b920      	cbnz	r0, 8007eb8 <_Bfree+0x20>
 8007eae:	4b09      	ldr	r3, [pc, #36]	@ (8007ed4 <_Bfree+0x3c>)
 8007eb0:	4809      	ldr	r0, [pc, #36]	@ (8007ed8 <_Bfree+0x40>)
 8007eb2:	218f      	movs	r1, #143	@ 0x8f
 8007eb4:	f001 fefc 	bl	8009cb0 <__assert_func>
 8007eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ebc:	6006      	str	r6, [r0, #0]
 8007ebe:	60c6      	str	r6, [r0, #12]
 8007ec0:	b13c      	cbz	r4, 8007ed2 <_Bfree+0x3a>
 8007ec2:	69eb      	ldr	r3, [r5, #28]
 8007ec4:	6862      	ldr	r2, [r4, #4]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ecc:	6021      	str	r1, [r4, #0]
 8007ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ed2:	bd70      	pop	{r4, r5, r6, pc}
 8007ed4:	0800a76e 	.word	0x0800a76e
 8007ed8:	0800a7ee 	.word	0x0800a7ee

08007edc <__multadd>:
 8007edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee0:	690d      	ldr	r5, [r1, #16]
 8007ee2:	4607      	mov	r7, r0
 8007ee4:	460c      	mov	r4, r1
 8007ee6:	461e      	mov	r6, r3
 8007ee8:	f101 0c14 	add.w	ip, r1, #20
 8007eec:	2000      	movs	r0, #0
 8007eee:	f8dc 3000 	ldr.w	r3, [ip]
 8007ef2:	b299      	uxth	r1, r3
 8007ef4:	fb02 6101 	mla	r1, r2, r1, r6
 8007ef8:	0c1e      	lsrs	r6, r3, #16
 8007efa:	0c0b      	lsrs	r3, r1, #16
 8007efc:	fb02 3306 	mla	r3, r2, r6, r3
 8007f00:	b289      	uxth	r1, r1
 8007f02:	3001      	adds	r0, #1
 8007f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f08:	4285      	cmp	r5, r0
 8007f0a:	f84c 1b04 	str.w	r1, [ip], #4
 8007f0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f12:	dcec      	bgt.n	8007eee <__multadd+0x12>
 8007f14:	b30e      	cbz	r6, 8007f5a <__multadd+0x7e>
 8007f16:	68a3      	ldr	r3, [r4, #8]
 8007f18:	42ab      	cmp	r3, r5
 8007f1a:	dc19      	bgt.n	8007f50 <__multadd+0x74>
 8007f1c:	6861      	ldr	r1, [r4, #4]
 8007f1e:	4638      	mov	r0, r7
 8007f20:	3101      	adds	r1, #1
 8007f22:	f7ff ff79 	bl	8007e18 <_Balloc>
 8007f26:	4680      	mov	r8, r0
 8007f28:	b928      	cbnz	r0, 8007f36 <__multadd+0x5a>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f60 <__multadd+0x84>)
 8007f2e:	480d      	ldr	r0, [pc, #52]	@ (8007f64 <__multadd+0x88>)
 8007f30:	21ba      	movs	r1, #186	@ 0xba
 8007f32:	f001 febd 	bl	8009cb0 <__assert_func>
 8007f36:	6922      	ldr	r2, [r4, #16]
 8007f38:	3202      	adds	r2, #2
 8007f3a:	f104 010c 	add.w	r1, r4, #12
 8007f3e:	0092      	lsls	r2, r2, #2
 8007f40:	300c      	adds	r0, #12
 8007f42:	f001 fe9d 	bl	8009c80 <memcpy>
 8007f46:	4621      	mov	r1, r4
 8007f48:	4638      	mov	r0, r7
 8007f4a:	f7ff ffa5 	bl	8007e98 <_Bfree>
 8007f4e:	4644      	mov	r4, r8
 8007f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f54:	3501      	adds	r5, #1
 8007f56:	615e      	str	r6, [r3, #20]
 8007f58:	6125      	str	r5, [r4, #16]
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f60:	0800a7dd 	.word	0x0800a7dd
 8007f64:	0800a7ee 	.word	0x0800a7ee

08007f68 <__s2b>:
 8007f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f6c:	460c      	mov	r4, r1
 8007f6e:	4615      	mov	r5, r2
 8007f70:	461f      	mov	r7, r3
 8007f72:	2209      	movs	r2, #9
 8007f74:	3308      	adds	r3, #8
 8007f76:	4606      	mov	r6, r0
 8007f78:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	2201      	movs	r2, #1
 8007f80:	429a      	cmp	r2, r3
 8007f82:	db09      	blt.n	8007f98 <__s2b+0x30>
 8007f84:	4630      	mov	r0, r6
 8007f86:	f7ff ff47 	bl	8007e18 <_Balloc>
 8007f8a:	b940      	cbnz	r0, 8007f9e <__s2b+0x36>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	4b19      	ldr	r3, [pc, #100]	@ (8007ff4 <__s2b+0x8c>)
 8007f90:	4819      	ldr	r0, [pc, #100]	@ (8007ff8 <__s2b+0x90>)
 8007f92:	21d3      	movs	r1, #211	@ 0xd3
 8007f94:	f001 fe8c 	bl	8009cb0 <__assert_func>
 8007f98:	0052      	lsls	r2, r2, #1
 8007f9a:	3101      	adds	r1, #1
 8007f9c:	e7f0      	b.n	8007f80 <__s2b+0x18>
 8007f9e:	9b08      	ldr	r3, [sp, #32]
 8007fa0:	6143      	str	r3, [r0, #20]
 8007fa2:	2d09      	cmp	r5, #9
 8007fa4:	f04f 0301 	mov.w	r3, #1
 8007fa8:	6103      	str	r3, [r0, #16]
 8007faa:	dd16      	ble.n	8007fda <__s2b+0x72>
 8007fac:	f104 0909 	add.w	r9, r4, #9
 8007fb0:	46c8      	mov	r8, r9
 8007fb2:	442c      	add	r4, r5
 8007fb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007fb8:	4601      	mov	r1, r0
 8007fba:	3b30      	subs	r3, #48	@ 0x30
 8007fbc:	220a      	movs	r2, #10
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	f7ff ff8c 	bl	8007edc <__multadd>
 8007fc4:	45a0      	cmp	r8, r4
 8007fc6:	d1f5      	bne.n	8007fb4 <__s2b+0x4c>
 8007fc8:	f1a5 0408 	sub.w	r4, r5, #8
 8007fcc:	444c      	add	r4, r9
 8007fce:	1b2d      	subs	r5, r5, r4
 8007fd0:	1963      	adds	r3, r4, r5
 8007fd2:	42bb      	cmp	r3, r7
 8007fd4:	db04      	blt.n	8007fe0 <__s2b+0x78>
 8007fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fda:	340a      	adds	r4, #10
 8007fdc:	2509      	movs	r5, #9
 8007fde:	e7f6      	b.n	8007fce <__s2b+0x66>
 8007fe0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007fe4:	4601      	mov	r1, r0
 8007fe6:	3b30      	subs	r3, #48	@ 0x30
 8007fe8:	220a      	movs	r2, #10
 8007fea:	4630      	mov	r0, r6
 8007fec:	f7ff ff76 	bl	8007edc <__multadd>
 8007ff0:	e7ee      	b.n	8007fd0 <__s2b+0x68>
 8007ff2:	bf00      	nop
 8007ff4:	0800a7dd 	.word	0x0800a7dd
 8007ff8:	0800a7ee 	.word	0x0800a7ee

08007ffc <__hi0bits>:
 8007ffc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008000:	4603      	mov	r3, r0
 8008002:	bf36      	itet	cc
 8008004:	0403      	lslcc	r3, r0, #16
 8008006:	2000      	movcs	r0, #0
 8008008:	2010      	movcc	r0, #16
 800800a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800800e:	bf3c      	itt	cc
 8008010:	021b      	lslcc	r3, r3, #8
 8008012:	3008      	addcc	r0, #8
 8008014:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008018:	bf3c      	itt	cc
 800801a:	011b      	lslcc	r3, r3, #4
 800801c:	3004      	addcc	r0, #4
 800801e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008022:	bf3c      	itt	cc
 8008024:	009b      	lslcc	r3, r3, #2
 8008026:	3002      	addcc	r0, #2
 8008028:	2b00      	cmp	r3, #0
 800802a:	db05      	blt.n	8008038 <__hi0bits+0x3c>
 800802c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008030:	f100 0001 	add.w	r0, r0, #1
 8008034:	bf08      	it	eq
 8008036:	2020      	moveq	r0, #32
 8008038:	4770      	bx	lr

0800803a <__lo0bits>:
 800803a:	6803      	ldr	r3, [r0, #0]
 800803c:	4602      	mov	r2, r0
 800803e:	f013 0007 	ands.w	r0, r3, #7
 8008042:	d00b      	beq.n	800805c <__lo0bits+0x22>
 8008044:	07d9      	lsls	r1, r3, #31
 8008046:	d421      	bmi.n	800808c <__lo0bits+0x52>
 8008048:	0798      	lsls	r0, r3, #30
 800804a:	bf49      	itett	mi
 800804c:	085b      	lsrmi	r3, r3, #1
 800804e:	089b      	lsrpl	r3, r3, #2
 8008050:	2001      	movmi	r0, #1
 8008052:	6013      	strmi	r3, [r2, #0]
 8008054:	bf5c      	itt	pl
 8008056:	6013      	strpl	r3, [r2, #0]
 8008058:	2002      	movpl	r0, #2
 800805a:	4770      	bx	lr
 800805c:	b299      	uxth	r1, r3
 800805e:	b909      	cbnz	r1, 8008064 <__lo0bits+0x2a>
 8008060:	0c1b      	lsrs	r3, r3, #16
 8008062:	2010      	movs	r0, #16
 8008064:	b2d9      	uxtb	r1, r3
 8008066:	b909      	cbnz	r1, 800806c <__lo0bits+0x32>
 8008068:	3008      	adds	r0, #8
 800806a:	0a1b      	lsrs	r3, r3, #8
 800806c:	0719      	lsls	r1, r3, #28
 800806e:	bf04      	itt	eq
 8008070:	091b      	lsreq	r3, r3, #4
 8008072:	3004      	addeq	r0, #4
 8008074:	0799      	lsls	r1, r3, #30
 8008076:	bf04      	itt	eq
 8008078:	089b      	lsreq	r3, r3, #2
 800807a:	3002      	addeq	r0, #2
 800807c:	07d9      	lsls	r1, r3, #31
 800807e:	d403      	bmi.n	8008088 <__lo0bits+0x4e>
 8008080:	085b      	lsrs	r3, r3, #1
 8008082:	f100 0001 	add.w	r0, r0, #1
 8008086:	d003      	beq.n	8008090 <__lo0bits+0x56>
 8008088:	6013      	str	r3, [r2, #0]
 800808a:	4770      	bx	lr
 800808c:	2000      	movs	r0, #0
 800808e:	4770      	bx	lr
 8008090:	2020      	movs	r0, #32
 8008092:	4770      	bx	lr

08008094 <__i2b>:
 8008094:	b510      	push	{r4, lr}
 8008096:	460c      	mov	r4, r1
 8008098:	2101      	movs	r1, #1
 800809a:	f7ff febd 	bl	8007e18 <_Balloc>
 800809e:	4602      	mov	r2, r0
 80080a0:	b928      	cbnz	r0, 80080ae <__i2b+0x1a>
 80080a2:	4b05      	ldr	r3, [pc, #20]	@ (80080b8 <__i2b+0x24>)
 80080a4:	4805      	ldr	r0, [pc, #20]	@ (80080bc <__i2b+0x28>)
 80080a6:	f240 1145 	movw	r1, #325	@ 0x145
 80080aa:	f001 fe01 	bl	8009cb0 <__assert_func>
 80080ae:	2301      	movs	r3, #1
 80080b0:	6144      	str	r4, [r0, #20]
 80080b2:	6103      	str	r3, [r0, #16]
 80080b4:	bd10      	pop	{r4, pc}
 80080b6:	bf00      	nop
 80080b8:	0800a7dd 	.word	0x0800a7dd
 80080bc:	0800a7ee 	.word	0x0800a7ee

080080c0 <__multiply>:
 80080c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c4:	4617      	mov	r7, r2
 80080c6:	690a      	ldr	r2, [r1, #16]
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	bfa8      	it	ge
 80080ce:	463b      	movge	r3, r7
 80080d0:	4689      	mov	r9, r1
 80080d2:	bfa4      	itt	ge
 80080d4:	460f      	movge	r7, r1
 80080d6:	4699      	movge	r9, r3
 80080d8:	693d      	ldr	r5, [r7, #16]
 80080da:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	6879      	ldr	r1, [r7, #4]
 80080e2:	eb05 060a 	add.w	r6, r5, sl
 80080e6:	42b3      	cmp	r3, r6
 80080e8:	b085      	sub	sp, #20
 80080ea:	bfb8      	it	lt
 80080ec:	3101      	addlt	r1, #1
 80080ee:	f7ff fe93 	bl	8007e18 <_Balloc>
 80080f2:	b930      	cbnz	r0, 8008102 <__multiply+0x42>
 80080f4:	4602      	mov	r2, r0
 80080f6:	4b41      	ldr	r3, [pc, #260]	@ (80081fc <__multiply+0x13c>)
 80080f8:	4841      	ldr	r0, [pc, #260]	@ (8008200 <__multiply+0x140>)
 80080fa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80080fe:	f001 fdd7 	bl	8009cb0 <__assert_func>
 8008102:	f100 0414 	add.w	r4, r0, #20
 8008106:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800810a:	4623      	mov	r3, r4
 800810c:	2200      	movs	r2, #0
 800810e:	4573      	cmp	r3, lr
 8008110:	d320      	bcc.n	8008154 <__multiply+0x94>
 8008112:	f107 0814 	add.w	r8, r7, #20
 8008116:	f109 0114 	add.w	r1, r9, #20
 800811a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800811e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008122:	9302      	str	r3, [sp, #8]
 8008124:	1beb      	subs	r3, r5, r7
 8008126:	3b15      	subs	r3, #21
 8008128:	f023 0303 	bic.w	r3, r3, #3
 800812c:	3304      	adds	r3, #4
 800812e:	3715      	adds	r7, #21
 8008130:	42bd      	cmp	r5, r7
 8008132:	bf38      	it	cc
 8008134:	2304      	movcc	r3, #4
 8008136:	9301      	str	r3, [sp, #4]
 8008138:	9b02      	ldr	r3, [sp, #8]
 800813a:	9103      	str	r1, [sp, #12]
 800813c:	428b      	cmp	r3, r1
 800813e:	d80c      	bhi.n	800815a <__multiply+0x9a>
 8008140:	2e00      	cmp	r6, #0
 8008142:	dd03      	ble.n	800814c <__multiply+0x8c>
 8008144:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008148:	2b00      	cmp	r3, #0
 800814a:	d055      	beq.n	80081f8 <__multiply+0x138>
 800814c:	6106      	str	r6, [r0, #16]
 800814e:	b005      	add	sp, #20
 8008150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008154:	f843 2b04 	str.w	r2, [r3], #4
 8008158:	e7d9      	b.n	800810e <__multiply+0x4e>
 800815a:	f8b1 a000 	ldrh.w	sl, [r1]
 800815e:	f1ba 0f00 	cmp.w	sl, #0
 8008162:	d01f      	beq.n	80081a4 <__multiply+0xe4>
 8008164:	46c4      	mov	ip, r8
 8008166:	46a1      	mov	r9, r4
 8008168:	2700      	movs	r7, #0
 800816a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800816e:	f8d9 3000 	ldr.w	r3, [r9]
 8008172:	fa1f fb82 	uxth.w	fp, r2
 8008176:	b29b      	uxth	r3, r3
 8008178:	fb0a 330b 	mla	r3, sl, fp, r3
 800817c:	443b      	add	r3, r7
 800817e:	f8d9 7000 	ldr.w	r7, [r9]
 8008182:	0c12      	lsrs	r2, r2, #16
 8008184:	0c3f      	lsrs	r7, r7, #16
 8008186:	fb0a 7202 	mla	r2, sl, r2, r7
 800818a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800818e:	b29b      	uxth	r3, r3
 8008190:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008194:	4565      	cmp	r5, ip
 8008196:	f849 3b04 	str.w	r3, [r9], #4
 800819a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800819e:	d8e4      	bhi.n	800816a <__multiply+0xaa>
 80081a0:	9b01      	ldr	r3, [sp, #4]
 80081a2:	50e7      	str	r7, [r4, r3]
 80081a4:	9b03      	ldr	r3, [sp, #12]
 80081a6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80081aa:	3104      	adds	r1, #4
 80081ac:	f1b9 0f00 	cmp.w	r9, #0
 80081b0:	d020      	beq.n	80081f4 <__multiply+0x134>
 80081b2:	6823      	ldr	r3, [r4, #0]
 80081b4:	4647      	mov	r7, r8
 80081b6:	46a4      	mov	ip, r4
 80081b8:	f04f 0a00 	mov.w	sl, #0
 80081bc:	f8b7 b000 	ldrh.w	fp, [r7]
 80081c0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80081c4:	fb09 220b 	mla	r2, r9, fp, r2
 80081c8:	4452      	add	r2, sl
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081d0:	f84c 3b04 	str.w	r3, [ip], #4
 80081d4:	f857 3b04 	ldr.w	r3, [r7], #4
 80081d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081dc:	f8bc 3000 	ldrh.w	r3, [ip]
 80081e0:	fb09 330a 	mla	r3, r9, sl, r3
 80081e4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80081e8:	42bd      	cmp	r5, r7
 80081ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081ee:	d8e5      	bhi.n	80081bc <__multiply+0xfc>
 80081f0:	9a01      	ldr	r2, [sp, #4]
 80081f2:	50a3      	str	r3, [r4, r2]
 80081f4:	3404      	adds	r4, #4
 80081f6:	e79f      	b.n	8008138 <__multiply+0x78>
 80081f8:	3e01      	subs	r6, #1
 80081fa:	e7a1      	b.n	8008140 <__multiply+0x80>
 80081fc:	0800a7dd 	.word	0x0800a7dd
 8008200:	0800a7ee 	.word	0x0800a7ee

08008204 <__pow5mult>:
 8008204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008208:	4615      	mov	r5, r2
 800820a:	f012 0203 	ands.w	r2, r2, #3
 800820e:	4607      	mov	r7, r0
 8008210:	460e      	mov	r6, r1
 8008212:	d007      	beq.n	8008224 <__pow5mult+0x20>
 8008214:	4c25      	ldr	r4, [pc, #148]	@ (80082ac <__pow5mult+0xa8>)
 8008216:	3a01      	subs	r2, #1
 8008218:	2300      	movs	r3, #0
 800821a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800821e:	f7ff fe5d 	bl	8007edc <__multadd>
 8008222:	4606      	mov	r6, r0
 8008224:	10ad      	asrs	r5, r5, #2
 8008226:	d03d      	beq.n	80082a4 <__pow5mult+0xa0>
 8008228:	69fc      	ldr	r4, [r7, #28]
 800822a:	b97c      	cbnz	r4, 800824c <__pow5mult+0x48>
 800822c:	2010      	movs	r0, #16
 800822e:	f7ff fd3d 	bl	8007cac <malloc>
 8008232:	4602      	mov	r2, r0
 8008234:	61f8      	str	r0, [r7, #28]
 8008236:	b928      	cbnz	r0, 8008244 <__pow5mult+0x40>
 8008238:	4b1d      	ldr	r3, [pc, #116]	@ (80082b0 <__pow5mult+0xac>)
 800823a:	481e      	ldr	r0, [pc, #120]	@ (80082b4 <__pow5mult+0xb0>)
 800823c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008240:	f001 fd36 	bl	8009cb0 <__assert_func>
 8008244:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008248:	6004      	str	r4, [r0, #0]
 800824a:	60c4      	str	r4, [r0, #12]
 800824c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008250:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008254:	b94c      	cbnz	r4, 800826a <__pow5mult+0x66>
 8008256:	f240 2171 	movw	r1, #625	@ 0x271
 800825a:	4638      	mov	r0, r7
 800825c:	f7ff ff1a 	bl	8008094 <__i2b>
 8008260:	2300      	movs	r3, #0
 8008262:	f8c8 0008 	str.w	r0, [r8, #8]
 8008266:	4604      	mov	r4, r0
 8008268:	6003      	str	r3, [r0, #0]
 800826a:	f04f 0900 	mov.w	r9, #0
 800826e:	07eb      	lsls	r3, r5, #31
 8008270:	d50a      	bpl.n	8008288 <__pow5mult+0x84>
 8008272:	4631      	mov	r1, r6
 8008274:	4622      	mov	r2, r4
 8008276:	4638      	mov	r0, r7
 8008278:	f7ff ff22 	bl	80080c0 <__multiply>
 800827c:	4631      	mov	r1, r6
 800827e:	4680      	mov	r8, r0
 8008280:	4638      	mov	r0, r7
 8008282:	f7ff fe09 	bl	8007e98 <_Bfree>
 8008286:	4646      	mov	r6, r8
 8008288:	106d      	asrs	r5, r5, #1
 800828a:	d00b      	beq.n	80082a4 <__pow5mult+0xa0>
 800828c:	6820      	ldr	r0, [r4, #0]
 800828e:	b938      	cbnz	r0, 80082a0 <__pow5mult+0x9c>
 8008290:	4622      	mov	r2, r4
 8008292:	4621      	mov	r1, r4
 8008294:	4638      	mov	r0, r7
 8008296:	f7ff ff13 	bl	80080c0 <__multiply>
 800829a:	6020      	str	r0, [r4, #0]
 800829c:	f8c0 9000 	str.w	r9, [r0]
 80082a0:	4604      	mov	r4, r0
 80082a2:	e7e4      	b.n	800826e <__pow5mult+0x6a>
 80082a4:	4630      	mov	r0, r6
 80082a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082aa:	bf00      	nop
 80082ac:	0800a900 	.word	0x0800a900
 80082b0:	0800a76e 	.word	0x0800a76e
 80082b4:	0800a7ee 	.word	0x0800a7ee

080082b8 <__lshift>:
 80082b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082bc:	460c      	mov	r4, r1
 80082be:	6849      	ldr	r1, [r1, #4]
 80082c0:	6923      	ldr	r3, [r4, #16]
 80082c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80082c6:	68a3      	ldr	r3, [r4, #8]
 80082c8:	4607      	mov	r7, r0
 80082ca:	4691      	mov	r9, r2
 80082cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80082d0:	f108 0601 	add.w	r6, r8, #1
 80082d4:	42b3      	cmp	r3, r6
 80082d6:	db0b      	blt.n	80082f0 <__lshift+0x38>
 80082d8:	4638      	mov	r0, r7
 80082da:	f7ff fd9d 	bl	8007e18 <_Balloc>
 80082de:	4605      	mov	r5, r0
 80082e0:	b948      	cbnz	r0, 80082f6 <__lshift+0x3e>
 80082e2:	4602      	mov	r2, r0
 80082e4:	4b28      	ldr	r3, [pc, #160]	@ (8008388 <__lshift+0xd0>)
 80082e6:	4829      	ldr	r0, [pc, #164]	@ (800838c <__lshift+0xd4>)
 80082e8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80082ec:	f001 fce0 	bl	8009cb0 <__assert_func>
 80082f0:	3101      	adds	r1, #1
 80082f2:	005b      	lsls	r3, r3, #1
 80082f4:	e7ee      	b.n	80082d4 <__lshift+0x1c>
 80082f6:	2300      	movs	r3, #0
 80082f8:	f100 0114 	add.w	r1, r0, #20
 80082fc:	f100 0210 	add.w	r2, r0, #16
 8008300:	4618      	mov	r0, r3
 8008302:	4553      	cmp	r3, sl
 8008304:	db33      	blt.n	800836e <__lshift+0xb6>
 8008306:	6920      	ldr	r0, [r4, #16]
 8008308:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800830c:	f104 0314 	add.w	r3, r4, #20
 8008310:	f019 091f 	ands.w	r9, r9, #31
 8008314:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008318:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800831c:	d02b      	beq.n	8008376 <__lshift+0xbe>
 800831e:	f1c9 0e20 	rsb	lr, r9, #32
 8008322:	468a      	mov	sl, r1
 8008324:	2200      	movs	r2, #0
 8008326:	6818      	ldr	r0, [r3, #0]
 8008328:	fa00 f009 	lsl.w	r0, r0, r9
 800832c:	4310      	orrs	r0, r2
 800832e:	f84a 0b04 	str.w	r0, [sl], #4
 8008332:	f853 2b04 	ldr.w	r2, [r3], #4
 8008336:	459c      	cmp	ip, r3
 8008338:	fa22 f20e 	lsr.w	r2, r2, lr
 800833c:	d8f3      	bhi.n	8008326 <__lshift+0x6e>
 800833e:	ebac 0304 	sub.w	r3, ip, r4
 8008342:	3b15      	subs	r3, #21
 8008344:	f023 0303 	bic.w	r3, r3, #3
 8008348:	3304      	adds	r3, #4
 800834a:	f104 0015 	add.w	r0, r4, #21
 800834e:	4560      	cmp	r0, ip
 8008350:	bf88      	it	hi
 8008352:	2304      	movhi	r3, #4
 8008354:	50ca      	str	r2, [r1, r3]
 8008356:	b10a      	cbz	r2, 800835c <__lshift+0xa4>
 8008358:	f108 0602 	add.w	r6, r8, #2
 800835c:	3e01      	subs	r6, #1
 800835e:	4638      	mov	r0, r7
 8008360:	612e      	str	r6, [r5, #16]
 8008362:	4621      	mov	r1, r4
 8008364:	f7ff fd98 	bl	8007e98 <_Bfree>
 8008368:	4628      	mov	r0, r5
 800836a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800836e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008372:	3301      	adds	r3, #1
 8008374:	e7c5      	b.n	8008302 <__lshift+0x4a>
 8008376:	3904      	subs	r1, #4
 8008378:	f853 2b04 	ldr.w	r2, [r3], #4
 800837c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008380:	459c      	cmp	ip, r3
 8008382:	d8f9      	bhi.n	8008378 <__lshift+0xc0>
 8008384:	e7ea      	b.n	800835c <__lshift+0xa4>
 8008386:	bf00      	nop
 8008388:	0800a7dd 	.word	0x0800a7dd
 800838c:	0800a7ee 	.word	0x0800a7ee

08008390 <__mcmp>:
 8008390:	690a      	ldr	r2, [r1, #16]
 8008392:	4603      	mov	r3, r0
 8008394:	6900      	ldr	r0, [r0, #16]
 8008396:	1a80      	subs	r0, r0, r2
 8008398:	b530      	push	{r4, r5, lr}
 800839a:	d10e      	bne.n	80083ba <__mcmp+0x2a>
 800839c:	3314      	adds	r3, #20
 800839e:	3114      	adds	r1, #20
 80083a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80083a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80083a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80083ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80083b0:	4295      	cmp	r5, r2
 80083b2:	d003      	beq.n	80083bc <__mcmp+0x2c>
 80083b4:	d205      	bcs.n	80083c2 <__mcmp+0x32>
 80083b6:	f04f 30ff 	mov.w	r0, #4294967295
 80083ba:	bd30      	pop	{r4, r5, pc}
 80083bc:	42a3      	cmp	r3, r4
 80083be:	d3f3      	bcc.n	80083a8 <__mcmp+0x18>
 80083c0:	e7fb      	b.n	80083ba <__mcmp+0x2a>
 80083c2:	2001      	movs	r0, #1
 80083c4:	e7f9      	b.n	80083ba <__mcmp+0x2a>
	...

080083c8 <__mdiff>:
 80083c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083cc:	4689      	mov	r9, r1
 80083ce:	4606      	mov	r6, r0
 80083d0:	4611      	mov	r1, r2
 80083d2:	4648      	mov	r0, r9
 80083d4:	4614      	mov	r4, r2
 80083d6:	f7ff ffdb 	bl	8008390 <__mcmp>
 80083da:	1e05      	subs	r5, r0, #0
 80083dc:	d112      	bne.n	8008404 <__mdiff+0x3c>
 80083de:	4629      	mov	r1, r5
 80083e0:	4630      	mov	r0, r6
 80083e2:	f7ff fd19 	bl	8007e18 <_Balloc>
 80083e6:	4602      	mov	r2, r0
 80083e8:	b928      	cbnz	r0, 80083f6 <__mdiff+0x2e>
 80083ea:	4b3f      	ldr	r3, [pc, #252]	@ (80084e8 <__mdiff+0x120>)
 80083ec:	f240 2137 	movw	r1, #567	@ 0x237
 80083f0:	483e      	ldr	r0, [pc, #248]	@ (80084ec <__mdiff+0x124>)
 80083f2:	f001 fc5d 	bl	8009cb0 <__assert_func>
 80083f6:	2301      	movs	r3, #1
 80083f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083fc:	4610      	mov	r0, r2
 80083fe:	b003      	add	sp, #12
 8008400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008404:	bfbc      	itt	lt
 8008406:	464b      	movlt	r3, r9
 8008408:	46a1      	movlt	r9, r4
 800840a:	4630      	mov	r0, r6
 800840c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008410:	bfba      	itte	lt
 8008412:	461c      	movlt	r4, r3
 8008414:	2501      	movlt	r5, #1
 8008416:	2500      	movge	r5, #0
 8008418:	f7ff fcfe 	bl	8007e18 <_Balloc>
 800841c:	4602      	mov	r2, r0
 800841e:	b918      	cbnz	r0, 8008428 <__mdiff+0x60>
 8008420:	4b31      	ldr	r3, [pc, #196]	@ (80084e8 <__mdiff+0x120>)
 8008422:	f240 2145 	movw	r1, #581	@ 0x245
 8008426:	e7e3      	b.n	80083f0 <__mdiff+0x28>
 8008428:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800842c:	6926      	ldr	r6, [r4, #16]
 800842e:	60c5      	str	r5, [r0, #12]
 8008430:	f109 0310 	add.w	r3, r9, #16
 8008434:	f109 0514 	add.w	r5, r9, #20
 8008438:	f104 0e14 	add.w	lr, r4, #20
 800843c:	f100 0b14 	add.w	fp, r0, #20
 8008440:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008444:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008448:	9301      	str	r3, [sp, #4]
 800844a:	46d9      	mov	r9, fp
 800844c:	f04f 0c00 	mov.w	ip, #0
 8008450:	9b01      	ldr	r3, [sp, #4]
 8008452:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008456:	f853 af04 	ldr.w	sl, [r3, #4]!
 800845a:	9301      	str	r3, [sp, #4]
 800845c:	fa1f f38a 	uxth.w	r3, sl
 8008460:	4619      	mov	r1, r3
 8008462:	b283      	uxth	r3, r0
 8008464:	1acb      	subs	r3, r1, r3
 8008466:	0c00      	lsrs	r0, r0, #16
 8008468:	4463      	add	r3, ip
 800846a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800846e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008472:	b29b      	uxth	r3, r3
 8008474:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008478:	4576      	cmp	r6, lr
 800847a:	f849 3b04 	str.w	r3, [r9], #4
 800847e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008482:	d8e5      	bhi.n	8008450 <__mdiff+0x88>
 8008484:	1b33      	subs	r3, r6, r4
 8008486:	3b15      	subs	r3, #21
 8008488:	f023 0303 	bic.w	r3, r3, #3
 800848c:	3415      	adds	r4, #21
 800848e:	3304      	adds	r3, #4
 8008490:	42a6      	cmp	r6, r4
 8008492:	bf38      	it	cc
 8008494:	2304      	movcc	r3, #4
 8008496:	441d      	add	r5, r3
 8008498:	445b      	add	r3, fp
 800849a:	461e      	mov	r6, r3
 800849c:	462c      	mov	r4, r5
 800849e:	4544      	cmp	r4, r8
 80084a0:	d30e      	bcc.n	80084c0 <__mdiff+0xf8>
 80084a2:	f108 0103 	add.w	r1, r8, #3
 80084a6:	1b49      	subs	r1, r1, r5
 80084a8:	f021 0103 	bic.w	r1, r1, #3
 80084ac:	3d03      	subs	r5, #3
 80084ae:	45a8      	cmp	r8, r5
 80084b0:	bf38      	it	cc
 80084b2:	2100      	movcc	r1, #0
 80084b4:	440b      	add	r3, r1
 80084b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084ba:	b191      	cbz	r1, 80084e2 <__mdiff+0x11a>
 80084bc:	6117      	str	r7, [r2, #16]
 80084be:	e79d      	b.n	80083fc <__mdiff+0x34>
 80084c0:	f854 1b04 	ldr.w	r1, [r4], #4
 80084c4:	46e6      	mov	lr, ip
 80084c6:	0c08      	lsrs	r0, r1, #16
 80084c8:	fa1c fc81 	uxtah	ip, ip, r1
 80084cc:	4471      	add	r1, lr
 80084ce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80084d2:	b289      	uxth	r1, r1
 80084d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80084d8:	f846 1b04 	str.w	r1, [r6], #4
 80084dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80084e0:	e7dd      	b.n	800849e <__mdiff+0xd6>
 80084e2:	3f01      	subs	r7, #1
 80084e4:	e7e7      	b.n	80084b6 <__mdiff+0xee>
 80084e6:	bf00      	nop
 80084e8:	0800a7dd 	.word	0x0800a7dd
 80084ec:	0800a7ee 	.word	0x0800a7ee

080084f0 <__ulp>:
 80084f0:	b082      	sub	sp, #8
 80084f2:	ed8d 0b00 	vstr	d0, [sp]
 80084f6:	9a01      	ldr	r2, [sp, #4]
 80084f8:	4b0f      	ldr	r3, [pc, #60]	@ (8008538 <__ulp+0x48>)
 80084fa:	4013      	ands	r3, r2
 80084fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008500:	2b00      	cmp	r3, #0
 8008502:	dc08      	bgt.n	8008516 <__ulp+0x26>
 8008504:	425b      	negs	r3, r3
 8008506:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800850a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800850e:	da04      	bge.n	800851a <__ulp+0x2a>
 8008510:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008514:	4113      	asrs	r3, r2
 8008516:	2200      	movs	r2, #0
 8008518:	e008      	b.n	800852c <__ulp+0x3c>
 800851a:	f1a2 0314 	sub.w	r3, r2, #20
 800851e:	2b1e      	cmp	r3, #30
 8008520:	bfda      	itte	le
 8008522:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008526:	40da      	lsrle	r2, r3
 8008528:	2201      	movgt	r2, #1
 800852a:	2300      	movs	r3, #0
 800852c:	4619      	mov	r1, r3
 800852e:	4610      	mov	r0, r2
 8008530:	ec41 0b10 	vmov	d0, r0, r1
 8008534:	b002      	add	sp, #8
 8008536:	4770      	bx	lr
 8008538:	7ff00000 	.word	0x7ff00000

0800853c <__b2d>:
 800853c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008540:	6906      	ldr	r6, [r0, #16]
 8008542:	f100 0814 	add.w	r8, r0, #20
 8008546:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800854a:	1f37      	subs	r7, r6, #4
 800854c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008550:	4610      	mov	r0, r2
 8008552:	f7ff fd53 	bl	8007ffc <__hi0bits>
 8008556:	f1c0 0320 	rsb	r3, r0, #32
 800855a:	280a      	cmp	r0, #10
 800855c:	600b      	str	r3, [r1, #0]
 800855e:	491b      	ldr	r1, [pc, #108]	@ (80085cc <__b2d+0x90>)
 8008560:	dc15      	bgt.n	800858e <__b2d+0x52>
 8008562:	f1c0 0c0b 	rsb	ip, r0, #11
 8008566:	fa22 f30c 	lsr.w	r3, r2, ip
 800856a:	45b8      	cmp	r8, r7
 800856c:	ea43 0501 	orr.w	r5, r3, r1
 8008570:	bf34      	ite	cc
 8008572:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008576:	2300      	movcs	r3, #0
 8008578:	3015      	adds	r0, #21
 800857a:	fa02 f000 	lsl.w	r0, r2, r0
 800857e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008582:	4303      	orrs	r3, r0
 8008584:	461c      	mov	r4, r3
 8008586:	ec45 4b10 	vmov	d0, r4, r5
 800858a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800858e:	45b8      	cmp	r8, r7
 8008590:	bf3a      	itte	cc
 8008592:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008596:	f1a6 0708 	subcc.w	r7, r6, #8
 800859a:	2300      	movcs	r3, #0
 800859c:	380b      	subs	r0, #11
 800859e:	d012      	beq.n	80085c6 <__b2d+0x8a>
 80085a0:	f1c0 0120 	rsb	r1, r0, #32
 80085a4:	fa23 f401 	lsr.w	r4, r3, r1
 80085a8:	4082      	lsls	r2, r0
 80085aa:	4322      	orrs	r2, r4
 80085ac:	4547      	cmp	r7, r8
 80085ae:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80085b2:	bf8c      	ite	hi
 80085b4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80085b8:	2200      	movls	r2, #0
 80085ba:	4083      	lsls	r3, r0
 80085bc:	40ca      	lsrs	r2, r1
 80085be:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80085c2:	4313      	orrs	r3, r2
 80085c4:	e7de      	b.n	8008584 <__b2d+0x48>
 80085c6:	ea42 0501 	orr.w	r5, r2, r1
 80085ca:	e7db      	b.n	8008584 <__b2d+0x48>
 80085cc:	3ff00000 	.word	0x3ff00000

080085d0 <__d2b>:
 80085d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80085d4:	460f      	mov	r7, r1
 80085d6:	2101      	movs	r1, #1
 80085d8:	ec59 8b10 	vmov	r8, r9, d0
 80085dc:	4616      	mov	r6, r2
 80085de:	f7ff fc1b 	bl	8007e18 <_Balloc>
 80085e2:	4604      	mov	r4, r0
 80085e4:	b930      	cbnz	r0, 80085f4 <__d2b+0x24>
 80085e6:	4602      	mov	r2, r0
 80085e8:	4b23      	ldr	r3, [pc, #140]	@ (8008678 <__d2b+0xa8>)
 80085ea:	4824      	ldr	r0, [pc, #144]	@ (800867c <__d2b+0xac>)
 80085ec:	f240 310f 	movw	r1, #783	@ 0x30f
 80085f0:	f001 fb5e 	bl	8009cb0 <__assert_func>
 80085f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80085f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085fc:	b10d      	cbz	r5, 8008602 <__d2b+0x32>
 80085fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008602:	9301      	str	r3, [sp, #4]
 8008604:	f1b8 0300 	subs.w	r3, r8, #0
 8008608:	d023      	beq.n	8008652 <__d2b+0x82>
 800860a:	4668      	mov	r0, sp
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	f7ff fd14 	bl	800803a <__lo0bits>
 8008612:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008616:	b1d0      	cbz	r0, 800864e <__d2b+0x7e>
 8008618:	f1c0 0320 	rsb	r3, r0, #32
 800861c:	fa02 f303 	lsl.w	r3, r2, r3
 8008620:	430b      	orrs	r3, r1
 8008622:	40c2      	lsrs	r2, r0
 8008624:	6163      	str	r3, [r4, #20]
 8008626:	9201      	str	r2, [sp, #4]
 8008628:	9b01      	ldr	r3, [sp, #4]
 800862a:	61a3      	str	r3, [r4, #24]
 800862c:	2b00      	cmp	r3, #0
 800862e:	bf0c      	ite	eq
 8008630:	2201      	moveq	r2, #1
 8008632:	2202      	movne	r2, #2
 8008634:	6122      	str	r2, [r4, #16]
 8008636:	b1a5      	cbz	r5, 8008662 <__d2b+0x92>
 8008638:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800863c:	4405      	add	r5, r0
 800863e:	603d      	str	r5, [r7, #0]
 8008640:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008644:	6030      	str	r0, [r6, #0]
 8008646:	4620      	mov	r0, r4
 8008648:	b003      	add	sp, #12
 800864a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800864e:	6161      	str	r1, [r4, #20]
 8008650:	e7ea      	b.n	8008628 <__d2b+0x58>
 8008652:	a801      	add	r0, sp, #4
 8008654:	f7ff fcf1 	bl	800803a <__lo0bits>
 8008658:	9b01      	ldr	r3, [sp, #4]
 800865a:	6163      	str	r3, [r4, #20]
 800865c:	3020      	adds	r0, #32
 800865e:	2201      	movs	r2, #1
 8008660:	e7e8      	b.n	8008634 <__d2b+0x64>
 8008662:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008666:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800866a:	6038      	str	r0, [r7, #0]
 800866c:	6918      	ldr	r0, [r3, #16]
 800866e:	f7ff fcc5 	bl	8007ffc <__hi0bits>
 8008672:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008676:	e7e5      	b.n	8008644 <__d2b+0x74>
 8008678:	0800a7dd 	.word	0x0800a7dd
 800867c:	0800a7ee 	.word	0x0800a7ee

08008680 <__ratio>:
 8008680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008684:	b085      	sub	sp, #20
 8008686:	e9cd 1000 	strd	r1, r0, [sp]
 800868a:	a902      	add	r1, sp, #8
 800868c:	f7ff ff56 	bl	800853c <__b2d>
 8008690:	9800      	ldr	r0, [sp, #0]
 8008692:	a903      	add	r1, sp, #12
 8008694:	ec55 4b10 	vmov	r4, r5, d0
 8008698:	f7ff ff50 	bl	800853c <__b2d>
 800869c:	9b01      	ldr	r3, [sp, #4]
 800869e:	6919      	ldr	r1, [r3, #16]
 80086a0:	9b00      	ldr	r3, [sp, #0]
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	1ac9      	subs	r1, r1, r3
 80086a6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80086aa:	1a9b      	subs	r3, r3, r2
 80086ac:	ec5b ab10 	vmov	sl, fp, d0
 80086b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	bfce      	itee	gt
 80086b8:	462a      	movgt	r2, r5
 80086ba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80086be:	465a      	movle	r2, fp
 80086c0:	462f      	mov	r7, r5
 80086c2:	46d9      	mov	r9, fp
 80086c4:	bfcc      	ite	gt
 80086c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80086ca:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80086ce:	464b      	mov	r3, r9
 80086d0:	4652      	mov	r2, sl
 80086d2:	4620      	mov	r0, r4
 80086d4:	4639      	mov	r1, r7
 80086d6:	f7f8 f8c1 	bl	800085c <__aeabi_ddiv>
 80086da:	ec41 0b10 	vmov	d0, r0, r1
 80086de:	b005      	add	sp, #20
 80086e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080086e4 <__copybits>:
 80086e4:	3901      	subs	r1, #1
 80086e6:	b570      	push	{r4, r5, r6, lr}
 80086e8:	1149      	asrs	r1, r1, #5
 80086ea:	6914      	ldr	r4, [r2, #16]
 80086ec:	3101      	adds	r1, #1
 80086ee:	f102 0314 	add.w	r3, r2, #20
 80086f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80086f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80086fa:	1f05      	subs	r5, r0, #4
 80086fc:	42a3      	cmp	r3, r4
 80086fe:	d30c      	bcc.n	800871a <__copybits+0x36>
 8008700:	1aa3      	subs	r3, r4, r2
 8008702:	3b11      	subs	r3, #17
 8008704:	f023 0303 	bic.w	r3, r3, #3
 8008708:	3211      	adds	r2, #17
 800870a:	42a2      	cmp	r2, r4
 800870c:	bf88      	it	hi
 800870e:	2300      	movhi	r3, #0
 8008710:	4418      	add	r0, r3
 8008712:	2300      	movs	r3, #0
 8008714:	4288      	cmp	r0, r1
 8008716:	d305      	bcc.n	8008724 <__copybits+0x40>
 8008718:	bd70      	pop	{r4, r5, r6, pc}
 800871a:	f853 6b04 	ldr.w	r6, [r3], #4
 800871e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008722:	e7eb      	b.n	80086fc <__copybits+0x18>
 8008724:	f840 3b04 	str.w	r3, [r0], #4
 8008728:	e7f4      	b.n	8008714 <__copybits+0x30>

0800872a <__any_on>:
 800872a:	f100 0214 	add.w	r2, r0, #20
 800872e:	6900      	ldr	r0, [r0, #16]
 8008730:	114b      	asrs	r3, r1, #5
 8008732:	4298      	cmp	r0, r3
 8008734:	b510      	push	{r4, lr}
 8008736:	db11      	blt.n	800875c <__any_on+0x32>
 8008738:	dd0a      	ble.n	8008750 <__any_on+0x26>
 800873a:	f011 011f 	ands.w	r1, r1, #31
 800873e:	d007      	beq.n	8008750 <__any_on+0x26>
 8008740:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008744:	fa24 f001 	lsr.w	r0, r4, r1
 8008748:	fa00 f101 	lsl.w	r1, r0, r1
 800874c:	428c      	cmp	r4, r1
 800874e:	d10b      	bne.n	8008768 <__any_on+0x3e>
 8008750:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008754:	4293      	cmp	r3, r2
 8008756:	d803      	bhi.n	8008760 <__any_on+0x36>
 8008758:	2000      	movs	r0, #0
 800875a:	bd10      	pop	{r4, pc}
 800875c:	4603      	mov	r3, r0
 800875e:	e7f7      	b.n	8008750 <__any_on+0x26>
 8008760:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008764:	2900      	cmp	r1, #0
 8008766:	d0f5      	beq.n	8008754 <__any_on+0x2a>
 8008768:	2001      	movs	r0, #1
 800876a:	e7f6      	b.n	800875a <__any_on+0x30>

0800876c <sulp>:
 800876c:	b570      	push	{r4, r5, r6, lr}
 800876e:	4604      	mov	r4, r0
 8008770:	460d      	mov	r5, r1
 8008772:	ec45 4b10 	vmov	d0, r4, r5
 8008776:	4616      	mov	r6, r2
 8008778:	f7ff feba 	bl	80084f0 <__ulp>
 800877c:	ec51 0b10 	vmov	r0, r1, d0
 8008780:	b17e      	cbz	r6, 80087a2 <sulp+0x36>
 8008782:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008786:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800878a:	2b00      	cmp	r3, #0
 800878c:	dd09      	ble.n	80087a2 <sulp+0x36>
 800878e:	051b      	lsls	r3, r3, #20
 8008790:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008794:	2400      	movs	r4, #0
 8008796:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800879a:	4622      	mov	r2, r4
 800879c:	462b      	mov	r3, r5
 800879e:	f7f7 ff33 	bl	8000608 <__aeabi_dmul>
 80087a2:	ec41 0b10 	vmov	d0, r0, r1
 80087a6:	bd70      	pop	{r4, r5, r6, pc}

080087a8 <_strtod_l>:
 80087a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ac:	b09f      	sub	sp, #124	@ 0x7c
 80087ae:	460c      	mov	r4, r1
 80087b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80087b2:	2200      	movs	r2, #0
 80087b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80087b6:	9005      	str	r0, [sp, #20]
 80087b8:	f04f 0a00 	mov.w	sl, #0
 80087bc:	f04f 0b00 	mov.w	fp, #0
 80087c0:	460a      	mov	r2, r1
 80087c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80087c4:	7811      	ldrb	r1, [r2, #0]
 80087c6:	292b      	cmp	r1, #43	@ 0x2b
 80087c8:	d04a      	beq.n	8008860 <_strtod_l+0xb8>
 80087ca:	d838      	bhi.n	800883e <_strtod_l+0x96>
 80087cc:	290d      	cmp	r1, #13
 80087ce:	d832      	bhi.n	8008836 <_strtod_l+0x8e>
 80087d0:	2908      	cmp	r1, #8
 80087d2:	d832      	bhi.n	800883a <_strtod_l+0x92>
 80087d4:	2900      	cmp	r1, #0
 80087d6:	d03b      	beq.n	8008850 <_strtod_l+0xa8>
 80087d8:	2200      	movs	r2, #0
 80087da:	920e      	str	r2, [sp, #56]	@ 0x38
 80087dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80087de:	782a      	ldrb	r2, [r5, #0]
 80087e0:	2a30      	cmp	r2, #48	@ 0x30
 80087e2:	f040 80b2 	bne.w	800894a <_strtod_l+0x1a2>
 80087e6:	786a      	ldrb	r2, [r5, #1]
 80087e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80087ec:	2a58      	cmp	r2, #88	@ 0x58
 80087ee:	d16e      	bne.n	80088ce <_strtod_l+0x126>
 80087f0:	9302      	str	r3, [sp, #8]
 80087f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087f4:	9301      	str	r3, [sp, #4]
 80087f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	4a8f      	ldr	r2, [pc, #572]	@ (8008a38 <_strtod_l+0x290>)
 80087fc:	9805      	ldr	r0, [sp, #20]
 80087fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008800:	a919      	add	r1, sp, #100	@ 0x64
 8008802:	f001 faef 	bl	8009de4 <__gethex>
 8008806:	f010 060f 	ands.w	r6, r0, #15
 800880a:	4604      	mov	r4, r0
 800880c:	d005      	beq.n	800881a <_strtod_l+0x72>
 800880e:	2e06      	cmp	r6, #6
 8008810:	d128      	bne.n	8008864 <_strtod_l+0xbc>
 8008812:	3501      	adds	r5, #1
 8008814:	2300      	movs	r3, #0
 8008816:	9519      	str	r5, [sp, #100]	@ 0x64
 8008818:	930e      	str	r3, [sp, #56]	@ 0x38
 800881a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800881c:	2b00      	cmp	r3, #0
 800881e:	f040 858e 	bne.w	800933e <_strtod_l+0xb96>
 8008822:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008824:	b1cb      	cbz	r3, 800885a <_strtod_l+0xb2>
 8008826:	4652      	mov	r2, sl
 8008828:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800882c:	ec43 2b10 	vmov	d0, r2, r3
 8008830:	b01f      	add	sp, #124	@ 0x7c
 8008832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008836:	2920      	cmp	r1, #32
 8008838:	d1ce      	bne.n	80087d8 <_strtod_l+0x30>
 800883a:	3201      	adds	r2, #1
 800883c:	e7c1      	b.n	80087c2 <_strtod_l+0x1a>
 800883e:	292d      	cmp	r1, #45	@ 0x2d
 8008840:	d1ca      	bne.n	80087d8 <_strtod_l+0x30>
 8008842:	2101      	movs	r1, #1
 8008844:	910e      	str	r1, [sp, #56]	@ 0x38
 8008846:	1c51      	adds	r1, r2, #1
 8008848:	9119      	str	r1, [sp, #100]	@ 0x64
 800884a:	7852      	ldrb	r2, [r2, #1]
 800884c:	2a00      	cmp	r2, #0
 800884e:	d1c5      	bne.n	80087dc <_strtod_l+0x34>
 8008850:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008852:	9419      	str	r4, [sp, #100]	@ 0x64
 8008854:	2b00      	cmp	r3, #0
 8008856:	f040 8570 	bne.w	800933a <_strtod_l+0xb92>
 800885a:	4652      	mov	r2, sl
 800885c:	465b      	mov	r3, fp
 800885e:	e7e5      	b.n	800882c <_strtod_l+0x84>
 8008860:	2100      	movs	r1, #0
 8008862:	e7ef      	b.n	8008844 <_strtod_l+0x9c>
 8008864:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008866:	b13a      	cbz	r2, 8008878 <_strtod_l+0xd0>
 8008868:	2135      	movs	r1, #53	@ 0x35
 800886a:	a81c      	add	r0, sp, #112	@ 0x70
 800886c:	f7ff ff3a 	bl	80086e4 <__copybits>
 8008870:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008872:	9805      	ldr	r0, [sp, #20]
 8008874:	f7ff fb10 	bl	8007e98 <_Bfree>
 8008878:	3e01      	subs	r6, #1
 800887a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800887c:	2e04      	cmp	r6, #4
 800887e:	d806      	bhi.n	800888e <_strtod_l+0xe6>
 8008880:	e8df f006 	tbb	[pc, r6]
 8008884:	201d0314 	.word	0x201d0314
 8008888:	14          	.byte	0x14
 8008889:	00          	.byte	0x00
 800888a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800888e:	05e1      	lsls	r1, r4, #23
 8008890:	bf48      	it	mi
 8008892:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008896:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800889a:	0d1b      	lsrs	r3, r3, #20
 800889c:	051b      	lsls	r3, r3, #20
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1bb      	bne.n	800881a <_strtod_l+0x72>
 80088a2:	f7fe fb2d 	bl	8006f00 <__errno>
 80088a6:	2322      	movs	r3, #34	@ 0x22
 80088a8:	6003      	str	r3, [r0, #0]
 80088aa:	e7b6      	b.n	800881a <_strtod_l+0x72>
 80088ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80088b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80088b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80088b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80088bc:	e7e7      	b.n	800888e <_strtod_l+0xe6>
 80088be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008a40 <_strtod_l+0x298>
 80088c2:	e7e4      	b.n	800888e <_strtod_l+0xe6>
 80088c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80088c8:	f04f 3aff 	mov.w	sl, #4294967295
 80088cc:	e7df      	b.n	800888e <_strtod_l+0xe6>
 80088ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088d0:	1c5a      	adds	r2, r3, #1
 80088d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80088d4:	785b      	ldrb	r3, [r3, #1]
 80088d6:	2b30      	cmp	r3, #48	@ 0x30
 80088d8:	d0f9      	beq.n	80088ce <_strtod_l+0x126>
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d09d      	beq.n	800881a <_strtod_l+0x72>
 80088de:	2301      	movs	r3, #1
 80088e0:	2700      	movs	r7, #0
 80088e2:	9308      	str	r3, [sp, #32]
 80088e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80088e8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80088ea:	46b9      	mov	r9, r7
 80088ec:	220a      	movs	r2, #10
 80088ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80088f0:	7805      	ldrb	r5, [r0, #0]
 80088f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80088f6:	b2d9      	uxtb	r1, r3
 80088f8:	2909      	cmp	r1, #9
 80088fa:	d928      	bls.n	800894e <_strtod_l+0x1a6>
 80088fc:	494f      	ldr	r1, [pc, #316]	@ (8008a3c <_strtod_l+0x294>)
 80088fe:	2201      	movs	r2, #1
 8008900:	f001 f97a 	bl	8009bf8 <strncmp>
 8008904:	2800      	cmp	r0, #0
 8008906:	d032      	beq.n	800896e <_strtod_l+0x1c6>
 8008908:	2000      	movs	r0, #0
 800890a:	462a      	mov	r2, r5
 800890c:	900a      	str	r0, [sp, #40]	@ 0x28
 800890e:	464d      	mov	r5, r9
 8008910:	4603      	mov	r3, r0
 8008912:	2a65      	cmp	r2, #101	@ 0x65
 8008914:	d001      	beq.n	800891a <_strtod_l+0x172>
 8008916:	2a45      	cmp	r2, #69	@ 0x45
 8008918:	d114      	bne.n	8008944 <_strtod_l+0x19c>
 800891a:	b91d      	cbnz	r5, 8008924 <_strtod_l+0x17c>
 800891c:	9a08      	ldr	r2, [sp, #32]
 800891e:	4302      	orrs	r2, r0
 8008920:	d096      	beq.n	8008850 <_strtod_l+0xa8>
 8008922:	2500      	movs	r5, #0
 8008924:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008926:	1c62      	adds	r2, r4, #1
 8008928:	9219      	str	r2, [sp, #100]	@ 0x64
 800892a:	7862      	ldrb	r2, [r4, #1]
 800892c:	2a2b      	cmp	r2, #43	@ 0x2b
 800892e:	d07a      	beq.n	8008a26 <_strtod_l+0x27e>
 8008930:	2a2d      	cmp	r2, #45	@ 0x2d
 8008932:	d07e      	beq.n	8008a32 <_strtod_l+0x28a>
 8008934:	f04f 0c00 	mov.w	ip, #0
 8008938:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800893c:	2909      	cmp	r1, #9
 800893e:	f240 8085 	bls.w	8008a4c <_strtod_l+0x2a4>
 8008942:	9419      	str	r4, [sp, #100]	@ 0x64
 8008944:	f04f 0800 	mov.w	r8, #0
 8008948:	e0a5      	b.n	8008a96 <_strtod_l+0x2ee>
 800894a:	2300      	movs	r3, #0
 800894c:	e7c8      	b.n	80088e0 <_strtod_l+0x138>
 800894e:	f1b9 0f08 	cmp.w	r9, #8
 8008952:	bfd8      	it	le
 8008954:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008956:	f100 0001 	add.w	r0, r0, #1
 800895a:	bfda      	itte	le
 800895c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008960:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008962:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008966:	f109 0901 	add.w	r9, r9, #1
 800896a:	9019      	str	r0, [sp, #100]	@ 0x64
 800896c:	e7bf      	b.n	80088ee <_strtod_l+0x146>
 800896e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008970:	1c5a      	adds	r2, r3, #1
 8008972:	9219      	str	r2, [sp, #100]	@ 0x64
 8008974:	785a      	ldrb	r2, [r3, #1]
 8008976:	f1b9 0f00 	cmp.w	r9, #0
 800897a:	d03b      	beq.n	80089f4 <_strtod_l+0x24c>
 800897c:	900a      	str	r0, [sp, #40]	@ 0x28
 800897e:	464d      	mov	r5, r9
 8008980:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008984:	2b09      	cmp	r3, #9
 8008986:	d912      	bls.n	80089ae <_strtod_l+0x206>
 8008988:	2301      	movs	r3, #1
 800898a:	e7c2      	b.n	8008912 <_strtod_l+0x16a>
 800898c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800898e:	1c5a      	adds	r2, r3, #1
 8008990:	9219      	str	r2, [sp, #100]	@ 0x64
 8008992:	785a      	ldrb	r2, [r3, #1]
 8008994:	3001      	adds	r0, #1
 8008996:	2a30      	cmp	r2, #48	@ 0x30
 8008998:	d0f8      	beq.n	800898c <_strtod_l+0x1e4>
 800899a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800899e:	2b08      	cmp	r3, #8
 80089a0:	f200 84d2 	bhi.w	8009348 <_strtod_l+0xba0>
 80089a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80089a8:	2000      	movs	r0, #0
 80089aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80089ac:	4605      	mov	r5, r0
 80089ae:	3a30      	subs	r2, #48	@ 0x30
 80089b0:	f100 0301 	add.w	r3, r0, #1
 80089b4:	d018      	beq.n	80089e8 <_strtod_l+0x240>
 80089b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80089b8:	4419      	add	r1, r3
 80089ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80089bc:	462e      	mov	r6, r5
 80089be:	f04f 0e0a 	mov.w	lr, #10
 80089c2:	1c71      	adds	r1, r6, #1
 80089c4:	eba1 0c05 	sub.w	ip, r1, r5
 80089c8:	4563      	cmp	r3, ip
 80089ca:	dc15      	bgt.n	80089f8 <_strtod_l+0x250>
 80089cc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80089d0:	182b      	adds	r3, r5, r0
 80089d2:	2b08      	cmp	r3, #8
 80089d4:	f105 0501 	add.w	r5, r5, #1
 80089d8:	4405      	add	r5, r0
 80089da:	dc1a      	bgt.n	8008a12 <_strtod_l+0x26a>
 80089dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089de:	230a      	movs	r3, #10
 80089e0:	fb03 2301 	mla	r3, r3, r1, r2
 80089e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80089e6:	2300      	movs	r3, #0
 80089e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80089ea:	1c51      	adds	r1, r2, #1
 80089ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80089ee:	7852      	ldrb	r2, [r2, #1]
 80089f0:	4618      	mov	r0, r3
 80089f2:	e7c5      	b.n	8008980 <_strtod_l+0x1d8>
 80089f4:	4648      	mov	r0, r9
 80089f6:	e7ce      	b.n	8008996 <_strtod_l+0x1ee>
 80089f8:	2e08      	cmp	r6, #8
 80089fa:	dc05      	bgt.n	8008a08 <_strtod_l+0x260>
 80089fc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80089fe:	fb0e f606 	mul.w	r6, lr, r6
 8008a02:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008a04:	460e      	mov	r6, r1
 8008a06:	e7dc      	b.n	80089c2 <_strtod_l+0x21a>
 8008a08:	2910      	cmp	r1, #16
 8008a0a:	bfd8      	it	le
 8008a0c:	fb0e f707 	mulle.w	r7, lr, r7
 8008a10:	e7f8      	b.n	8008a04 <_strtod_l+0x25c>
 8008a12:	2b0f      	cmp	r3, #15
 8008a14:	bfdc      	itt	le
 8008a16:	230a      	movle	r3, #10
 8008a18:	fb03 2707 	mlale	r7, r3, r7, r2
 8008a1c:	e7e3      	b.n	80089e6 <_strtod_l+0x23e>
 8008a1e:	2300      	movs	r3, #0
 8008a20:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a22:	2301      	movs	r3, #1
 8008a24:	e77a      	b.n	800891c <_strtod_l+0x174>
 8008a26:	f04f 0c00 	mov.w	ip, #0
 8008a2a:	1ca2      	adds	r2, r4, #2
 8008a2c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a2e:	78a2      	ldrb	r2, [r4, #2]
 8008a30:	e782      	b.n	8008938 <_strtod_l+0x190>
 8008a32:	f04f 0c01 	mov.w	ip, #1
 8008a36:	e7f8      	b.n	8008a2a <_strtod_l+0x282>
 8008a38:	0800aa14 	.word	0x0800aa14
 8008a3c:	0800a847 	.word	0x0800a847
 8008a40:	7ff00000 	.word	0x7ff00000
 8008a44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a46:	1c51      	adds	r1, r2, #1
 8008a48:	9119      	str	r1, [sp, #100]	@ 0x64
 8008a4a:	7852      	ldrb	r2, [r2, #1]
 8008a4c:	2a30      	cmp	r2, #48	@ 0x30
 8008a4e:	d0f9      	beq.n	8008a44 <_strtod_l+0x29c>
 8008a50:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008a54:	2908      	cmp	r1, #8
 8008a56:	f63f af75 	bhi.w	8008944 <_strtod_l+0x19c>
 8008a5a:	3a30      	subs	r2, #48	@ 0x30
 8008a5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a60:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008a62:	f04f 080a 	mov.w	r8, #10
 8008a66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a68:	1c56      	adds	r6, r2, #1
 8008a6a:	9619      	str	r6, [sp, #100]	@ 0x64
 8008a6c:	7852      	ldrb	r2, [r2, #1]
 8008a6e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008a72:	f1be 0f09 	cmp.w	lr, #9
 8008a76:	d939      	bls.n	8008aec <_strtod_l+0x344>
 8008a78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008a7a:	1a76      	subs	r6, r6, r1
 8008a7c:	2e08      	cmp	r6, #8
 8008a7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008a82:	dc03      	bgt.n	8008a8c <_strtod_l+0x2e4>
 8008a84:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a86:	4588      	cmp	r8, r1
 8008a88:	bfa8      	it	ge
 8008a8a:	4688      	movge	r8, r1
 8008a8c:	f1bc 0f00 	cmp.w	ip, #0
 8008a90:	d001      	beq.n	8008a96 <_strtod_l+0x2ee>
 8008a92:	f1c8 0800 	rsb	r8, r8, #0
 8008a96:	2d00      	cmp	r5, #0
 8008a98:	d14e      	bne.n	8008b38 <_strtod_l+0x390>
 8008a9a:	9908      	ldr	r1, [sp, #32]
 8008a9c:	4308      	orrs	r0, r1
 8008a9e:	f47f aebc 	bne.w	800881a <_strtod_l+0x72>
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	f47f aed4 	bne.w	8008850 <_strtod_l+0xa8>
 8008aa8:	2a69      	cmp	r2, #105	@ 0x69
 8008aaa:	d028      	beq.n	8008afe <_strtod_l+0x356>
 8008aac:	dc25      	bgt.n	8008afa <_strtod_l+0x352>
 8008aae:	2a49      	cmp	r2, #73	@ 0x49
 8008ab0:	d025      	beq.n	8008afe <_strtod_l+0x356>
 8008ab2:	2a4e      	cmp	r2, #78	@ 0x4e
 8008ab4:	f47f aecc 	bne.w	8008850 <_strtod_l+0xa8>
 8008ab8:	499a      	ldr	r1, [pc, #616]	@ (8008d24 <_strtod_l+0x57c>)
 8008aba:	a819      	add	r0, sp, #100	@ 0x64
 8008abc:	f001 fbb4 	bl	800a228 <__match>
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	f43f aec5 	beq.w	8008850 <_strtod_l+0xa8>
 8008ac6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ac8:	781b      	ldrb	r3, [r3, #0]
 8008aca:	2b28      	cmp	r3, #40	@ 0x28
 8008acc:	d12e      	bne.n	8008b2c <_strtod_l+0x384>
 8008ace:	4996      	ldr	r1, [pc, #600]	@ (8008d28 <_strtod_l+0x580>)
 8008ad0:	aa1c      	add	r2, sp, #112	@ 0x70
 8008ad2:	a819      	add	r0, sp, #100	@ 0x64
 8008ad4:	f001 fbbc 	bl	800a250 <__hexnan>
 8008ad8:	2805      	cmp	r0, #5
 8008ada:	d127      	bne.n	8008b2c <_strtod_l+0x384>
 8008adc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008ade:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008ae2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008ae6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008aea:	e696      	b.n	800881a <_strtod_l+0x72>
 8008aec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008aee:	fb08 2101 	mla	r1, r8, r1, r2
 8008af2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008af6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008af8:	e7b5      	b.n	8008a66 <_strtod_l+0x2be>
 8008afa:	2a6e      	cmp	r2, #110	@ 0x6e
 8008afc:	e7da      	b.n	8008ab4 <_strtod_l+0x30c>
 8008afe:	498b      	ldr	r1, [pc, #556]	@ (8008d2c <_strtod_l+0x584>)
 8008b00:	a819      	add	r0, sp, #100	@ 0x64
 8008b02:	f001 fb91 	bl	800a228 <__match>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	f43f aea2 	beq.w	8008850 <_strtod_l+0xa8>
 8008b0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b0e:	4988      	ldr	r1, [pc, #544]	@ (8008d30 <_strtod_l+0x588>)
 8008b10:	3b01      	subs	r3, #1
 8008b12:	a819      	add	r0, sp, #100	@ 0x64
 8008b14:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b16:	f001 fb87 	bl	800a228 <__match>
 8008b1a:	b910      	cbnz	r0, 8008b22 <_strtod_l+0x37a>
 8008b1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b1e:	3301      	adds	r3, #1
 8008b20:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b22:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008d40 <_strtod_l+0x598>
 8008b26:	f04f 0a00 	mov.w	sl, #0
 8008b2a:	e676      	b.n	800881a <_strtod_l+0x72>
 8008b2c:	4881      	ldr	r0, [pc, #516]	@ (8008d34 <_strtod_l+0x58c>)
 8008b2e:	f001 f8b7 	bl	8009ca0 <nan>
 8008b32:	ec5b ab10 	vmov	sl, fp, d0
 8008b36:	e670      	b.n	800881a <_strtod_l+0x72>
 8008b38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b3a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008b3c:	eba8 0303 	sub.w	r3, r8, r3
 8008b40:	f1b9 0f00 	cmp.w	r9, #0
 8008b44:	bf08      	it	eq
 8008b46:	46a9      	moveq	r9, r5
 8008b48:	2d10      	cmp	r5, #16
 8008b4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b4c:	462c      	mov	r4, r5
 8008b4e:	bfa8      	it	ge
 8008b50:	2410      	movge	r4, #16
 8008b52:	f7f7 fcdf 	bl	8000514 <__aeabi_ui2d>
 8008b56:	2d09      	cmp	r5, #9
 8008b58:	4682      	mov	sl, r0
 8008b5a:	468b      	mov	fp, r1
 8008b5c:	dc13      	bgt.n	8008b86 <_strtod_l+0x3de>
 8008b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f43f ae5a 	beq.w	800881a <_strtod_l+0x72>
 8008b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b68:	dd78      	ble.n	8008c5c <_strtod_l+0x4b4>
 8008b6a:	2b16      	cmp	r3, #22
 8008b6c:	dc5f      	bgt.n	8008c2e <_strtod_l+0x486>
 8008b6e:	4972      	ldr	r1, [pc, #456]	@ (8008d38 <_strtod_l+0x590>)
 8008b70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008b74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b78:	4652      	mov	r2, sl
 8008b7a:	465b      	mov	r3, fp
 8008b7c:	f7f7 fd44 	bl	8000608 <__aeabi_dmul>
 8008b80:	4682      	mov	sl, r0
 8008b82:	468b      	mov	fp, r1
 8008b84:	e649      	b.n	800881a <_strtod_l+0x72>
 8008b86:	4b6c      	ldr	r3, [pc, #432]	@ (8008d38 <_strtod_l+0x590>)
 8008b88:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b8c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008b90:	f7f7 fd3a 	bl	8000608 <__aeabi_dmul>
 8008b94:	4682      	mov	sl, r0
 8008b96:	4638      	mov	r0, r7
 8008b98:	468b      	mov	fp, r1
 8008b9a:	f7f7 fcbb 	bl	8000514 <__aeabi_ui2d>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	4650      	mov	r0, sl
 8008ba4:	4659      	mov	r1, fp
 8008ba6:	f7f7 fb79 	bl	800029c <__adddf3>
 8008baa:	2d0f      	cmp	r5, #15
 8008bac:	4682      	mov	sl, r0
 8008bae:	468b      	mov	fp, r1
 8008bb0:	ddd5      	ble.n	8008b5e <_strtod_l+0x3b6>
 8008bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bb4:	1b2c      	subs	r4, r5, r4
 8008bb6:	441c      	add	r4, r3
 8008bb8:	2c00      	cmp	r4, #0
 8008bba:	f340 8093 	ble.w	8008ce4 <_strtod_l+0x53c>
 8008bbe:	f014 030f 	ands.w	r3, r4, #15
 8008bc2:	d00a      	beq.n	8008bda <_strtod_l+0x432>
 8008bc4:	495c      	ldr	r1, [pc, #368]	@ (8008d38 <_strtod_l+0x590>)
 8008bc6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008bca:	4652      	mov	r2, sl
 8008bcc:	465b      	mov	r3, fp
 8008bce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bd2:	f7f7 fd19 	bl	8000608 <__aeabi_dmul>
 8008bd6:	4682      	mov	sl, r0
 8008bd8:	468b      	mov	fp, r1
 8008bda:	f034 040f 	bics.w	r4, r4, #15
 8008bde:	d073      	beq.n	8008cc8 <_strtod_l+0x520>
 8008be0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008be4:	dd49      	ble.n	8008c7a <_strtod_l+0x4d2>
 8008be6:	2400      	movs	r4, #0
 8008be8:	46a0      	mov	r8, r4
 8008bea:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008bec:	46a1      	mov	r9, r4
 8008bee:	9a05      	ldr	r2, [sp, #20]
 8008bf0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008d40 <_strtod_l+0x598>
 8008bf4:	2322      	movs	r3, #34	@ 0x22
 8008bf6:	6013      	str	r3, [r2, #0]
 8008bf8:	f04f 0a00 	mov.w	sl, #0
 8008bfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	f43f ae0b 	beq.w	800881a <_strtod_l+0x72>
 8008c04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c06:	9805      	ldr	r0, [sp, #20]
 8008c08:	f7ff f946 	bl	8007e98 <_Bfree>
 8008c0c:	9805      	ldr	r0, [sp, #20]
 8008c0e:	4649      	mov	r1, r9
 8008c10:	f7ff f942 	bl	8007e98 <_Bfree>
 8008c14:	9805      	ldr	r0, [sp, #20]
 8008c16:	4641      	mov	r1, r8
 8008c18:	f7ff f93e 	bl	8007e98 <_Bfree>
 8008c1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c1e:	9805      	ldr	r0, [sp, #20]
 8008c20:	f7ff f93a 	bl	8007e98 <_Bfree>
 8008c24:	9805      	ldr	r0, [sp, #20]
 8008c26:	4621      	mov	r1, r4
 8008c28:	f7ff f936 	bl	8007e98 <_Bfree>
 8008c2c:	e5f5      	b.n	800881a <_strtod_l+0x72>
 8008c2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c30:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008c34:	4293      	cmp	r3, r2
 8008c36:	dbbc      	blt.n	8008bb2 <_strtod_l+0x40a>
 8008c38:	4c3f      	ldr	r4, [pc, #252]	@ (8008d38 <_strtod_l+0x590>)
 8008c3a:	f1c5 050f 	rsb	r5, r5, #15
 8008c3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008c42:	4652      	mov	r2, sl
 8008c44:	465b      	mov	r3, fp
 8008c46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c4a:	f7f7 fcdd 	bl	8000608 <__aeabi_dmul>
 8008c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c50:	1b5d      	subs	r5, r3, r5
 8008c52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008c56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008c5a:	e78f      	b.n	8008b7c <_strtod_l+0x3d4>
 8008c5c:	3316      	adds	r3, #22
 8008c5e:	dba8      	blt.n	8008bb2 <_strtod_l+0x40a>
 8008c60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c62:	eba3 0808 	sub.w	r8, r3, r8
 8008c66:	4b34      	ldr	r3, [pc, #208]	@ (8008d38 <_strtod_l+0x590>)
 8008c68:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008c6c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008c70:	4650      	mov	r0, sl
 8008c72:	4659      	mov	r1, fp
 8008c74:	f7f7 fdf2 	bl	800085c <__aeabi_ddiv>
 8008c78:	e782      	b.n	8008b80 <_strtod_l+0x3d8>
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	4f2f      	ldr	r7, [pc, #188]	@ (8008d3c <_strtod_l+0x594>)
 8008c7e:	1124      	asrs	r4, r4, #4
 8008c80:	4650      	mov	r0, sl
 8008c82:	4659      	mov	r1, fp
 8008c84:	461e      	mov	r6, r3
 8008c86:	2c01      	cmp	r4, #1
 8008c88:	dc21      	bgt.n	8008cce <_strtod_l+0x526>
 8008c8a:	b10b      	cbz	r3, 8008c90 <_strtod_l+0x4e8>
 8008c8c:	4682      	mov	sl, r0
 8008c8e:	468b      	mov	fp, r1
 8008c90:	492a      	ldr	r1, [pc, #168]	@ (8008d3c <_strtod_l+0x594>)
 8008c92:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008c96:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008c9a:	4652      	mov	r2, sl
 8008c9c:	465b      	mov	r3, fp
 8008c9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ca2:	f7f7 fcb1 	bl	8000608 <__aeabi_dmul>
 8008ca6:	4b26      	ldr	r3, [pc, #152]	@ (8008d40 <_strtod_l+0x598>)
 8008ca8:	460a      	mov	r2, r1
 8008caa:	400b      	ands	r3, r1
 8008cac:	4925      	ldr	r1, [pc, #148]	@ (8008d44 <_strtod_l+0x59c>)
 8008cae:	428b      	cmp	r3, r1
 8008cb0:	4682      	mov	sl, r0
 8008cb2:	d898      	bhi.n	8008be6 <_strtod_l+0x43e>
 8008cb4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008cb8:	428b      	cmp	r3, r1
 8008cba:	bf86      	itte	hi
 8008cbc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008d48 <_strtod_l+0x5a0>
 8008cc0:	f04f 3aff 	movhi.w	sl, #4294967295
 8008cc4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008cc8:	2300      	movs	r3, #0
 8008cca:	9308      	str	r3, [sp, #32]
 8008ccc:	e076      	b.n	8008dbc <_strtod_l+0x614>
 8008cce:	07e2      	lsls	r2, r4, #31
 8008cd0:	d504      	bpl.n	8008cdc <_strtod_l+0x534>
 8008cd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cd6:	f7f7 fc97 	bl	8000608 <__aeabi_dmul>
 8008cda:	2301      	movs	r3, #1
 8008cdc:	3601      	adds	r6, #1
 8008cde:	1064      	asrs	r4, r4, #1
 8008ce0:	3708      	adds	r7, #8
 8008ce2:	e7d0      	b.n	8008c86 <_strtod_l+0x4de>
 8008ce4:	d0f0      	beq.n	8008cc8 <_strtod_l+0x520>
 8008ce6:	4264      	negs	r4, r4
 8008ce8:	f014 020f 	ands.w	r2, r4, #15
 8008cec:	d00a      	beq.n	8008d04 <_strtod_l+0x55c>
 8008cee:	4b12      	ldr	r3, [pc, #72]	@ (8008d38 <_strtod_l+0x590>)
 8008cf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cf4:	4650      	mov	r0, sl
 8008cf6:	4659      	mov	r1, fp
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	f7f7 fdae 	bl	800085c <__aeabi_ddiv>
 8008d00:	4682      	mov	sl, r0
 8008d02:	468b      	mov	fp, r1
 8008d04:	1124      	asrs	r4, r4, #4
 8008d06:	d0df      	beq.n	8008cc8 <_strtod_l+0x520>
 8008d08:	2c1f      	cmp	r4, #31
 8008d0a:	dd1f      	ble.n	8008d4c <_strtod_l+0x5a4>
 8008d0c:	2400      	movs	r4, #0
 8008d0e:	46a0      	mov	r8, r4
 8008d10:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008d12:	46a1      	mov	r9, r4
 8008d14:	9a05      	ldr	r2, [sp, #20]
 8008d16:	2322      	movs	r3, #34	@ 0x22
 8008d18:	f04f 0a00 	mov.w	sl, #0
 8008d1c:	f04f 0b00 	mov.w	fp, #0
 8008d20:	6013      	str	r3, [r2, #0]
 8008d22:	e76b      	b.n	8008bfc <_strtod_l+0x454>
 8008d24:	0800a735 	.word	0x0800a735
 8008d28:	0800aa00 	.word	0x0800aa00
 8008d2c:	0800a72d 	.word	0x0800a72d
 8008d30:	0800a764 	.word	0x0800a764
 8008d34:	0800a89d 	.word	0x0800a89d
 8008d38:	0800a938 	.word	0x0800a938
 8008d3c:	0800a910 	.word	0x0800a910
 8008d40:	7ff00000 	.word	0x7ff00000
 8008d44:	7ca00000 	.word	0x7ca00000
 8008d48:	7fefffff 	.word	0x7fefffff
 8008d4c:	f014 0310 	ands.w	r3, r4, #16
 8008d50:	bf18      	it	ne
 8008d52:	236a      	movne	r3, #106	@ 0x6a
 8008d54:	4ea9      	ldr	r6, [pc, #676]	@ (8008ffc <_strtod_l+0x854>)
 8008d56:	9308      	str	r3, [sp, #32]
 8008d58:	4650      	mov	r0, sl
 8008d5a:	4659      	mov	r1, fp
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	07e7      	lsls	r7, r4, #31
 8008d60:	d504      	bpl.n	8008d6c <_strtod_l+0x5c4>
 8008d62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d66:	f7f7 fc4f 	bl	8000608 <__aeabi_dmul>
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	1064      	asrs	r4, r4, #1
 8008d6e:	f106 0608 	add.w	r6, r6, #8
 8008d72:	d1f4      	bne.n	8008d5e <_strtod_l+0x5b6>
 8008d74:	b10b      	cbz	r3, 8008d7a <_strtod_l+0x5d2>
 8008d76:	4682      	mov	sl, r0
 8008d78:	468b      	mov	fp, r1
 8008d7a:	9b08      	ldr	r3, [sp, #32]
 8008d7c:	b1b3      	cbz	r3, 8008dac <_strtod_l+0x604>
 8008d7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008d82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	4659      	mov	r1, fp
 8008d8a:	dd0f      	ble.n	8008dac <_strtod_l+0x604>
 8008d8c:	2b1f      	cmp	r3, #31
 8008d8e:	dd56      	ble.n	8008e3e <_strtod_l+0x696>
 8008d90:	2b34      	cmp	r3, #52	@ 0x34
 8008d92:	bfde      	ittt	le
 8008d94:	f04f 33ff 	movle.w	r3, #4294967295
 8008d98:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008d9c:	4093      	lslle	r3, r2
 8008d9e:	f04f 0a00 	mov.w	sl, #0
 8008da2:	bfcc      	ite	gt
 8008da4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008da8:	ea03 0b01 	andle.w	fp, r3, r1
 8008dac:	2200      	movs	r2, #0
 8008dae:	2300      	movs	r3, #0
 8008db0:	4650      	mov	r0, sl
 8008db2:	4659      	mov	r1, fp
 8008db4:	f7f7 fe90 	bl	8000ad8 <__aeabi_dcmpeq>
 8008db8:	2800      	cmp	r0, #0
 8008dba:	d1a7      	bne.n	8008d0c <_strtod_l+0x564>
 8008dbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008dc2:	9805      	ldr	r0, [sp, #20]
 8008dc4:	462b      	mov	r3, r5
 8008dc6:	464a      	mov	r2, r9
 8008dc8:	f7ff f8ce 	bl	8007f68 <__s2b>
 8008dcc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	f43f af09 	beq.w	8008be6 <_strtod_l+0x43e>
 8008dd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008dd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dd8:	2a00      	cmp	r2, #0
 8008dda:	eba3 0308 	sub.w	r3, r3, r8
 8008dde:	bfa8      	it	ge
 8008de0:	2300      	movge	r3, #0
 8008de2:	9312      	str	r3, [sp, #72]	@ 0x48
 8008de4:	2400      	movs	r4, #0
 8008de6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008dea:	9316      	str	r3, [sp, #88]	@ 0x58
 8008dec:	46a0      	mov	r8, r4
 8008dee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008df0:	9805      	ldr	r0, [sp, #20]
 8008df2:	6859      	ldr	r1, [r3, #4]
 8008df4:	f7ff f810 	bl	8007e18 <_Balloc>
 8008df8:	4681      	mov	r9, r0
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	f43f aef7 	beq.w	8008bee <_strtod_l+0x446>
 8008e00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e02:	691a      	ldr	r2, [r3, #16]
 8008e04:	3202      	adds	r2, #2
 8008e06:	f103 010c 	add.w	r1, r3, #12
 8008e0a:	0092      	lsls	r2, r2, #2
 8008e0c:	300c      	adds	r0, #12
 8008e0e:	f000 ff37 	bl	8009c80 <memcpy>
 8008e12:	ec4b ab10 	vmov	d0, sl, fp
 8008e16:	9805      	ldr	r0, [sp, #20]
 8008e18:	aa1c      	add	r2, sp, #112	@ 0x70
 8008e1a:	a91b      	add	r1, sp, #108	@ 0x6c
 8008e1c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008e20:	f7ff fbd6 	bl	80085d0 <__d2b>
 8008e24:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e26:	2800      	cmp	r0, #0
 8008e28:	f43f aee1 	beq.w	8008bee <_strtod_l+0x446>
 8008e2c:	9805      	ldr	r0, [sp, #20]
 8008e2e:	2101      	movs	r1, #1
 8008e30:	f7ff f930 	bl	8008094 <__i2b>
 8008e34:	4680      	mov	r8, r0
 8008e36:	b948      	cbnz	r0, 8008e4c <_strtod_l+0x6a4>
 8008e38:	f04f 0800 	mov.w	r8, #0
 8008e3c:	e6d7      	b.n	8008bee <_strtod_l+0x446>
 8008e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e42:	fa02 f303 	lsl.w	r3, r2, r3
 8008e46:	ea03 0a0a 	and.w	sl, r3, sl
 8008e4a:	e7af      	b.n	8008dac <_strtod_l+0x604>
 8008e4c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008e4e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008e50:	2d00      	cmp	r5, #0
 8008e52:	bfab      	itete	ge
 8008e54:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008e56:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008e58:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008e5a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008e5c:	bfac      	ite	ge
 8008e5e:	18ef      	addge	r7, r5, r3
 8008e60:	1b5e      	sublt	r6, r3, r5
 8008e62:	9b08      	ldr	r3, [sp, #32]
 8008e64:	1aed      	subs	r5, r5, r3
 8008e66:	4415      	add	r5, r2
 8008e68:	4b65      	ldr	r3, [pc, #404]	@ (8009000 <_strtod_l+0x858>)
 8008e6a:	3d01      	subs	r5, #1
 8008e6c:	429d      	cmp	r5, r3
 8008e6e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008e72:	da50      	bge.n	8008f16 <_strtod_l+0x76e>
 8008e74:	1b5b      	subs	r3, r3, r5
 8008e76:	2b1f      	cmp	r3, #31
 8008e78:	eba2 0203 	sub.w	r2, r2, r3
 8008e7c:	f04f 0101 	mov.w	r1, #1
 8008e80:	dc3d      	bgt.n	8008efe <_strtod_l+0x756>
 8008e82:	fa01 f303 	lsl.w	r3, r1, r3
 8008e86:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e88:	2300      	movs	r3, #0
 8008e8a:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e8c:	18bd      	adds	r5, r7, r2
 8008e8e:	9b08      	ldr	r3, [sp, #32]
 8008e90:	42af      	cmp	r7, r5
 8008e92:	4416      	add	r6, r2
 8008e94:	441e      	add	r6, r3
 8008e96:	463b      	mov	r3, r7
 8008e98:	bfa8      	it	ge
 8008e9a:	462b      	movge	r3, r5
 8008e9c:	42b3      	cmp	r3, r6
 8008e9e:	bfa8      	it	ge
 8008ea0:	4633      	movge	r3, r6
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	bfc2      	ittt	gt
 8008ea6:	1aed      	subgt	r5, r5, r3
 8008ea8:	1af6      	subgt	r6, r6, r3
 8008eaa:	1aff      	subgt	r7, r7, r3
 8008eac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	dd16      	ble.n	8008ee0 <_strtod_l+0x738>
 8008eb2:	4641      	mov	r1, r8
 8008eb4:	9805      	ldr	r0, [sp, #20]
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	f7ff f9a4 	bl	8008204 <__pow5mult>
 8008ebc:	4680      	mov	r8, r0
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	d0ba      	beq.n	8008e38 <_strtod_l+0x690>
 8008ec2:	4601      	mov	r1, r0
 8008ec4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ec6:	9805      	ldr	r0, [sp, #20]
 8008ec8:	f7ff f8fa 	bl	80080c0 <__multiply>
 8008ecc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	f43f ae8d 	beq.w	8008bee <_strtod_l+0x446>
 8008ed4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ed6:	9805      	ldr	r0, [sp, #20]
 8008ed8:	f7fe ffde 	bl	8007e98 <_Bfree>
 8008edc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ede:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ee0:	2d00      	cmp	r5, #0
 8008ee2:	dc1d      	bgt.n	8008f20 <_strtod_l+0x778>
 8008ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	dd23      	ble.n	8008f32 <_strtod_l+0x78a>
 8008eea:	4649      	mov	r1, r9
 8008eec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008eee:	9805      	ldr	r0, [sp, #20]
 8008ef0:	f7ff f988 	bl	8008204 <__pow5mult>
 8008ef4:	4681      	mov	r9, r0
 8008ef6:	b9e0      	cbnz	r0, 8008f32 <_strtod_l+0x78a>
 8008ef8:	f04f 0900 	mov.w	r9, #0
 8008efc:	e677      	b.n	8008bee <_strtod_l+0x446>
 8008efe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008f02:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008f06:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008f0a:	35e2      	adds	r5, #226	@ 0xe2
 8008f0c:	fa01 f305 	lsl.w	r3, r1, r5
 8008f10:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f12:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008f14:	e7ba      	b.n	8008e8c <_strtod_l+0x6e4>
 8008f16:	2300      	movs	r3, #0
 8008f18:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f1e:	e7b5      	b.n	8008e8c <_strtod_l+0x6e4>
 8008f20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f22:	9805      	ldr	r0, [sp, #20]
 8008f24:	462a      	mov	r2, r5
 8008f26:	f7ff f9c7 	bl	80082b8 <__lshift>
 8008f2a:	901a      	str	r0, [sp, #104]	@ 0x68
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	d1d9      	bne.n	8008ee4 <_strtod_l+0x73c>
 8008f30:	e65d      	b.n	8008bee <_strtod_l+0x446>
 8008f32:	2e00      	cmp	r6, #0
 8008f34:	dd07      	ble.n	8008f46 <_strtod_l+0x79e>
 8008f36:	4649      	mov	r1, r9
 8008f38:	9805      	ldr	r0, [sp, #20]
 8008f3a:	4632      	mov	r2, r6
 8008f3c:	f7ff f9bc 	bl	80082b8 <__lshift>
 8008f40:	4681      	mov	r9, r0
 8008f42:	2800      	cmp	r0, #0
 8008f44:	d0d8      	beq.n	8008ef8 <_strtod_l+0x750>
 8008f46:	2f00      	cmp	r7, #0
 8008f48:	dd08      	ble.n	8008f5c <_strtod_l+0x7b4>
 8008f4a:	4641      	mov	r1, r8
 8008f4c:	9805      	ldr	r0, [sp, #20]
 8008f4e:	463a      	mov	r2, r7
 8008f50:	f7ff f9b2 	bl	80082b8 <__lshift>
 8008f54:	4680      	mov	r8, r0
 8008f56:	2800      	cmp	r0, #0
 8008f58:	f43f ae49 	beq.w	8008bee <_strtod_l+0x446>
 8008f5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f5e:	9805      	ldr	r0, [sp, #20]
 8008f60:	464a      	mov	r2, r9
 8008f62:	f7ff fa31 	bl	80083c8 <__mdiff>
 8008f66:	4604      	mov	r4, r0
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	f43f ae40 	beq.w	8008bee <_strtod_l+0x446>
 8008f6e:	68c3      	ldr	r3, [r0, #12]
 8008f70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f72:	2300      	movs	r3, #0
 8008f74:	60c3      	str	r3, [r0, #12]
 8008f76:	4641      	mov	r1, r8
 8008f78:	f7ff fa0a 	bl	8008390 <__mcmp>
 8008f7c:	2800      	cmp	r0, #0
 8008f7e:	da45      	bge.n	800900c <_strtod_l+0x864>
 8008f80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f82:	ea53 030a 	orrs.w	r3, r3, sl
 8008f86:	d16b      	bne.n	8009060 <_strtod_l+0x8b8>
 8008f88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d167      	bne.n	8009060 <_strtod_l+0x8b8>
 8008f90:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f94:	0d1b      	lsrs	r3, r3, #20
 8008f96:	051b      	lsls	r3, r3, #20
 8008f98:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008f9c:	d960      	bls.n	8009060 <_strtod_l+0x8b8>
 8008f9e:	6963      	ldr	r3, [r4, #20]
 8008fa0:	b913      	cbnz	r3, 8008fa8 <_strtod_l+0x800>
 8008fa2:	6923      	ldr	r3, [r4, #16]
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	dd5b      	ble.n	8009060 <_strtod_l+0x8b8>
 8008fa8:	4621      	mov	r1, r4
 8008faa:	2201      	movs	r2, #1
 8008fac:	9805      	ldr	r0, [sp, #20]
 8008fae:	f7ff f983 	bl	80082b8 <__lshift>
 8008fb2:	4641      	mov	r1, r8
 8008fb4:	4604      	mov	r4, r0
 8008fb6:	f7ff f9eb 	bl	8008390 <__mcmp>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	dd50      	ble.n	8009060 <_strtod_l+0x8b8>
 8008fbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008fc2:	9a08      	ldr	r2, [sp, #32]
 8008fc4:	0d1b      	lsrs	r3, r3, #20
 8008fc6:	051b      	lsls	r3, r3, #20
 8008fc8:	2a00      	cmp	r2, #0
 8008fca:	d06a      	beq.n	80090a2 <_strtod_l+0x8fa>
 8008fcc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008fd0:	d867      	bhi.n	80090a2 <_strtod_l+0x8fa>
 8008fd2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008fd6:	f67f ae9d 	bls.w	8008d14 <_strtod_l+0x56c>
 8008fda:	4b0a      	ldr	r3, [pc, #40]	@ (8009004 <_strtod_l+0x85c>)
 8008fdc:	4650      	mov	r0, sl
 8008fde:	4659      	mov	r1, fp
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f7f7 fb11 	bl	8000608 <__aeabi_dmul>
 8008fe6:	4b08      	ldr	r3, [pc, #32]	@ (8009008 <_strtod_l+0x860>)
 8008fe8:	400b      	ands	r3, r1
 8008fea:	4682      	mov	sl, r0
 8008fec:	468b      	mov	fp, r1
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	f47f ae08 	bne.w	8008c04 <_strtod_l+0x45c>
 8008ff4:	9a05      	ldr	r2, [sp, #20]
 8008ff6:	2322      	movs	r3, #34	@ 0x22
 8008ff8:	6013      	str	r3, [r2, #0]
 8008ffa:	e603      	b.n	8008c04 <_strtod_l+0x45c>
 8008ffc:	0800aa28 	.word	0x0800aa28
 8009000:	fffffc02 	.word	0xfffffc02
 8009004:	39500000 	.word	0x39500000
 8009008:	7ff00000 	.word	0x7ff00000
 800900c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009010:	d165      	bne.n	80090de <_strtod_l+0x936>
 8009012:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009014:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009018:	b35a      	cbz	r2, 8009072 <_strtod_l+0x8ca>
 800901a:	4a9f      	ldr	r2, [pc, #636]	@ (8009298 <_strtod_l+0xaf0>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d12b      	bne.n	8009078 <_strtod_l+0x8d0>
 8009020:	9b08      	ldr	r3, [sp, #32]
 8009022:	4651      	mov	r1, sl
 8009024:	b303      	cbz	r3, 8009068 <_strtod_l+0x8c0>
 8009026:	4b9d      	ldr	r3, [pc, #628]	@ (800929c <_strtod_l+0xaf4>)
 8009028:	465a      	mov	r2, fp
 800902a:	4013      	ands	r3, r2
 800902c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009030:	f04f 32ff 	mov.w	r2, #4294967295
 8009034:	d81b      	bhi.n	800906e <_strtod_l+0x8c6>
 8009036:	0d1b      	lsrs	r3, r3, #20
 8009038:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800903c:	fa02 f303 	lsl.w	r3, r2, r3
 8009040:	4299      	cmp	r1, r3
 8009042:	d119      	bne.n	8009078 <_strtod_l+0x8d0>
 8009044:	4b96      	ldr	r3, [pc, #600]	@ (80092a0 <_strtod_l+0xaf8>)
 8009046:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009048:	429a      	cmp	r2, r3
 800904a:	d102      	bne.n	8009052 <_strtod_l+0x8aa>
 800904c:	3101      	adds	r1, #1
 800904e:	f43f adce 	beq.w	8008bee <_strtod_l+0x446>
 8009052:	4b92      	ldr	r3, [pc, #584]	@ (800929c <_strtod_l+0xaf4>)
 8009054:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009056:	401a      	ands	r2, r3
 8009058:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800905c:	f04f 0a00 	mov.w	sl, #0
 8009060:	9b08      	ldr	r3, [sp, #32]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1b9      	bne.n	8008fda <_strtod_l+0x832>
 8009066:	e5cd      	b.n	8008c04 <_strtod_l+0x45c>
 8009068:	f04f 33ff 	mov.w	r3, #4294967295
 800906c:	e7e8      	b.n	8009040 <_strtod_l+0x898>
 800906e:	4613      	mov	r3, r2
 8009070:	e7e6      	b.n	8009040 <_strtod_l+0x898>
 8009072:	ea53 030a 	orrs.w	r3, r3, sl
 8009076:	d0a2      	beq.n	8008fbe <_strtod_l+0x816>
 8009078:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800907a:	b1db      	cbz	r3, 80090b4 <_strtod_l+0x90c>
 800907c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800907e:	4213      	tst	r3, r2
 8009080:	d0ee      	beq.n	8009060 <_strtod_l+0x8b8>
 8009082:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009084:	9a08      	ldr	r2, [sp, #32]
 8009086:	4650      	mov	r0, sl
 8009088:	4659      	mov	r1, fp
 800908a:	b1bb      	cbz	r3, 80090bc <_strtod_l+0x914>
 800908c:	f7ff fb6e 	bl	800876c <sulp>
 8009090:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009094:	ec53 2b10 	vmov	r2, r3, d0
 8009098:	f7f7 f900 	bl	800029c <__adddf3>
 800909c:	4682      	mov	sl, r0
 800909e:	468b      	mov	fp, r1
 80090a0:	e7de      	b.n	8009060 <_strtod_l+0x8b8>
 80090a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80090a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80090aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80090ae:	f04f 3aff 	mov.w	sl, #4294967295
 80090b2:	e7d5      	b.n	8009060 <_strtod_l+0x8b8>
 80090b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090b6:	ea13 0f0a 	tst.w	r3, sl
 80090ba:	e7e1      	b.n	8009080 <_strtod_l+0x8d8>
 80090bc:	f7ff fb56 	bl	800876c <sulp>
 80090c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090c4:	ec53 2b10 	vmov	r2, r3, d0
 80090c8:	f7f7 f8e6 	bl	8000298 <__aeabi_dsub>
 80090cc:	2200      	movs	r2, #0
 80090ce:	2300      	movs	r3, #0
 80090d0:	4682      	mov	sl, r0
 80090d2:	468b      	mov	fp, r1
 80090d4:	f7f7 fd00 	bl	8000ad8 <__aeabi_dcmpeq>
 80090d8:	2800      	cmp	r0, #0
 80090da:	d0c1      	beq.n	8009060 <_strtod_l+0x8b8>
 80090dc:	e61a      	b.n	8008d14 <_strtod_l+0x56c>
 80090de:	4641      	mov	r1, r8
 80090e0:	4620      	mov	r0, r4
 80090e2:	f7ff facd 	bl	8008680 <__ratio>
 80090e6:	ec57 6b10 	vmov	r6, r7, d0
 80090ea:	2200      	movs	r2, #0
 80090ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80090f0:	4630      	mov	r0, r6
 80090f2:	4639      	mov	r1, r7
 80090f4:	f7f7 fd04 	bl	8000b00 <__aeabi_dcmple>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	d06f      	beq.n	80091dc <_strtod_l+0xa34>
 80090fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d17a      	bne.n	80091f8 <_strtod_l+0xa50>
 8009102:	f1ba 0f00 	cmp.w	sl, #0
 8009106:	d158      	bne.n	80091ba <_strtod_l+0xa12>
 8009108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800910a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800910e:	2b00      	cmp	r3, #0
 8009110:	d15a      	bne.n	80091c8 <_strtod_l+0xa20>
 8009112:	4b64      	ldr	r3, [pc, #400]	@ (80092a4 <_strtod_l+0xafc>)
 8009114:	2200      	movs	r2, #0
 8009116:	4630      	mov	r0, r6
 8009118:	4639      	mov	r1, r7
 800911a:	f7f7 fce7 	bl	8000aec <__aeabi_dcmplt>
 800911e:	2800      	cmp	r0, #0
 8009120:	d159      	bne.n	80091d6 <_strtod_l+0xa2e>
 8009122:	4630      	mov	r0, r6
 8009124:	4639      	mov	r1, r7
 8009126:	4b60      	ldr	r3, [pc, #384]	@ (80092a8 <_strtod_l+0xb00>)
 8009128:	2200      	movs	r2, #0
 800912a:	f7f7 fa6d 	bl	8000608 <__aeabi_dmul>
 800912e:	4606      	mov	r6, r0
 8009130:	460f      	mov	r7, r1
 8009132:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009136:	9606      	str	r6, [sp, #24]
 8009138:	9307      	str	r3, [sp, #28]
 800913a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800913e:	4d57      	ldr	r5, [pc, #348]	@ (800929c <_strtod_l+0xaf4>)
 8009140:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009146:	401d      	ands	r5, r3
 8009148:	4b58      	ldr	r3, [pc, #352]	@ (80092ac <_strtod_l+0xb04>)
 800914a:	429d      	cmp	r5, r3
 800914c:	f040 80b2 	bne.w	80092b4 <_strtod_l+0xb0c>
 8009150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009152:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009156:	ec4b ab10 	vmov	d0, sl, fp
 800915a:	f7ff f9c9 	bl	80084f0 <__ulp>
 800915e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009162:	ec51 0b10 	vmov	r0, r1, d0
 8009166:	f7f7 fa4f 	bl	8000608 <__aeabi_dmul>
 800916a:	4652      	mov	r2, sl
 800916c:	465b      	mov	r3, fp
 800916e:	f7f7 f895 	bl	800029c <__adddf3>
 8009172:	460b      	mov	r3, r1
 8009174:	4949      	ldr	r1, [pc, #292]	@ (800929c <_strtod_l+0xaf4>)
 8009176:	4a4e      	ldr	r2, [pc, #312]	@ (80092b0 <_strtod_l+0xb08>)
 8009178:	4019      	ands	r1, r3
 800917a:	4291      	cmp	r1, r2
 800917c:	4682      	mov	sl, r0
 800917e:	d942      	bls.n	8009206 <_strtod_l+0xa5e>
 8009180:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009182:	4b47      	ldr	r3, [pc, #284]	@ (80092a0 <_strtod_l+0xaf8>)
 8009184:	429a      	cmp	r2, r3
 8009186:	d103      	bne.n	8009190 <_strtod_l+0x9e8>
 8009188:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800918a:	3301      	adds	r3, #1
 800918c:	f43f ad2f 	beq.w	8008bee <_strtod_l+0x446>
 8009190:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80092a0 <_strtod_l+0xaf8>
 8009194:	f04f 3aff 	mov.w	sl, #4294967295
 8009198:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800919a:	9805      	ldr	r0, [sp, #20]
 800919c:	f7fe fe7c 	bl	8007e98 <_Bfree>
 80091a0:	9805      	ldr	r0, [sp, #20]
 80091a2:	4649      	mov	r1, r9
 80091a4:	f7fe fe78 	bl	8007e98 <_Bfree>
 80091a8:	9805      	ldr	r0, [sp, #20]
 80091aa:	4641      	mov	r1, r8
 80091ac:	f7fe fe74 	bl	8007e98 <_Bfree>
 80091b0:	9805      	ldr	r0, [sp, #20]
 80091b2:	4621      	mov	r1, r4
 80091b4:	f7fe fe70 	bl	8007e98 <_Bfree>
 80091b8:	e619      	b.n	8008dee <_strtod_l+0x646>
 80091ba:	f1ba 0f01 	cmp.w	sl, #1
 80091be:	d103      	bne.n	80091c8 <_strtod_l+0xa20>
 80091c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	f43f ada6 	beq.w	8008d14 <_strtod_l+0x56c>
 80091c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009278 <_strtod_l+0xad0>
 80091cc:	4f35      	ldr	r7, [pc, #212]	@ (80092a4 <_strtod_l+0xafc>)
 80091ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80091d2:	2600      	movs	r6, #0
 80091d4:	e7b1      	b.n	800913a <_strtod_l+0x992>
 80091d6:	4f34      	ldr	r7, [pc, #208]	@ (80092a8 <_strtod_l+0xb00>)
 80091d8:	2600      	movs	r6, #0
 80091da:	e7aa      	b.n	8009132 <_strtod_l+0x98a>
 80091dc:	4b32      	ldr	r3, [pc, #200]	@ (80092a8 <_strtod_l+0xb00>)
 80091de:	4630      	mov	r0, r6
 80091e0:	4639      	mov	r1, r7
 80091e2:	2200      	movs	r2, #0
 80091e4:	f7f7 fa10 	bl	8000608 <__aeabi_dmul>
 80091e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091ea:	4606      	mov	r6, r0
 80091ec:	460f      	mov	r7, r1
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d09f      	beq.n	8009132 <_strtod_l+0x98a>
 80091f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80091f6:	e7a0      	b.n	800913a <_strtod_l+0x992>
 80091f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009280 <_strtod_l+0xad8>
 80091fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009200:	ec57 6b17 	vmov	r6, r7, d7
 8009204:	e799      	b.n	800913a <_strtod_l+0x992>
 8009206:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800920a:	9b08      	ldr	r3, [sp, #32]
 800920c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009210:	2b00      	cmp	r3, #0
 8009212:	d1c1      	bne.n	8009198 <_strtod_l+0x9f0>
 8009214:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009218:	0d1b      	lsrs	r3, r3, #20
 800921a:	051b      	lsls	r3, r3, #20
 800921c:	429d      	cmp	r5, r3
 800921e:	d1bb      	bne.n	8009198 <_strtod_l+0x9f0>
 8009220:	4630      	mov	r0, r6
 8009222:	4639      	mov	r1, r7
 8009224:	f7f7 fd38 	bl	8000c98 <__aeabi_d2lz>
 8009228:	f7f7 f9c0 	bl	80005ac <__aeabi_l2d>
 800922c:	4602      	mov	r2, r0
 800922e:	460b      	mov	r3, r1
 8009230:	4630      	mov	r0, r6
 8009232:	4639      	mov	r1, r7
 8009234:	f7f7 f830 	bl	8000298 <__aeabi_dsub>
 8009238:	460b      	mov	r3, r1
 800923a:	4602      	mov	r2, r0
 800923c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009240:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009244:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009246:	ea46 060a 	orr.w	r6, r6, sl
 800924a:	431e      	orrs	r6, r3
 800924c:	d06f      	beq.n	800932e <_strtod_l+0xb86>
 800924e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009288 <_strtod_l+0xae0>)
 8009250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009254:	f7f7 fc4a 	bl	8000aec <__aeabi_dcmplt>
 8009258:	2800      	cmp	r0, #0
 800925a:	f47f acd3 	bne.w	8008c04 <_strtod_l+0x45c>
 800925e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009290 <_strtod_l+0xae8>)
 8009260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009264:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009268:	f7f7 fc5e 	bl	8000b28 <__aeabi_dcmpgt>
 800926c:	2800      	cmp	r0, #0
 800926e:	d093      	beq.n	8009198 <_strtod_l+0x9f0>
 8009270:	e4c8      	b.n	8008c04 <_strtod_l+0x45c>
 8009272:	bf00      	nop
 8009274:	f3af 8000 	nop.w
 8009278:	00000000 	.word	0x00000000
 800927c:	bff00000 	.word	0xbff00000
 8009280:	00000000 	.word	0x00000000
 8009284:	3ff00000 	.word	0x3ff00000
 8009288:	94a03595 	.word	0x94a03595
 800928c:	3fdfffff 	.word	0x3fdfffff
 8009290:	35afe535 	.word	0x35afe535
 8009294:	3fe00000 	.word	0x3fe00000
 8009298:	000fffff 	.word	0x000fffff
 800929c:	7ff00000 	.word	0x7ff00000
 80092a0:	7fefffff 	.word	0x7fefffff
 80092a4:	3ff00000 	.word	0x3ff00000
 80092a8:	3fe00000 	.word	0x3fe00000
 80092ac:	7fe00000 	.word	0x7fe00000
 80092b0:	7c9fffff 	.word	0x7c9fffff
 80092b4:	9b08      	ldr	r3, [sp, #32]
 80092b6:	b323      	cbz	r3, 8009302 <_strtod_l+0xb5a>
 80092b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80092bc:	d821      	bhi.n	8009302 <_strtod_l+0xb5a>
 80092be:	a328      	add	r3, pc, #160	@ (adr r3, 8009360 <_strtod_l+0xbb8>)
 80092c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c4:	4630      	mov	r0, r6
 80092c6:	4639      	mov	r1, r7
 80092c8:	f7f7 fc1a 	bl	8000b00 <__aeabi_dcmple>
 80092cc:	b1a0      	cbz	r0, 80092f8 <_strtod_l+0xb50>
 80092ce:	4639      	mov	r1, r7
 80092d0:	4630      	mov	r0, r6
 80092d2:	f7f7 fc71 	bl	8000bb8 <__aeabi_d2uiz>
 80092d6:	2801      	cmp	r0, #1
 80092d8:	bf38      	it	cc
 80092da:	2001      	movcc	r0, #1
 80092dc:	f7f7 f91a 	bl	8000514 <__aeabi_ui2d>
 80092e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092e2:	4606      	mov	r6, r0
 80092e4:	460f      	mov	r7, r1
 80092e6:	b9fb      	cbnz	r3, 8009328 <_strtod_l+0xb80>
 80092e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80092ec:	9014      	str	r0, [sp, #80]	@ 0x50
 80092ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80092f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80092f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80092f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80092fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80092fe:	1b5b      	subs	r3, r3, r5
 8009300:	9311      	str	r3, [sp, #68]	@ 0x44
 8009302:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009306:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800930a:	f7ff f8f1 	bl	80084f0 <__ulp>
 800930e:	4650      	mov	r0, sl
 8009310:	ec53 2b10 	vmov	r2, r3, d0
 8009314:	4659      	mov	r1, fp
 8009316:	f7f7 f977 	bl	8000608 <__aeabi_dmul>
 800931a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800931e:	f7f6 ffbd 	bl	800029c <__adddf3>
 8009322:	4682      	mov	sl, r0
 8009324:	468b      	mov	fp, r1
 8009326:	e770      	b.n	800920a <_strtod_l+0xa62>
 8009328:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800932c:	e7e0      	b.n	80092f0 <_strtod_l+0xb48>
 800932e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009368 <_strtod_l+0xbc0>)
 8009330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009334:	f7f7 fbda 	bl	8000aec <__aeabi_dcmplt>
 8009338:	e798      	b.n	800926c <_strtod_l+0xac4>
 800933a:	2300      	movs	r3, #0
 800933c:	930e      	str	r3, [sp, #56]	@ 0x38
 800933e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009340:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009342:	6013      	str	r3, [r2, #0]
 8009344:	f7ff ba6d 	b.w	8008822 <_strtod_l+0x7a>
 8009348:	2a65      	cmp	r2, #101	@ 0x65
 800934a:	f43f ab68 	beq.w	8008a1e <_strtod_l+0x276>
 800934e:	2a45      	cmp	r2, #69	@ 0x45
 8009350:	f43f ab65 	beq.w	8008a1e <_strtod_l+0x276>
 8009354:	2301      	movs	r3, #1
 8009356:	f7ff bba0 	b.w	8008a9a <_strtod_l+0x2f2>
 800935a:	bf00      	nop
 800935c:	f3af 8000 	nop.w
 8009360:	ffc00000 	.word	0xffc00000
 8009364:	41dfffff 	.word	0x41dfffff
 8009368:	94a03595 	.word	0x94a03595
 800936c:	3fcfffff 	.word	0x3fcfffff

08009370 <_strtod_r>:
 8009370:	4b01      	ldr	r3, [pc, #4]	@ (8009378 <_strtod_r+0x8>)
 8009372:	f7ff ba19 	b.w	80087a8 <_strtod_l>
 8009376:	bf00      	nop
 8009378:	20000070 	.word	0x20000070

0800937c <_strtol_l.isra.0>:
 800937c:	2b24      	cmp	r3, #36	@ 0x24
 800937e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009382:	4686      	mov	lr, r0
 8009384:	4690      	mov	r8, r2
 8009386:	d801      	bhi.n	800938c <_strtol_l.isra.0+0x10>
 8009388:	2b01      	cmp	r3, #1
 800938a:	d106      	bne.n	800939a <_strtol_l.isra.0+0x1e>
 800938c:	f7fd fdb8 	bl	8006f00 <__errno>
 8009390:	2316      	movs	r3, #22
 8009392:	6003      	str	r3, [r0, #0]
 8009394:	2000      	movs	r0, #0
 8009396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800939a:	4834      	ldr	r0, [pc, #208]	@ (800946c <_strtol_l.isra.0+0xf0>)
 800939c:	460d      	mov	r5, r1
 800939e:	462a      	mov	r2, r5
 80093a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80093a4:	5d06      	ldrb	r6, [r0, r4]
 80093a6:	f016 0608 	ands.w	r6, r6, #8
 80093aa:	d1f8      	bne.n	800939e <_strtol_l.isra.0+0x22>
 80093ac:	2c2d      	cmp	r4, #45	@ 0x2d
 80093ae:	d110      	bne.n	80093d2 <_strtol_l.isra.0+0x56>
 80093b0:	782c      	ldrb	r4, [r5, #0]
 80093b2:	2601      	movs	r6, #1
 80093b4:	1c95      	adds	r5, r2, #2
 80093b6:	f033 0210 	bics.w	r2, r3, #16
 80093ba:	d115      	bne.n	80093e8 <_strtol_l.isra.0+0x6c>
 80093bc:	2c30      	cmp	r4, #48	@ 0x30
 80093be:	d10d      	bne.n	80093dc <_strtol_l.isra.0+0x60>
 80093c0:	782a      	ldrb	r2, [r5, #0]
 80093c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80093c6:	2a58      	cmp	r2, #88	@ 0x58
 80093c8:	d108      	bne.n	80093dc <_strtol_l.isra.0+0x60>
 80093ca:	786c      	ldrb	r4, [r5, #1]
 80093cc:	3502      	adds	r5, #2
 80093ce:	2310      	movs	r3, #16
 80093d0:	e00a      	b.n	80093e8 <_strtol_l.isra.0+0x6c>
 80093d2:	2c2b      	cmp	r4, #43	@ 0x2b
 80093d4:	bf04      	itt	eq
 80093d6:	782c      	ldrbeq	r4, [r5, #0]
 80093d8:	1c95      	addeq	r5, r2, #2
 80093da:	e7ec      	b.n	80093b6 <_strtol_l.isra.0+0x3a>
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d1f6      	bne.n	80093ce <_strtol_l.isra.0+0x52>
 80093e0:	2c30      	cmp	r4, #48	@ 0x30
 80093e2:	bf14      	ite	ne
 80093e4:	230a      	movne	r3, #10
 80093e6:	2308      	moveq	r3, #8
 80093e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80093ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80093f0:	2200      	movs	r2, #0
 80093f2:	fbbc f9f3 	udiv	r9, ip, r3
 80093f6:	4610      	mov	r0, r2
 80093f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80093fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009400:	2f09      	cmp	r7, #9
 8009402:	d80f      	bhi.n	8009424 <_strtol_l.isra.0+0xa8>
 8009404:	463c      	mov	r4, r7
 8009406:	42a3      	cmp	r3, r4
 8009408:	dd1b      	ble.n	8009442 <_strtol_l.isra.0+0xc6>
 800940a:	1c57      	adds	r7, r2, #1
 800940c:	d007      	beq.n	800941e <_strtol_l.isra.0+0xa2>
 800940e:	4581      	cmp	r9, r0
 8009410:	d314      	bcc.n	800943c <_strtol_l.isra.0+0xc0>
 8009412:	d101      	bne.n	8009418 <_strtol_l.isra.0+0x9c>
 8009414:	45a2      	cmp	sl, r4
 8009416:	db11      	blt.n	800943c <_strtol_l.isra.0+0xc0>
 8009418:	fb00 4003 	mla	r0, r0, r3, r4
 800941c:	2201      	movs	r2, #1
 800941e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009422:	e7eb      	b.n	80093fc <_strtol_l.isra.0+0x80>
 8009424:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009428:	2f19      	cmp	r7, #25
 800942a:	d801      	bhi.n	8009430 <_strtol_l.isra.0+0xb4>
 800942c:	3c37      	subs	r4, #55	@ 0x37
 800942e:	e7ea      	b.n	8009406 <_strtol_l.isra.0+0x8a>
 8009430:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009434:	2f19      	cmp	r7, #25
 8009436:	d804      	bhi.n	8009442 <_strtol_l.isra.0+0xc6>
 8009438:	3c57      	subs	r4, #87	@ 0x57
 800943a:	e7e4      	b.n	8009406 <_strtol_l.isra.0+0x8a>
 800943c:	f04f 32ff 	mov.w	r2, #4294967295
 8009440:	e7ed      	b.n	800941e <_strtol_l.isra.0+0xa2>
 8009442:	1c53      	adds	r3, r2, #1
 8009444:	d108      	bne.n	8009458 <_strtol_l.isra.0+0xdc>
 8009446:	2322      	movs	r3, #34	@ 0x22
 8009448:	f8ce 3000 	str.w	r3, [lr]
 800944c:	4660      	mov	r0, ip
 800944e:	f1b8 0f00 	cmp.w	r8, #0
 8009452:	d0a0      	beq.n	8009396 <_strtol_l.isra.0+0x1a>
 8009454:	1e69      	subs	r1, r5, #1
 8009456:	e006      	b.n	8009466 <_strtol_l.isra.0+0xea>
 8009458:	b106      	cbz	r6, 800945c <_strtol_l.isra.0+0xe0>
 800945a:	4240      	negs	r0, r0
 800945c:	f1b8 0f00 	cmp.w	r8, #0
 8009460:	d099      	beq.n	8009396 <_strtol_l.isra.0+0x1a>
 8009462:	2a00      	cmp	r2, #0
 8009464:	d1f6      	bne.n	8009454 <_strtol_l.isra.0+0xd8>
 8009466:	f8c8 1000 	str.w	r1, [r8]
 800946a:	e794      	b.n	8009396 <_strtol_l.isra.0+0x1a>
 800946c:	0800aa51 	.word	0x0800aa51

08009470 <_strtol_r>:
 8009470:	f7ff bf84 	b.w	800937c <_strtol_l.isra.0>

08009474 <__ssputs_r>:
 8009474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009478:	688e      	ldr	r6, [r1, #8]
 800947a:	461f      	mov	r7, r3
 800947c:	42be      	cmp	r6, r7
 800947e:	680b      	ldr	r3, [r1, #0]
 8009480:	4682      	mov	sl, r0
 8009482:	460c      	mov	r4, r1
 8009484:	4690      	mov	r8, r2
 8009486:	d82d      	bhi.n	80094e4 <__ssputs_r+0x70>
 8009488:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800948c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009490:	d026      	beq.n	80094e0 <__ssputs_r+0x6c>
 8009492:	6965      	ldr	r5, [r4, #20]
 8009494:	6909      	ldr	r1, [r1, #16]
 8009496:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800949a:	eba3 0901 	sub.w	r9, r3, r1
 800949e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094a2:	1c7b      	adds	r3, r7, #1
 80094a4:	444b      	add	r3, r9
 80094a6:	106d      	asrs	r5, r5, #1
 80094a8:	429d      	cmp	r5, r3
 80094aa:	bf38      	it	cc
 80094ac:	461d      	movcc	r5, r3
 80094ae:	0553      	lsls	r3, r2, #21
 80094b0:	d527      	bpl.n	8009502 <__ssputs_r+0x8e>
 80094b2:	4629      	mov	r1, r5
 80094b4:	f7fe fc24 	bl	8007d00 <_malloc_r>
 80094b8:	4606      	mov	r6, r0
 80094ba:	b360      	cbz	r0, 8009516 <__ssputs_r+0xa2>
 80094bc:	6921      	ldr	r1, [r4, #16]
 80094be:	464a      	mov	r2, r9
 80094c0:	f000 fbde 	bl	8009c80 <memcpy>
 80094c4:	89a3      	ldrh	r3, [r4, #12]
 80094c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094ce:	81a3      	strh	r3, [r4, #12]
 80094d0:	6126      	str	r6, [r4, #16]
 80094d2:	6165      	str	r5, [r4, #20]
 80094d4:	444e      	add	r6, r9
 80094d6:	eba5 0509 	sub.w	r5, r5, r9
 80094da:	6026      	str	r6, [r4, #0]
 80094dc:	60a5      	str	r5, [r4, #8]
 80094de:	463e      	mov	r6, r7
 80094e0:	42be      	cmp	r6, r7
 80094e2:	d900      	bls.n	80094e6 <__ssputs_r+0x72>
 80094e4:	463e      	mov	r6, r7
 80094e6:	6820      	ldr	r0, [r4, #0]
 80094e8:	4632      	mov	r2, r6
 80094ea:	4641      	mov	r1, r8
 80094ec:	f000 fb6a 	bl	8009bc4 <memmove>
 80094f0:	68a3      	ldr	r3, [r4, #8]
 80094f2:	1b9b      	subs	r3, r3, r6
 80094f4:	60a3      	str	r3, [r4, #8]
 80094f6:	6823      	ldr	r3, [r4, #0]
 80094f8:	4433      	add	r3, r6
 80094fa:	6023      	str	r3, [r4, #0]
 80094fc:	2000      	movs	r0, #0
 80094fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009502:	462a      	mov	r2, r5
 8009504:	f000 ff51 	bl	800a3aa <_realloc_r>
 8009508:	4606      	mov	r6, r0
 800950a:	2800      	cmp	r0, #0
 800950c:	d1e0      	bne.n	80094d0 <__ssputs_r+0x5c>
 800950e:	6921      	ldr	r1, [r4, #16]
 8009510:	4650      	mov	r0, sl
 8009512:	f7fe fb81 	bl	8007c18 <_free_r>
 8009516:	230c      	movs	r3, #12
 8009518:	f8ca 3000 	str.w	r3, [sl]
 800951c:	89a3      	ldrh	r3, [r4, #12]
 800951e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009522:	81a3      	strh	r3, [r4, #12]
 8009524:	f04f 30ff 	mov.w	r0, #4294967295
 8009528:	e7e9      	b.n	80094fe <__ssputs_r+0x8a>
	...

0800952c <_svfiprintf_r>:
 800952c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009530:	4698      	mov	r8, r3
 8009532:	898b      	ldrh	r3, [r1, #12]
 8009534:	061b      	lsls	r3, r3, #24
 8009536:	b09d      	sub	sp, #116	@ 0x74
 8009538:	4607      	mov	r7, r0
 800953a:	460d      	mov	r5, r1
 800953c:	4614      	mov	r4, r2
 800953e:	d510      	bpl.n	8009562 <_svfiprintf_r+0x36>
 8009540:	690b      	ldr	r3, [r1, #16]
 8009542:	b973      	cbnz	r3, 8009562 <_svfiprintf_r+0x36>
 8009544:	2140      	movs	r1, #64	@ 0x40
 8009546:	f7fe fbdb 	bl	8007d00 <_malloc_r>
 800954a:	6028      	str	r0, [r5, #0]
 800954c:	6128      	str	r0, [r5, #16]
 800954e:	b930      	cbnz	r0, 800955e <_svfiprintf_r+0x32>
 8009550:	230c      	movs	r3, #12
 8009552:	603b      	str	r3, [r7, #0]
 8009554:	f04f 30ff 	mov.w	r0, #4294967295
 8009558:	b01d      	add	sp, #116	@ 0x74
 800955a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800955e:	2340      	movs	r3, #64	@ 0x40
 8009560:	616b      	str	r3, [r5, #20]
 8009562:	2300      	movs	r3, #0
 8009564:	9309      	str	r3, [sp, #36]	@ 0x24
 8009566:	2320      	movs	r3, #32
 8009568:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800956c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009570:	2330      	movs	r3, #48	@ 0x30
 8009572:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009710 <_svfiprintf_r+0x1e4>
 8009576:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800957a:	f04f 0901 	mov.w	r9, #1
 800957e:	4623      	mov	r3, r4
 8009580:	469a      	mov	sl, r3
 8009582:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009586:	b10a      	cbz	r2, 800958c <_svfiprintf_r+0x60>
 8009588:	2a25      	cmp	r2, #37	@ 0x25
 800958a:	d1f9      	bne.n	8009580 <_svfiprintf_r+0x54>
 800958c:	ebba 0b04 	subs.w	fp, sl, r4
 8009590:	d00b      	beq.n	80095aa <_svfiprintf_r+0x7e>
 8009592:	465b      	mov	r3, fp
 8009594:	4622      	mov	r2, r4
 8009596:	4629      	mov	r1, r5
 8009598:	4638      	mov	r0, r7
 800959a:	f7ff ff6b 	bl	8009474 <__ssputs_r>
 800959e:	3001      	adds	r0, #1
 80095a0:	f000 80a7 	beq.w	80096f2 <_svfiprintf_r+0x1c6>
 80095a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095a6:	445a      	add	r2, fp
 80095a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80095aa:	f89a 3000 	ldrb.w	r3, [sl]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	f000 809f 	beq.w	80096f2 <_svfiprintf_r+0x1c6>
 80095b4:	2300      	movs	r3, #0
 80095b6:	f04f 32ff 	mov.w	r2, #4294967295
 80095ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095be:	f10a 0a01 	add.w	sl, sl, #1
 80095c2:	9304      	str	r3, [sp, #16]
 80095c4:	9307      	str	r3, [sp, #28]
 80095c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80095cc:	4654      	mov	r4, sl
 80095ce:	2205      	movs	r2, #5
 80095d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095d4:	484e      	ldr	r0, [pc, #312]	@ (8009710 <_svfiprintf_r+0x1e4>)
 80095d6:	f7f6 fe03 	bl	80001e0 <memchr>
 80095da:	9a04      	ldr	r2, [sp, #16]
 80095dc:	b9d8      	cbnz	r0, 8009616 <_svfiprintf_r+0xea>
 80095de:	06d0      	lsls	r0, r2, #27
 80095e0:	bf44      	itt	mi
 80095e2:	2320      	movmi	r3, #32
 80095e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095e8:	0711      	lsls	r1, r2, #28
 80095ea:	bf44      	itt	mi
 80095ec:	232b      	movmi	r3, #43	@ 0x2b
 80095ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095f2:	f89a 3000 	ldrb.w	r3, [sl]
 80095f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80095f8:	d015      	beq.n	8009626 <_svfiprintf_r+0xfa>
 80095fa:	9a07      	ldr	r2, [sp, #28]
 80095fc:	4654      	mov	r4, sl
 80095fe:	2000      	movs	r0, #0
 8009600:	f04f 0c0a 	mov.w	ip, #10
 8009604:	4621      	mov	r1, r4
 8009606:	f811 3b01 	ldrb.w	r3, [r1], #1
 800960a:	3b30      	subs	r3, #48	@ 0x30
 800960c:	2b09      	cmp	r3, #9
 800960e:	d94b      	bls.n	80096a8 <_svfiprintf_r+0x17c>
 8009610:	b1b0      	cbz	r0, 8009640 <_svfiprintf_r+0x114>
 8009612:	9207      	str	r2, [sp, #28]
 8009614:	e014      	b.n	8009640 <_svfiprintf_r+0x114>
 8009616:	eba0 0308 	sub.w	r3, r0, r8
 800961a:	fa09 f303 	lsl.w	r3, r9, r3
 800961e:	4313      	orrs	r3, r2
 8009620:	9304      	str	r3, [sp, #16]
 8009622:	46a2      	mov	sl, r4
 8009624:	e7d2      	b.n	80095cc <_svfiprintf_r+0xa0>
 8009626:	9b03      	ldr	r3, [sp, #12]
 8009628:	1d19      	adds	r1, r3, #4
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	9103      	str	r1, [sp, #12]
 800962e:	2b00      	cmp	r3, #0
 8009630:	bfbb      	ittet	lt
 8009632:	425b      	neglt	r3, r3
 8009634:	f042 0202 	orrlt.w	r2, r2, #2
 8009638:	9307      	strge	r3, [sp, #28]
 800963a:	9307      	strlt	r3, [sp, #28]
 800963c:	bfb8      	it	lt
 800963e:	9204      	strlt	r2, [sp, #16]
 8009640:	7823      	ldrb	r3, [r4, #0]
 8009642:	2b2e      	cmp	r3, #46	@ 0x2e
 8009644:	d10a      	bne.n	800965c <_svfiprintf_r+0x130>
 8009646:	7863      	ldrb	r3, [r4, #1]
 8009648:	2b2a      	cmp	r3, #42	@ 0x2a
 800964a:	d132      	bne.n	80096b2 <_svfiprintf_r+0x186>
 800964c:	9b03      	ldr	r3, [sp, #12]
 800964e:	1d1a      	adds	r2, r3, #4
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	9203      	str	r2, [sp, #12]
 8009654:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009658:	3402      	adds	r4, #2
 800965a:	9305      	str	r3, [sp, #20]
 800965c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009720 <_svfiprintf_r+0x1f4>
 8009660:	7821      	ldrb	r1, [r4, #0]
 8009662:	2203      	movs	r2, #3
 8009664:	4650      	mov	r0, sl
 8009666:	f7f6 fdbb 	bl	80001e0 <memchr>
 800966a:	b138      	cbz	r0, 800967c <_svfiprintf_r+0x150>
 800966c:	9b04      	ldr	r3, [sp, #16]
 800966e:	eba0 000a 	sub.w	r0, r0, sl
 8009672:	2240      	movs	r2, #64	@ 0x40
 8009674:	4082      	lsls	r2, r0
 8009676:	4313      	orrs	r3, r2
 8009678:	3401      	adds	r4, #1
 800967a:	9304      	str	r3, [sp, #16]
 800967c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009680:	4824      	ldr	r0, [pc, #144]	@ (8009714 <_svfiprintf_r+0x1e8>)
 8009682:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009686:	2206      	movs	r2, #6
 8009688:	f7f6 fdaa 	bl	80001e0 <memchr>
 800968c:	2800      	cmp	r0, #0
 800968e:	d036      	beq.n	80096fe <_svfiprintf_r+0x1d2>
 8009690:	4b21      	ldr	r3, [pc, #132]	@ (8009718 <_svfiprintf_r+0x1ec>)
 8009692:	bb1b      	cbnz	r3, 80096dc <_svfiprintf_r+0x1b0>
 8009694:	9b03      	ldr	r3, [sp, #12]
 8009696:	3307      	adds	r3, #7
 8009698:	f023 0307 	bic.w	r3, r3, #7
 800969c:	3308      	adds	r3, #8
 800969e:	9303      	str	r3, [sp, #12]
 80096a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096a2:	4433      	add	r3, r6
 80096a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096a6:	e76a      	b.n	800957e <_svfiprintf_r+0x52>
 80096a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80096ac:	460c      	mov	r4, r1
 80096ae:	2001      	movs	r0, #1
 80096b0:	e7a8      	b.n	8009604 <_svfiprintf_r+0xd8>
 80096b2:	2300      	movs	r3, #0
 80096b4:	3401      	adds	r4, #1
 80096b6:	9305      	str	r3, [sp, #20]
 80096b8:	4619      	mov	r1, r3
 80096ba:	f04f 0c0a 	mov.w	ip, #10
 80096be:	4620      	mov	r0, r4
 80096c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096c4:	3a30      	subs	r2, #48	@ 0x30
 80096c6:	2a09      	cmp	r2, #9
 80096c8:	d903      	bls.n	80096d2 <_svfiprintf_r+0x1a6>
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d0c6      	beq.n	800965c <_svfiprintf_r+0x130>
 80096ce:	9105      	str	r1, [sp, #20]
 80096d0:	e7c4      	b.n	800965c <_svfiprintf_r+0x130>
 80096d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80096d6:	4604      	mov	r4, r0
 80096d8:	2301      	movs	r3, #1
 80096da:	e7f0      	b.n	80096be <_svfiprintf_r+0x192>
 80096dc:	ab03      	add	r3, sp, #12
 80096de:	9300      	str	r3, [sp, #0]
 80096e0:	462a      	mov	r2, r5
 80096e2:	4b0e      	ldr	r3, [pc, #56]	@ (800971c <_svfiprintf_r+0x1f0>)
 80096e4:	a904      	add	r1, sp, #16
 80096e6:	4638      	mov	r0, r7
 80096e8:	f7fc fbc8 	bl	8005e7c <_printf_float>
 80096ec:	1c42      	adds	r2, r0, #1
 80096ee:	4606      	mov	r6, r0
 80096f0:	d1d6      	bne.n	80096a0 <_svfiprintf_r+0x174>
 80096f2:	89ab      	ldrh	r3, [r5, #12]
 80096f4:	065b      	lsls	r3, r3, #25
 80096f6:	f53f af2d 	bmi.w	8009554 <_svfiprintf_r+0x28>
 80096fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096fc:	e72c      	b.n	8009558 <_svfiprintf_r+0x2c>
 80096fe:	ab03      	add	r3, sp, #12
 8009700:	9300      	str	r3, [sp, #0]
 8009702:	462a      	mov	r2, r5
 8009704:	4b05      	ldr	r3, [pc, #20]	@ (800971c <_svfiprintf_r+0x1f0>)
 8009706:	a904      	add	r1, sp, #16
 8009708:	4638      	mov	r0, r7
 800970a:	f7fc fe4f 	bl	80063ac <_printf_i>
 800970e:	e7ed      	b.n	80096ec <_svfiprintf_r+0x1c0>
 8009710:	0800a849 	.word	0x0800a849
 8009714:	0800a853 	.word	0x0800a853
 8009718:	08005e7d 	.word	0x08005e7d
 800971c:	08009475 	.word	0x08009475
 8009720:	0800a84f 	.word	0x0800a84f

08009724 <__sfputc_r>:
 8009724:	6893      	ldr	r3, [r2, #8]
 8009726:	3b01      	subs	r3, #1
 8009728:	2b00      	cmp	r3, #0
 800972a:	b410      	push	{r4}
 800972c:	6093      	str	r3, [r2, #8]
 800972e:	da08      	bge.n	8009742 <__sfputc_r+0x1e>
 8009730:	6994      	ldr	r4, [r2, #24]
 8009732:	42a3      	cmp	r3, r4
 8009734:	db01      	blt.n	800973a <__sfputc_r+0x16>
 8009736:	290a      	cmp	r1, #10
 8009738:	d103      	bne.n	8009742 <__sfputc_r+0x1e>
 800973a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800973e:	f7fd baf8 	b.w	8006d32 <__swbuf_r>
 8009742:	6813      	ldr	r3, [r2, #0]
 8009744:	1c58      	adds	r0, r3, #1
 8009746:	6010      	str	r0, [r2, #0]
 8009748:	7019      	strb	r1, [r3, #0]
 800974a:	4608      	mov	r0, r1
 800974c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009750:	4770      	bx	lr

08009752 <__sfputs_r>:
 8009752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009754:	4606      	mov	r6, r0
 8009756:	460f      	mov	r7, r1
 8009758:	4614      	mov	r4, r2
 800975a:	18d5      	adds	r5, r2, r3
 800975c:	42ac      	cmp	r4, r5
 800975e:	d101      	bne.n	8009764 <__sfputs_r+0x12>
 8009760:	2000      	movs	r0, #0
 8009762:	e007      	b.n	8009774 <__sfputs_r+0x22>
 8009764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009768:	463a      	mov	r2, r7
 800976a:	4630      	mov	r0, r6
 800976c:	f7ff ffda 	bl	8009724 <__sfputc_r>
 8009770:	1c43      	adds	r3, r0, #1
 8009772:	d1f3      	bne.n	800975c <__sfputs_r+0xa>
 8009774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009778 <_vfiprintf_r>:
 8009778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800977c:	460d      	mov	r5, r1
 800977e:	b09d      	sub	sp, #116	@ 0x74
 8009780:	4614      	mov	r4, r2
 8009782:	4698      	mov	r8, r3
 8009784:	4606      	mov	r6, r0
 8009786:	b118      	cbz	r0, 8009790 <_vfiprintf_r+0x18>
 8009788:	6a03      	ldr	r3, [r0, #32]
 800978a:	b90b      	cbnz	r3, 8009790 <_vfiprintf_r+0x18>
 800978c:	f7fd f9c6 	bl	8006b1c <__sinit>
 8009790:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009792:	07d9      	lsls	r1, r3, #31
 8009794:	d405      	bmi.n	80097a2 <_vfiprintf_r+0x2a>
 8009796:	89ab      	ldrh	r3, [r5, #12]
 8009798:	059a      	lsls	r2, r3, #22
 800979a:	d402      	bmi.n	80097a2 <_vfiprintf_r+0x2a>
 800979c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800979e:	f7fd fbda 	bl	8006f56 <__retarget_lock_acquire_recursive>
 80097a2:	89ab      	ldrh	r3, [r5, #12]
 80097a4:	071b      	lsls	r3, r3, #28
 80097a6:	d501      	bpl.n	80097ac <_vfiprintf_r+0x34>
 80097a8:	692b      	ldr	r3, [r5, #16]
 80097aa:	b99b      	cbnz	r3, 80097d4 <_vfiprintf_r+0x5c>
 80097ac:	4629      	mov	r1, r5
 80097ae:	4630      	mov	r0, r6
 80097b0:	f7fd fafe 	bl	8006db0 <__swsetup_r>
 80097b4:	b170      	cbz	r0, 80097d4 <_vfiprintf_r+0x5c>
 80097b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097b8:	07dc      	lsls	r4, r3, #31
 80097ba:	d504      	bpl.n	80097c6 <_vfiprintf_r+0x4e>
 80097bc:	f04f 30ff 	mov.w	r0, #4294967295
 80097c0:	b01d      	add	sp, #116	@ 0x74
 80097c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c6:	89ab      	ldrh	r3, [r5, #12]
 80097c8:	0598      	lsls	r0, r3, #22
 80097ca:	d4f7      	bmi.n	80097bc <_vfiprintf_r+0x44>
 80097cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097ce:	f7fd fbc3 	bl	8006f58 <__retarget_lock_release_recursive>
 80097d2:	e7f3      	b.n	80097bc <_vfiprintf_r+0x44>
 80097d4:	2300      	movs	r3, #0
 80097d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80097d8:	2320      	movs	r3, #32
 80097da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097de:	f8cd 800c 	str.w	r8, [sp, #12]
 80097e2:	2330      	movs	r3, #48	@ 0x30
 80097e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009994 <_vfiprintf_r+0x21c>
 80097e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097ec:	f04f 0901 	mov.w	r9, #1
 80097f0:	4623      	mov	r3, r4
 80097f2:	469a      	mov	sl, r3
 80097f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097f8:	b10a      	cbz	r2, 80097fe <_vfiprintf_r+0x86>
 80097fa:	2a25      	cmp	r2, #37	@ 0x25
 80097fc:	d1f9      	bne.n	80097f2 <_vfiprintf_r+0x7a>
 80097fe:	ebba 0b04 	subs.w	fp, sl, r4
 8009802:	d00b      	beq.n	800981c <_vfiprintf_r+0xa4>
 8009804:	465b      	mov	r3, fp
 8009806:	4622      	mov	r2, r4
 8009808:	4629      	mov	r1, r5
 800980a:	4630      	mov	r0, r6
 800980c:	f7ff ffa1 	bl	8009752 <__sfputs_r>
 8009810:	3001      	adds	r0, #1
 8009812:	f000 80a7 	beq.w	8009964 <_vfiprintf_r+0x1ec>
 8009816:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009818:	445a      	add	r2, fp
 800981a:	9209      	str	r2, [sp, #36]	@ 0x24
 800981c:	f89a 3000 	ldrb.w	r3, [sl]
 8009820:	2b00      	cmp	r3, #0
 8009822:	f000 809f 	beq.w	8009964 <_vfiprintf_r+0x1ec>
 8009826:	2300      	movs	r3, #0
 8009828:	f04f 32ff 	mov.w	r2, #4294967295
 800982c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009830:	f10a 0a01 	add.w	sl, sl, #1
 8009834:	9304      	str	r3, [sp, #16]
 8009836:	9307      	str	r3, [sp, #28]
 8009838:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800983c:	931a      	str	r3, [sp, #104]	@ 0x68
 800983e:	4654      	mov	r4, sl
 8009840:	2205      	movs	r2, #5
 8009842:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009846:	4853      	ldr	r0, [pc, #332]	@ (8009994 <_vfiprintf_r+0x21c>)
 8009848:	f7f6 fcca 	bl	80001e0 <memchr>
 800984c:	9a04      	ldr	r2, [sp, #16]
 800984e:	b9d8      	cbnz	r0, 8009888 <_vfiprintf_r+0x110>
 8009850:	06d1      	lsls	r1, r2, #27
 8009852:	bf44      	itt	mi
 8009854:	2320      	movmi	r3, #32
 8009856:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800985a:	0713      	lsls	r3, r2, #28
 800985c:	bf44      	itt	mi
 800985e:	232b      	movmi	r3, #43	@ 0x2b
 8009860:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009864:	f89a 3000 	ldrb.w	r3, [sl]
 8009868:	2b2a      	cmp	r3, #42	@ 0x2a
 800986a:	d015      	beq.n	8009898 <_vfiprintf_r+0x120>
 800986c:	9a07      	ldr	r2, [sp, #28]
 800986e:	4654      	mov	r4, sl
 8009870:	2000      	movs	r0, #0
 8009872:	f04f 0c0a 	mov.w	ip, #10
 8009876:	4621      	mov	r1, r4
 8009878:	f811 3b01 	ldrb.w	r3, [r1], #1
 800987c:	3b30      	subs	r3, #48	@ 0x30
 800987e:	2b09      	cmp	r3, #9
 8009880:	d94b      	bls.n	800991a <_vfiprintf_r+0x1a2>
 8009882:	b1b0      	cbz	r0, 80098b2 <_vfiprintf_r+0x13a>
 8009884:	9207      	str	r2, [sp, #28]
 8009886:	e014      	b.n	80098b2 <_vfiprintf_r+0x13a>
 8009888:	eba0 0308 	sub.w	r3, r0, r8
 800988c:	fa09 f303 	lsl.w	r3, r9, r3
 8009890:	4313      	orrs	r3, r2
 8009892:	9304      	str	r3, [sp, #16]
 8009894:	46a2      	mov	sl, r4
 8009896:	e7d2      	b.n	800983e <_vfiprintf_r+0xc6>
 8009898:	9b03      	ldr	r3, [sp, #12]
 800989a:	1d19      	adds	r1, r3, #4
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	9103      	str	r1, [sp, #12]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	bfbb      	ittet	lt
 80098a4:	425b      	neglt	r3, r3
 80098a6:	f042 0202 	orrlt.w	r2, r2, #2
 80098aa:	9307      	strge	r3, [sp, #28]
 80098ac:	9307      	strlt	r3, [sp, #28]
 80098ae:	bfb8      	it	lt
 80098b0:	9204      	strlt	r2, [sp, #16]
 80098b2:	7823      	ldrb	r3, [r4, #0]
 80098b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80098b6:	d10a      	bne.n	80098ce <_vfiprintf_r+0x156>
 80098b8:	7863      	ldrb	r3, [r4, #1]
 80098ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80098bc:	d132      	bne.n	8009924 <_vfiprintf_r+0x1ac>
 80098be:	9b03      	ldr	r3, [sp, #12]
 80098c0:	1d1a      	adds	r2, r3, #4
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	9203      	str	r2, [sp, #12]
 80098c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098ca:	3402      	adds	r4, #2
 80098cc:	9305      	str	r3, [sp, #20]
 80098ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80099a4 <_vfiprintf_r+0x22c>
 80098d2:	7821      	ldrb	r1, [r4, #0]
 80098d4:	2203      	movs	r2, #3
 80098d6:	4650      	mov	r0, sl
 80098d8:	f7f6 fc82 	bl	80001e0 <memchr>
 80098dc:	b138      	cbz	r0, 80098ee <_vfiprintf_r+0x176>
 80098de:	9b04      	ldr	r3, [sp, #16]
 80098e0:	eba0 000a 	sub.w	r0, r0, sl
 80098e4:	2240      	movs	r2, #64	@ 0x40
 80098e6:	4082      	lsls	r2, r0
 80098e8:	4313      	orrs	r3, r2
 80098ea:	3401      	adds	r4, #1
 80098ec:	9304      	str	r3, [sp, #16]
 80098ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098f2:	4829      	ldr	r0, [pc, #164]	@ (8009998 <_vfiprintf_r+0x220>)
 80098f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098f8:	2206      	movs	r2, #6
 80098fa:	f7f6 fc71 	bl	80001e0 <memchr>
 80098fe:	2800      	cmp	r0, #0
 8009900:	d03f      	beq.n	8009982 <_vfiprintf_r+0x20a>
 8009902:	4b26      	ldr	r3, [pc, #152]	@ (800999c <_vfiprintf_r+0x224>)
 8009904:	bb1b      	cbnz	r3, 800994e <_vfiprintf_r+0x1d6>
 8009906:	9b03      	ldr	r3, [sp, #12]
 8009908:	3307      	adds	r3, #7
 800990a:	f023 0307 	bic.w	r3, r3, #7
 800990e:	3308      	adds	r3, #8
 8009910:	9303      	str	r3, [sp, #12]
 8009912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009914:	443b      	add	r3, r7
 8009916:	9309      	str	r3, [sp, #36]	@ 0x24
 8009918:	e76a      	b.n	80097f0 <_vfiprintf_r+0x78>
 800991a:	fb0c 3202 	mla	r2, ip, r2, r3
 800991e:	460c      	mov	r4, r1
 8009920:	2001      	movs	r0, #1
 8009922:	e7a8      	b.n	8009876 <_vfiprintf_r+0xfe>
 8009924:	2300      	movs	r3, #0
 8009926:	3401      	adds	r4, #1
 8009928:	9305      	str	r3, [sp, #20]
 800992a:	4619      	mov	r1, r3
 800992c:	f04f 0c0a 	mov.w	ip, #10
 8009930:	4620      	mov	r0, r4
 8009932:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009936:	3a30      	subs	r2, #48	@ 0x30
 8009938:	2a09      	cmp	r2, #9
 800993a:	d903      	bls.n	8009944 <_vfiprintf_r+0x1cc>
 800993c:	2b00      	cmp	r3, #0
 800993e:	d0c6      	beq.n	80098ce <_vfiprintf_r+0x156>
 8009940:	9105      	str	r1, [sp, #20]
 8009942:	e7c4      	b.n	80098ce <_vfiprintf_r+0x156>
 8009944:	fb0c 2101 	mla	r1, ip, r1, r2
 8009948:	4604      	mov	r4, r0
 800994a:	2301      	movs	r3, #1
 800994c:	e7f0      	b.n	8009930 <_vfiprintf_r+0x1b8>
 800994e:	ab03      	add	r3, sp, #12
 8009950:	9300      	str	r3, [sp, #0]
 8009952:	462a      	mov	r2, r5
 8009954:	4b12      	ldr	r3, [pc, #72]	@ (80099a0 <_vfiprintf_r+0x228>)
 8009956:	a904      	add	r1, sp, #16
 8009958:	4630      	mov	r0, r6
 800995a:	f7fc fa8f 	bl	8005e7c <_printf_float>
 800995e:	4607      	mov	r7, r0
 8009960:	1c78      	adds	r0, r7, #1
 8009962:	d1d6      	bne.n	8009912 <_vfiprintf_r+0x19a>
 8009964:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009966:	07d9      	lsls	r1, r3, #31
 8009968:	d405      	bmi.n	8009976 <_vfiprintf_r+0x1fe>
 800996a:	89ab      	ldrh	r3, [r5, #12]
 800996c:	059a      	lsls	r2, r3, #22
 800996e:	d402      	bmi.n	8009976 <_vfiprintf_r+0x1fe>
 8009970:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009972:	f7fd faf1 	bl	8006f58 <__retarget_lock_release_recursive>
 8009976:	89ab      	ldrh	r3, [r5, #12]
 8009978:	065b      	lsls	r3, r3, #25
 800997a:	f53f af1f 	bmi.w	80097bc <_vfiprintf_r+0x44>
 800997e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009980:	e71e      	b.n	80097c0 <_vfiprintf_r+0x48>
 8009982:	ab03      	add	r3, sp, #12
 8009984:	9300      	str	r3, [sp, #0]
 8009986:	462a      	mov	r2, r5
 8009988:	4b05      	ldr	r3, [pc, #20]	@ (80099a0 <_vfiprintf_r+0x228>)
 800998a:	a904      	add	r1, sp, #16
 800998c:	4630      	mov	r0, r6
 800998e:	f7fc fd0d 	bl	80063ac <_printf_i>
 8009992:	e7e4      	b.n	800995e <_vfiprintf_r+0x1e6>
 8009994:	0800a849 	.word	0x0800a849
 8009998:	0800a853 	.word	0x0800a853
 800999c:	08005e7d 	.word	0x08005e7d
 80099a0:	08009753 	.word	0x08009753
 80099a4:	0800a84f 	.word	0x0800a84f

080099a8 <__sflush_r>:
 80099a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099b0:	0716      	lsls	r6, r2, #28
 80099b2:	4605      	mov	r5, r0
 80099b4:	460c      	mov	r4, r1
 80099b6:	d454      	bmi.n	8009a62 <__sflush_r+0xba>
 80099b8:	684b      	ldr	r3, [r1, #4]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	dc02      	bgt.n	80099c4 <__sflush_r+0x1c>
 80099be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	dd48      	ble.n	8009a56 <__sflush_r+0xae>
 80099c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80099c6:	2e00      	cmp	r6, #0
 80099c8:	d045      	beq.n	8009a56 <__sflush_r+0xae>
 80099ca:	2300      	movs	r3, #0
 80099cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80099d0:	682f      	ldr	r7, [r5, #0]
 80099d2:	6a21      	ldr	r1, [r4, #32]
 80099d4:	602b      	str	r3, [r5, #0]
 80099d6:	d030      	beq.n	8009a3a <__sflush_r+0x92>
 80099d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	0759      	lsls	r1, r3, #29
 80099de:	d505      	bpl.n	80099ec <__sflush_r+0x44>
 80099e0:	6863      	ldr	r3, [r4, #4]
 80099e2:	1ad2      	subs	r2, r2, r3
 80099e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80099e6:	b10b      	cbz	r3, 80099ec <__sflush_r+0x44>
 80099e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80099ea:	1ad2      	subs	r2, r2, r3
 80099ec:	2300      	movs	r3, #0
 80099ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80099f0:	6a21      	ldr	r1, [r4, #32]
 80099f2:	4628      	mov	r0, r5
 80099f4:	47b0      	blx	r6
 80099f6:	1c43      	adds	r3, r0, #1
 80099f8:	89a3      	ldrh	r3, [r4, #12]
 80099fa:	d106      	bne.n	8009a0a <__sflush_r+0x62>
 80099fc:	6829      	ldr	r1, [r5, #0]
 80099fe:	291d      	cmp	r1, #29
 8009a00:	d82b      	bhi.n	8009a5a <__sflush_r+0xb2>
 8009a02:	4a2a      	ldr	r2, [pc, #168]	@ (8009aac <__sflush_r+0x104>)
 8009a04:	40ca      	lsrs	r2, r1
 8009a06:	07d6      	lsls	r6, r2, #31
 8009a08:	d527      	bpl.n	8009a5a <__sflush_r+0xb2>
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	6062      	str	r2, [r4, #4]
 8009a0e:	04d9      	lsls	r1, r3, #19
 8009a10:	6922      	ldr	r2, [r4, #16]
 8009a12:	6022      	str	r2, [r4, #0]
 8009a14:	d504      	bpl.n	8009a20 <__sflush_r+0x78>
 8009a16:	1c42      	adds	r2, r0, #1
 8009a18:	d101      	bne.n	8009a1e <__sflush_r+0x76>
 8009a1a:	682b      	ldr	r3, [r5, #0]
 8009a1c:	b903      	cbnz	r3, 8009a20 <__sflush_r+0x78>
 8009a1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009a20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a22:	602f      	str	r7, [r5, #0]
 8009a24:	b1b9      	cbz	r1, 8009a56 <__sflush_r+0xae>
 8009a26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a2a:	4299      	cmp	r1, r3
 8009a2c:	d002      	beq.n	8009a34 <__sflush_r+0x8c>
 8009a2e:	4628      	mov	r0, r5
 8009a30:	f7fe f8f2 	bl	8007c18 <_free_r>
 8009a34:	2300      	movs	r3, #0
 8009a36:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a38:	e00d      	b.n	8009a56 <__sflush_r+0xae>
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	47b0      	blx	r6
 8009a40:	4602      	mov	r2, r0
 8009a42:	1c50      	adds	r0, r2, #1
 8009a44:	d1c9      	bne.n	80099da <__sflush_r+0x32>
 8009a46:	682b      	ldr	r3, [r5, #0]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d0c6      	beq.n	80099da <__sflush_r+0x32>
 8009a4c:	2b1d      	cmp	r3, #29
 8009a4e:	d001      	beq.n	8009a54 <__sflush_r+0xac>
 8009a50:	2b16      	cmp	r3, #22
 8009a52:	d11e      	bne.n	8009a92 <__sflush_r+0xea>
 8009a54:	602f      	str	r7, [r5, #0]
 8009a56:	2000      	movs	r0, #0
 8009a58:	e022      	b.n	8009aa0 <__sflush_r+0xf8>
 8009a5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a5e:	b21b      	sxth	r3, r3
 8009a60:	e01b      	b.n	8009a9a <__sflush_r+0xf2>
 8009a62:	690f      	ldr	r7, [r1, #16]
 8009a64:	2f00      	cmp	r7, #0
 8009a66:	d0f6      	beq.n	8009a56 <__sflush_r+0xae>
 8009a68:	0793      	lsls	r3, r2, #30
 8009a6a:	680e      	ldr	r6, [r1, #0]
 8009a6c:	bf08      	it	eq
 8009a6e:	694b      	ldreq	r3, [r1, #20]
 8009a70:	600f      	str	r7, [r1, #0]
 8009a72:	bf18      	it	ne
 8009a74:	2300      	movne	r3, #0
 8009a76:	eba6 0807 	sub.w	r8, r6, r7
 8009a7a:	608b      	str	r3, [r1, #8]
 8009a7c:	f1b8 0f00 	cmp.w	r8, #0
 8009a80:	dde9      	ble.n	8009a56 <__sflush_r+0xae>
 8009a82:	6a21      	ldr	r1, [r4, #32]
 8009a84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a86:	4643      	mov	r3, r8
 8009a88:	463a      	mov	r2, r7
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	47b0      	blx	r6
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	dc08      	bgt.n	8009aa4 <__sflush_r+0xfc>
 8009a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a9a:	81a3      	strh	r3, [r4, #12]
 8009a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009aa4:	4407      	add	r7, r0
 8009aa6:	eba8 0800 	sub.w	r8, r8, r0
 8009aaa:	e7e7      	b.n	8009a7c <__sflush_r+0xd4>
 8009aac:	20400001 	.word	0x20400001

08009ab0 <_fflush_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	690b      	ldr	r3, [r1, #16]
 8009ab4:	4605      	mov	r5, r0
 8009ab6:	460c      	mov	r4, r1
 8009ab8:	b913      	cbnz	r3, 8009ac0 <_fflush_r+0x10>
 8009aba:	2500      	movs	r5, #0
 8009abc:	4628      	mov	r0, r5
 8009abe:	bd38      	pop	{r3, r4, r5, pc}
 8009ac0:	b118      	cbz	r0, 8009aca <_fflush_r+0x1a>
 8009ac2:	6a03      	ldr	r3, [r0, #32]
 8009ac4:	b90b      	cbnz	r3, 8009aca <_fflush_r+0x1a>
 8009ac6:	f7fd f829 	bl	8006b1c <__sinit>
 8009aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d0f3      	beq.n	8009aba <_fflush_r+0xa>
 8009ad2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009ad4:	07d0      	lsls	r0, r2, #31
 8009ad6:	d404      	bmi.n	8009ae2 <_fflush_r+0x32>
 8009ad8:	0599      	lsls	r1, r3, #22
 8009ada:	d402      	bmi.n	8009ae2 <_fflush_r+0x32>
 8009adc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ade:	f7fd fa3a 	bl	8006f56 <__retarget_lock_acquire_recursive>
 8009ae2:	4628      	mov	r0, r5
 8009ae4:	4621      	mov	r1, r4
 8009ae6:	f7ff ff5f 	bl	80099a8 <__sflush_r>
 8009aea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009aec:	07da      	lsls	r2, r3, #31
 8009aee:	4605      	mov	r5, r0
 8009af0:	d4e4      	bmi.n	8009abc <_fflush_r+0xc>
 8009af2:	89a3      	ldrh	r3, [r4, #12]
 8009af4:	059b      	lsls	r3, r3, #22
 8009af6:	d4e1      	bmi.n	8009abc <_fflush_r+0xc>
 8009af8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009afa:	f7fd fa2d 	bl	8006f58 <__retarget_lock_release_recursive>
 8009afe:	e7dd      	b.n	8009abc <_fflush_r+0xc>

08009b00 <__swhatbuf_r>:
 8009b00:	b570      	push	{r4, r5, r6, lr}
 8009b02:	460c      	mov	r4, r1
 8009b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b08:	2900      	cmp	r1, #0
 8009b0a:	b096      	sub	sp, #88	@ 0x58
 8009b0c:	4615      	mov	r5, r2
 8009b0e:	461e      	mov	r6, r3
 8009b10:	da0d      	bge.n	8009b2e <__swhatbuf_r+0x2e>
 8009b12:	89a3      	ldrh	r3, [r4, #12]
 8009b14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b18:	f04f 0100 	mov.w	r1, #0
 8009b1c:	bf14      	ite	ne
 8009b1e:	2340      	movne	r3, #64	@ 0x40
 8009b20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b24:	2000      	movs	r0, #0
 8009b26:	6031      	str	r1, [r6, #0]
 8009b28:	602b      	str	r3, [r5, #0]
 8009b2a:	b016      	add	sp, #88	@ 0x58
 8009b2c:	bd70      	pop	{r4, r5, r6, pc}
 8009b2e:	466a      	mov	r2, sp
 8009b30:	f000 f874 	bl	8009c1c <_fstat_r>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	dbec      	blt.n	8009b12 <__swhatbuf_r+0x12>
 8009b38:	9901      	ldr	r1, [sp, #4]
 8009b3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009b42:	4259      	negs	r1, r3
 8009b44:	4159      	adcs	r1, r3
 8009b46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b4a:	e7eb      	b.n	8009b24 <__swhatbuf_r+0x24>

08009b4c <__smakebuf_r>:
 8009b4c:	898b      	ldrh	r3, [r1, #12]
 8009b4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b50:	079d      	lsls	r5, r3, #30
 8009b52:	4606      	mov	r6, r0
 8009b54:	460c      	mov	r4, r1
 8009b56:	d507      	bpl.n	8009b68 <__smakebuf_r+0x1c>
 8009b58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009b5c:	6023      	str	r3, [r4, #0]
 8009b5e:	6123      	str	r3, [r4, #16]
 8009b60:	2301      	movs	r3, #1
 8009b62:	6163      	str	r3, [r4, #20]
 8009b64:	b003      	add	sp, #12
 8009b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b68:	ab01      	add	r3, sp, #4
 8009b6a:	466a      	mov	r2, sp
 8009b6c:	f7ff ffc8 	bl	8009b00 <__swhatbuf_r>
 8009b70:	9f00      	ldr	r7, [sp, #0]
 8009b72:	4605      	mov	r5, r0
 8009b74:	4639      	mov	r1, r7
 8009b76:	4630      	mov	r0, r6
 8009b78:	f7fe f8c2 	bl	8007d00 <_malloc_r>
 8009b7c:	b948      	cbnz	r0, 8009b92 <__smakebuf_r+0x46>
 8009b7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b82:	059a      	lsls	r2, r3, #22
 8009b84:	d4ee      	bmi.n	8009b64 <__smakebuf_r+0x18>
 8009b86:	f023 0303 	bic.w	r3, r3, #3
 8009b8a:	f043 0302 	orr.w	r3, r3, #2
 8009b8e:	81a3      	strh	r3, [r4, #12]
 8009b90:	e7e2      	b.n	8009b58 <__smakebuf_r+0xc>
 8009b92:	89a3      	ldrh	r3, [r4, #12]
 8009b94:	6020      	str	r0, [r4, #0]
 8009b96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b9a:	81a3      	strh	r3, [r4, #12]
 8009b9c:	9b01      	ldr	r3, [sp, #4]
 8009b9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ba2:	b15b      	cbz	r3, 8009bbc <__smakebuf_r+0x70>
 8009ba4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ba8:	4630      	mov	r0, r6
 8009baa:	f000 f849 	bl	8009c40 <_isatty_r>
 8009bae:	b128      	cbz	r0, 8009bbc <__smakebuf_r+0x70>
 8009bb0:	89a3      	ldrh	r3, [r4, #12]
 8009bb2:	f023 0303 	bic.w	r3, r3, #3
 8009bb6:	f043 0301 	orr.w	r3, r3, #1
 8009bba:	81a3      	strh	r3, [r4, #12]
 8009bbc:	89a3      	ldrh	r3, [r4, #12]
 8009bbe:	431d      	orrs	r5, r3
 8009bc0:	81a5      	strh	r5, [r4, #12]
 8009bc2:	e7cf      	b.n	8009b64 <__smakebuf_r+0x18>

08009bc4 <memmove>:
 8009bc4:	4288      	cmp	r0, r1
 8009bc6:	b510      	push	{r4, lr}
 8009bc8:	eb01 0402 	add.w	r4, r1, r2
 8009bcc:	d902      	bls.n	8009bd4 <memmove+0x10>
 8009bce:	4284      	cmp	r4, r0
 8009bd0:	4623      	mov	r3, r4
 8009bd2:	d807      	bhi.n	8009be4 <memmove+0x20>
 8009bd4:	1e43      	subs	r3, r0, #1
 8009bd6:	42a1      	cmp	r1, r4
 8009bd8:	d008      	beq.n	8009bec <memmove+0x28>
 8009bda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009be2:	e7f8      	b.n	8009bd6 <memmove+0x12>
 8009be4:	4402      	add	r2, r0
 8009be6:	4601      	mov	r1, r0
 8009be8:	428a      	cmp	r2, r1
 8009bea:	d100      	bne.n	8009bee <memmove+0x2a>
 8009bec:	bd10      	pop	{r4, pc}
 8009bee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bf6:	e7f7      	b.n	8009be8 <memmove+0x24>

08009bf8 <strncmp>:
 8009bf8:	b510      	push	{r4, lr}
 8009bfa:	b16a      	cbz	r2, 8009c18 <strncmp+0x20>
 8009bfc:	3901      	subs	r1, #1
 8009bfe:	1884      	adds	r4, r0, r2
 8009c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c04:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d103      	bne.n	8009c14 <strncmp+0x1c>
 8009c0c:	42a0      	cmp	r0, r4
 8009c0e:	d001      	beq.n	8009c14 <strncmp+0x1c>
 8009c10:	2a00      	cmp	r2, #0
 8009c12:	d1f5      	bne.n	8009c00 <strncmp+0x8>
 8009c14:	1ad0      	subs	r0, r2, r3
 8009c16:	bd10      	pop	{r4, pc}
 8009c18:	4610      	mov	r0, r2
 8009c1a:	e7fc      	b.n	8009c16 <strncmp+0x1e>

08009c1c <_fstat_r>:
 8009c1c:	b538      	push	{r3, r4, r5, lr}
 8009c1e:	4d07      	ldr	r5, [pc, #28]	@ (8009c3c <_fstat_r+0x20>)
 8009c20:	2300      	movs	r3, #0
 8009c22:	4604      	mov	r4, r0
 8009c24:	4608      	mov	r0, r1
 8009c26:	4611      	mov	r1, r2
 8009c28:	602b      	str	r3, [r5, #0]
 8009c2a:	f7f8 f85e 	bl	8001cea <_fstat>
 8009c2e:	1c43      	adds	r3, r0, #1
 8009c30:	d102      	bne.n	8009c38 <_fstat_r+0x1c>
 8009c32:	682b      	ldr	r3, [r5, #0]
 8009c34:	b103      	cbz	r3, 8009c38 <_fstat_r+0x1c>
 8009c36:	6023      	str	r3, [r4, #0]
 8009c38:	bd38      	pop	{r3, r4, r5, pc}
 8009c3a:	bf00      	nop
 8009c3c:	200004d8 	.word	0x200004d8

08009c40 <_isatty_r>:
 8009c40:	b538      	push	{r3, r4, r5, lr}
 8009c42:	4d06      	ldr	r5, [pc, #24]	@ (8009c5c <_isatty_r+0x1c>)
 8009c44:	2300      	movs	r3, #0
 8009c46:	4604      	mov	r4, r0
 8009c48:	4608      	mov	r0, r1
 8009c4a:	602b      	str	r3, [r5, #0]
 8009c4c:	f7f8 f85d 	bl	8001d0a <_isatty>
 8009c50:	1c43      	adds	r3, r0, #1
 8009c52:	d102      	bne.n	8009c5a <_isatty_r+0x1a>
 8009c54:	682b      	ldr	r3, [r5, #0]
 8009c56:	b103      	cbz	r3, 8009c5a <_isatty_r+0x1a>
 8009c58:	6023      	str	r3, [r4, #0]
 8009c5a:	bd38      	pop	{r3, r4, r5, pc}
 8009c5c:	200004d8 	.word	0x200004d8

08009c60 <_sbrk_r>:
 8009c60:	b538      	push	{r3, r4, r5, lr}
 8009c62:	4d06      	ldr	r5, [pc, #24]	@ (8009c7c <_sbrk_r+0x1c>)
 8009c64:	2300      	movs	r3, #0
 8009c66:	4604      	mov	r4, r0
 8009c68:	4608      	mov	r0, r1
 8009c6a:	602b      	str	r3, [r5, #0]
 8009c6c:	f7f8 f866 	bl	8001d3c <_sbrk>
 8009c70:	1c43      	adds	r3, r0, #1
 8009c72:	d102      	bne.n	8009c7a <_sbrk_r+0x1a>
 8009c74:	682b      	ldr	r3, [r5, #0]
 8009c76:	b103      	cbz	r3, 8009c7a <_sbrk_r+0x1a>
 8009c78:	6023      	str	r3, [r4, #0]
 8009c7a:	bd38      	pop	{r3, r4, r5, pc}
 8009c7c:	200004d8 	.word	0x200004d8

08009c80 <memcpy>:
 8009c80:	440a      	add	r2, r1
 8009c82:	4291      	cmp	r1, r2
 8009c84:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c88:	d100      	bne.n	8009c8c <memcpy+0xc>
 8009c8a:	4770      	bx	lr
 8009c8c:	b510      	push	{r4, lr}
 8009c8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c96:	4291      	cmp	r1, r2
 8009c98:	d1f9      	bne.n	8009c8e <memcpy+0xe>
 8009c9a:	bd10      	pop	{r4, pc}
 8009c9c:	0000      	movs	r0, r0
	...

08009ca0 <nan>:
 8009ca0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009ca8 <nan+0x8>
 8009ca4:	4770      	bx	lr
 8009ca6:	bf00      	nop
 8009ca8:	00000000 	.word	0x00000000
 8009cac:	7ff80000 	.word	0x7ff80000

08009cb0 <__assert_func>:
 8009cb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009cb2:	4614      	mov	r4, r2
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	4b09      	ldr	r3, [pc, #36]	@ (8009cdc <__assert_func+0x2c>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4605      	mov	r5, r0
 8009cbc:	68d8      	ldr	r0, [r3, #12]
 8009cbe:	b14c      	cbz	r4, 8009cd4 <__assert_func+0x24>
 8009cc0:	4b07      	ldr	r3, [pc, #28]	@ (8009ce0 <__assert_func+0x30>)
 8009cc2:	9100      	str	r1, [sp, #0]
 8009cc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009cc8:	4906      	ldr	r1, [pc, #24]	@ (8009ce4 <__assert_func+0x34>)
 8009cca:	462b      	mov	r3, r5
 8009ccc:	f000 fba8 	bl	800a420 <fiprintf>
 8009cd0:	f000 fbb8 	bl	800a444 <abort>
 8009cd4:	4b04      	ldr	r3, [pc, #16]	@ (8009ce8 <__assert_func+0x38>)
 8009cd6:	461c      	mov	r4, r3
 8009cd8:	e7f3      	b.n	8009cc2 <__assert_func+0x12>
 8009cda:	bf00      	nop
 8009cdc:	20000020 	.word	0x20000020
 8009ce0:	0800a862 	.word	0x0800a862
 8009ce4:	0800a86f 	.word	0x0800a86f
 8009ce8:	0800a89d 	.word	0x0800a89d

08009cec <_calloc_r>:
 8009cec:	b570      	push	{r4, r5, r6, lr}
 8009cee:	fba1 5402 	umull	r5, r4, r1, r2
 8009cf2:	b934      	cbnz	r4, 8009d02 <_calloc_r+0x16>
 8009cf4:	4629      	mov	r1, r5
 8009cf6:	f7fe f803 	bl	8007d00 <_malloc_r>
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	b928      	cbnz	r0, 8009d0a <_calloc_r+0x1e>
 8009cfe:	4630      	mov	r0, r6
 8009d00:	bd70      	pop	{r4, r5, r6, pc}
 8009d02:	220c      	movs	r2, #12
 8009d04:	6002      	str	r2, [r0, #0]
 8009d06:	2600      	movs	r6, #0
 8009d08:	e7f9      	b.n	8009cfe <_calloc_r+0x12>
 8009d0a:	462a      	mov	r2, r5
 8009d0c:	4621      	mov	r1, r4
 8009d0e:	f7fd f8a5 	bl	8006e5c <memset>
 8009d12:	e7f4      	b.n	8009cfe <_calloc_r+0x12>

08009d14 <rshift>:
 8009d14:	6903      	ldr	r3, [r0, #16]
 8009d16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009d1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009d1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009d22:	f100 0414 	add.w	r4, r0, #20
 8009d26:	dd45      	ble.n	8009db4 <rshift+0xa0>
 8009d28:	f011 011f 	ands.w	r1, r1, #31
 8009d2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009d30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009d34:	d10c      	bne.n	8009d50 <rshift+0x3c>
 8009d36:	f100 0710 	add.w	r7, r0, #16
 8009d3a:	4629      	mov	r1, r5
 8009d3c:	42b1      	cmp	r1, r6
 8009d3e:	d334      	bcc.n	8009daa <rshift+0x96>
 8009d40:	1a9b      	subs	r3, r3, r2
 8009d42:	009b      	lsls	r3, r3, #2
 8009d44:	1eea      	subs	r2, r5, #3
 8009d46:	4296      	cmp	r6, r2
 8009d48:	bf38      	it	cc
 8009d4a:	2300      	movcc	r3, #0
 8009d4c:	4423      	add	r3, r4
 8009d4e:	e015      	b.n	8009d7c <rshift+0x68>
 8009d50:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009d54:	f1c1 0820 	rsb	r8, r1, #32
 8009d58:	40cf      	lsrs	r7, r1
 8009d5a:	f105 0e04 	add.w	lr, r5, #4
 8009d5e:	46a1      	mov	r9, r4
 8009d60:	4576      	cmp	r6, lr
 8009d62:	46f4      	mov	ip, lr
 8009d64:	d815      	bhi.n	8009d92 <rshift+0x7e>
 8009d66:	1a9a      	subs	r2, r3, r2
 8009d68:	0092      	lsls	r2, r2, #2
 8009d6a:	3a04      	subs	r2, #4
 8009d6c:	3501      	adds	r5, #1
 8009d6e:	42ae      	cmp	r6, r5
 8009d70:	bf38      	it	cc
 8009d72:	2200      	movcc	r2, #0
 8009d74:	18a3      	adds	r3, r4, r2
 8009d76:	50a7      	str	r7, [r4, r2]
 8009d78:	b107      	cbz	r7, 8009d7c <rshift+0x68>
 8009d7a:	3304      	adds	r3, #4
 8009d7c:	1b1a      	subs	r2, r3, r4
 8009d7e:	42a3      	cmp	r3, r4
 8009d80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009d84:	bf08      	it	eq
 8009d86:	2300      	moveq	r3, #0
 8009d88:	6102      	str	r2, [r0, #16]
 8009d8a:	bf08      	it	eq
 8009d8c:	6143      	streq	r3, [r0, #20]
 8009d8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d92:	f8dc c000 	ldr.w	ip, [ip]
 8009d96:	fa0c fc08 	lsl.w	ip, ip, r8
 8009d9a:	ea4c 0707 	orr.w	r7, ip, r7
 8009d9e:	f849 7b04 	str.w	r7, [r9], #4
 8009da2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009da6:	40cf      	lsrs	r7, r1
 8009da8:	e7da      	b.n	8009d60 <rshift+0x4c>
 8009daa:	f851 cb04 	ldr.w	ip, [r1], #4
 8009dae:	f847 cf04 	str.w	ip, [r7, #4]!
 8009db2:	e7c3      	b.n	8009d3c <rshift+0x28>
 8009db4:	4623      	mov	r3, r4
 8009db6:	e7e1      	b.n	8009d7c <rshift+0x68>

08009db8 <__hexdig_fun>:
 8009db8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009dbc:	2b09      	cmp	r3, #9
 8009dbe:	d802      	bhi.n	8009dc6 <__hexdig_fun+0xe>
 8009dc0:	3820      	subs	r0, #32
 8009dc2:	b2c0      	uxtb	r0, r0
 8009dc4:	4770      	bx	lr
 8009dc6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009dca:	2b05      	cmp	r3, #5
 8009dcc:	d801      	bhi.n	8009dd2 <__hexdig_fun+0x1a>
 8009dce:	3847      	subs	r0, #71	@ 0x47
 8009dd0:	e7f7      	b.n	8009dc2 <__hexdig_fun+0xa>
 8009dd2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009dd6:	2b05      	cmp	r3, #5
 8009dd8:	d801      	bhi.n	8009dde <__hexdig_fun+0x26>
 8009dda:	3827      	subs	r0, #39	@ 0x27
 8009ddc:	e7f1      	b.n	8009dc2 <__hexdig_fun+0xa>
 8009dde:	2000      	movs	r0, #0
 8009de0:	4770      	bx	lr
	...

08009de4 <__gethex>:
 8009de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de8:	b085      	sub	sp, #20
 8009dea:	468a      	mov	sl, r1
 8009dec:	9302      	str	r3, [sp, #8]
 8009dee:	680b      	ldr	r3, [r1, #0]
 8009df0:	9001      	str	r0, [sp, #4]
 8009df2:	4690      	mov	r8, r2
 8009df4:	1c9c      	adds	r4, r3, #2
 8009df6:	46a1      	mov	r9, r4
 8009df8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009dfc:	2830      	cmp	r0, #48	@ 0x30
 8009dfe:	d0fa      	beq.n	8009df6 <__gethex+0x12>
 8009e00:	eba9 0303 	sub.w	r3, r9, r3
 8009e04:	f1a3 0b02 	sub.w	fp, r3, #2
 8009e08:	f7ff ffd6 	bl	8009db8 <__hexdig_fun>
 8009e0c:	4605      	mov	r5, r0
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	d168      	bne.n	8009ee4 <__gethex+0x100>
 8009e12:	49a0      	ldr	r1, [pc, #640]	@ (800a094 <__gethex+0x2b0>)
 8009e14:	2201      	movs	r2, #1
 8009e16:	4648      	mov	r0, r9
 8009e18:	f7ff feee 	bl	8009bf8 <strncmp>
 8009e1c:	4607      	mov	r7, r0
 8009e1e:	2800      	cmp	r0, #0
 8009e20:	d167      	bne.n	8009ef2 <__gethex+0x10e>
 8009e22:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009e26:	4626      	mov	r6, r4
 8009e28:	f7ff ffc6 	bl	8009db8 <__hexdig_fun>
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	d062      	beq.n	8009ef6 <__gethex+0x112>
 8009e30:	4623      	mov	r3, r4
 8009e32:	7818      	ldrb	r0, [r3, #0]
 8009e34:	2830      	cmp	r0, #48	@ 0x30
 8009e36:	4699      	mov	r9, r3
 8009e38:	f103 0301 	add.w	r3, r3, #1
 8009e3c:	d0f9      	beq.n	8009e32 <__gethex+0x4e>
 8009e3e:	f7ff ffbb 	bl	8009db8 <__hexdig_fun>
 8009e42:	fab0 f580 	clz	r5, r0
 8009e46:	096d      	lsrs	r5, r5, #5
 8009e48:	f04f 0b01 	mov.w	fp, #1
 8009e4c:	464a      	mov	r2, r9
 8009e4e:	4616      	mov	r6, r2
 8009e50:	3201      	adds	r2, #1
 8009e52:	7830      	ldrb	r0, [r6, #0]
 8009e54:	f7ff ffb0 	bl	8009db8 <__hexdig_fun>
 8009e58:	2800      	cmp	r0, #0
 8009e5a:	d1f8      	bne.n	8009e4e <__gethex+0x6a>
 8009e5c:	498d      	ldr	r1, [pc, #564]	@ (800a094 <__gethex+0x2b0>)
 8009e5e:	2201      	movs	r2, #1
 8009e60:	4630      	mov	r0, r6
 8009e62:	f7ff fec9 	bl	8009bf8 <strncmp>
 8009e66:	2800      	cmp	r0, #0
 8009e68:	d13f      	bne.n	8009eea <__gethex+0x106>
 8009e6a:	b944      	cbnz	r4, 8009e7e <__gethex+0x9a>
 8009e6c:	1c74      	adds	r4, r6, #1
 8009e6e:	4622      	mov	r2, r4
 8009e70:	4616      	mov	r6, r2
 8009e72:	3201      	adds	r2, #1
 8009e74:	7830      	ldrb	r0, [r6, #0]
 8009e76:	f7ff ff9f 	bl	8009db8 <__hexdig_fun>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	d1f8      	bne.n	8009e70 <__gethex+0x8c>
 8009e7e:	1ba4      	subs	r4, r4, r6
 8009e80:	00a7      	lsls	r7, r4, #2
 8009e82:	7833      	ldrb	r3, [r6, #0]
 8009e84:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009e88:	2b50      	cmp	r3, #80	@ 0x50
 8009e8a:	d13e      	bne.n	8009f0a <__gethex+0x126>
 8009e8c:	7873      	ldrb	r3, [r6, #1]
 8009e8e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009e90:	d033      	beq.n	8009efa <__gethex+0x116>
 8009e92:	2b2d      	cmp	r3, #45	@ 0x2d
 8009e94:	d034      	beq.n	8009f00 <__gethex+0x11c>
 8009e96:	1c71      	adds	r1, r6, #1
 8009e98:	2400      	movs	r4, #0
 8009e9a:	7808      	ldrb	r0, [r1, #0]
 8009e9c:	f7ff ff8c 	bl	8009db8 <__hexdig_fun>
 8009ea0:	1e43      	subs	r3, r0, #1
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	2b18      	cmp	r3, #24
 8009ea6:	d830      	bhi.n	8009f0a <__gethex+0x126>
 8009ea8:	f1a0 0210 	sub.w	r2, r0, #16
 8009eac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009eb0:	f7ff ff82 	bl	8009db8 <__hexdig_fun>
 8009eb4:	f100 3cff 	add.w	ip, r0, #4294967295
 8009eb8:	fa5f fc8c 	uxtb.w	ip, ip
 8009ebc:	f1bc 0f18 	cmp.w	ip, #24
 8009ec0:	f04f 030a 	mov.w	r3, #10
 8009ec4:	d91e      	bls.n	8009f04 <__gethex+0x120>
 8009ec6:	b104      	cbz	r4, 8009eca <__gethex+0xe6>
 8009ec8:	4252      	negs	r2, r2
 8009eca:	4417      	add	r7, r2
 8009ecc:	f8ca 1000 	str.w	r1, [sl]
 8009ed0:	b1ed      	cbz	r5, 8009f0e <__gethex+0x12a>
 8009ed2:	f1bb 0f00 	cmp.w	fp, #0
 8009ed6:	bf0c      	ite	eq
 8009ed8:	2506      	moveq	r5, #6
 8009eda:	2500      	movne	r5, #0
 8009edc:	4628      	mov	r0, r5
 8009ede:	b005      	add	sp, #20
 8009ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ee4:	2500      	movs	r5, #0
 8009ee6:	462c      	mov	r4, r5
 8009ee8:	e7b0      	b.n	8009e4c <__gethex+0x68>
 8009eea:	2c00      	cmp	r4, #0
 8009eec:	d1c7      	bne.n	8009e7e <__gethex+0x9a>
 8009eee:	4627      	mov	r7, r4
 8009ef0:	e7c7      	b.n	8009e82 <__gethex+0x9e>
 8009ef2:	464e      	mov	r6, r9
 8009ef4:	462f      	mov	r7, r5
 8009ef6:	2501      	movs	r5, #1
 8009ef8:	e7c3      	b.n	8009e82 <__gethex+0x9e>
 8009efa:	2400      	movs	r4, #0
 8009efc:	1cb1      	adds	r1, r6, #2
 8009efe:	e7cc      	b.n	8009e9a <__gethex+0xb6>
 8009f00:	2401      	movs	r4, #1
 8009f02:	e7fb      	b.n	8009efc <__gethex+0x118>
 8009f04:	fb03 0002 	mla	r0, r3, r2, r0
 8009f08:	e7ce      	b.n	8009ea8 <__gethex+0xc4>
 8009f0a:	4631      	mov	r1, r6
 8009f0c:	e7de      	b.n	8009ecc <__gethex+0xe8>
 8009f0e:	eba6 0309 	sub.w	r3, r6, r9
 8009f12:	3b01      	subs	r3, #1
 8009f14:	4629      	mov	r1, r5
 8009f16:	2b07      	cmp	r3, #7
 8009f18:	dc0a      	bgt.n	8009f30 <__gethex+0x14c>
 8009f1a:	9801      	ldr	r0, [sp, #4]
 8009f1c:	f7fd ff7c 	bl	8007e18 <_Balloc>
 8009f20:	4604      	mov	r4, r0
 8009f22:	b940      	cbnz	r0, 8009f36 <__gethex+0x152>
 8009f24:	4b5c      	ldr	r3, [pc, #368]	@ (800a098 <__gethex+0x2b4>)
 8009f26:	4602      	mov	r2, r0
 8009f28:	21e4      	movs	r1, #228	@ 0xe4
 8009f2a:	485c      	ldr	r0, [pc, #368]	@ (800a09c <__gethex+0x2b8>)
 8009f2c:	f7ff fec0 	bl	8009cb0 <__assert_func>
 8009f30:	3101      	adds	r1, #1
 8009f32:	105b      	asrs	r3, r3, #1
 8009f34:	e7ef      	b.n	8009f16 <__gethex+0x132>
 8009f36:	f100 0a14 	add.w	sl, r0, #20
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	4655      	mov	r5, sl
 8009f3e:	469b      	mov	fp, r3
 8009f40:	45b1      	cmp	r9, r6
 8009f42:	d337      	bcc.n	8009fb4 <__gethex+0x1d0>
 8009f44:	f845 bb04 	str.w	fp, [r5], #4
 8009f48:	eba5 050a 	sub.w	r5, r5, sl
 8009f4c:	10ad      	asrs	r5, r5, #2
 8009f4e:	6125      	str	r5, [r4, #16]
 8009f50:	4658      	mov	r0, fp
 8009f52:	f7fe f853 	bl	8007ffc <__hi0bits>
 8009f56:	016d      	lsls	r5, r5, #5
 8009f58:	f8d8 6000 	ldr.w	r6, [r8]
 8009f5c:	1a2d      	subs	r5, r5, r0
 8009f5e:	42b5      	cmp	r5, r6
 8009f60:	dd54      	ble.n	800a00c <__gethex+0x228>
 8009f62:	1bad      	subs	r5, r5, r6
 8009f64:	4629      	mov	r1, r5
 8009f66:	4620      	mov	r0, r4
 8009f68:	f7fe fbdf 	bl	800872a <__any_on>
 8009f6c:	4681      	mov	r9, r0
 8009f6e:	b178      	cbz	r0, 8009f90 <__gethex+0x1ac>
 8009f70:	1e6b      	subs	r3, r5, #1
 8009f72:	1159      	asrs	r1, r3, #5
 8009f74:	f003 021f 	and.w	r2, r3, #31
 8009f78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009f7c:	f04f 0901 	mov.w	r9, #1
 8009f80:	fa09 f202 	lsl.w	r2, r9, r2
 8009f84:	420a      	tst	r2, r1
 8009f86:	d003      	beq.n	8009f90 <__gethex+0x1ac>
 8009f88:	454b      	cmp	r3, r9
 8009f8a:	dc36      	bgt.n	8009ffa <__gethex+0x216>
 8009f8c:	f04f 0902 	mov.w	r9, #2
 8009f90:	4629      	mov	r1, r5
 8009f92:	4620      	mov	r0, r4
 8009f94:	f7ff febe 	bl	8009d14 <rshift>
 8009f98:	442f      	add	r7, r5
 8009f9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f9e:	42bb      	cmp	r3, r7
 8009fa0:	da42      	bge.n	800a028 <__gethex+0x244>
 8009fa2:	9801      	ldr	r0, [sp, #4]
 8009fa4:	4621      	mov	r1, r4
 8009fa6:	f7fd ff77 	bl	8007e98 <_Bfree>
 8009faa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fac:	2300      	movs	r3, #0
 8009fae:	6013      	str	r3, [r2, #0]
 8009fb0:	25a3      	movs	r5, #163	@ 0xa3
 8009fb2:	e793      	b.n	8009edc <__gethex+0xf8>
 8009fb4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009fb8:	2a2e      	cmp	r2, #46	@ 0x2e
 8009fba:	d012      	beq.n	8009fe2 <__gethex+0x1fe>
 8009fbc:	2b20      	cmp	r3, #32
 8009fbe:	d104      	bne.n	8009fca <__gethex+0x1e6>
 8009fc0:	f845 bb04 	str.w	fp, [r5], #4
 8009fc4:	f04f 0b00 	mov.w	fp, #0
 8009fc8:	465b      	mov	r3, fp
 8009fca:	7830      	ldrb	r0, [r6, #0]
 8009fcc:	9303      	str	r3, [sp, #12]
 8009fce:	f7ff fef3 	bl	8009db8 <__hexdig_fun>
 8009fd2:	9b03      	ldr	r3, [sp, #12]
 8009fd4:	f000 000f 	and.w	r0, r0, #15
 8009fd8:	4098      	lsls	r0, r3
 8009fda:	ea4b 0b00 	orr.w	fp, fp, r0
 8009fde:	3304      	adds	r3, #4
 8009fe0:	e7ae      	b.n	8009f40 <__gethex+0x15c>
 8009fe2:	45b1      	cmp	r9, r6
 8009fe4:	d8ea      	bhi.n	8009fbc <__gethex+0x1d8>
 8009fe6:	492b      	ldr	r1, [pc, #172]	@ (800a094 <__gethex+0x2b0>)
 8009fe8:	9303      	str	r3, [sp, #12]
 8009fea:	2201      	movs	r2, #1
 8009fec:	4630      	mov	r0, r6
 8009fee:	f7ff fe03 	bl	8009bf8 <strncmp>
 8009ff2:	9b03      	ldr	r3, [sp, #12]
 8009ff4:	2800      	cmp	r0, #0
 8009ff6:	d1e1      	bne.n	8009fbc <__gethex+0x1d8>
 8009ff8:	e7a2      	b.n	8009f40 <__gethex+0x15c>
 8009ffa:	1ea9      	subs	r1, r5, #2
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	f7fe fb94 	bl	800872a <__any_on>
 800a002:	2800      	cmp	r0, #0
 800a004:	d0c2      	beq.n	8009f8c <__gethex+0x1a8>
 800a006:	f04f 0903 	mov.w	r9, #3
 800a00a:	e7c1      	b.n	8009f90 <__gethex+0x1ac>
 800a00c:	da09      	bge.n	800a022 <__gethex+0x23e>
 800a00e:	1b75      	subs	r5, r6, r5
 800a010:	4621      	mov	r1, r4
 800a012:	9801      	ldr	r0, [sp, #4]
 800a014:	462a      	mov	r2, r5
 800a016:	f7fe f94f 	bl	80082b8 <__lshift>
 800a01a:	1b7f      	subs	r7, r7, r5
 800a01c:	4604      	mov	r4, r0
 800a01e:	f100 0a14 	add.w	sl, r0, #20
 800a022:	f04f 0900 	mov.w	r9, #0
 800a026:	e7b8      	b.n	8009f9a <__gethex+0x1b6>
 800a028:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a02c:	42bd      	cmp	r5, r7
 800a02e:	dd6f      	ble.n	800a110 <__gethex+0x32c>
 800a030:	1bed      	subs	r5, r5, r7
 800a032:	42ae      	cmp	r6, r5
 800a034:	dc34      	bgt.n	800a0a0 <__gethex+0x2bc>
 800a036:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a03a:	2b02      	cmp	r3, #2
 800a03c:	d022      	beq.n	800a084 <__gethex+0x2a0>
 800a03e:	2b03      	cmp	r3, #3
 800a040:	d024      	beq.n	800a08c <__gethex+0x2a8>
 800a042:	2b01      	cmp	r3, #1
 800a044:	d115      	bne.n	800a072 <__gethex+0x28e>
 800a046:	42ae      	cmp	r6, r5
 800a048:	d113      	bne.n	800a072 <__gethex+0x28e>
 800a04a:	2e01      	cmp	r6, #1
 800a04c:	d10b      	bne.n	800a066 <__gethex+0x282>
 800a04e:	9a02      	ldr	r2, [sp, #8]
 800a050:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a054:	6013      	str	r3, [r2, #0]
 800a056:	2301      	movs	r3, #1
 800a058:	6123      	str	r3, [r4, #16]
 800a05a:	f8ca 3000 	str.w	r3, [sl]
 800a05e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a060:	2562      	movs	r5, #98	@ 0x62
 800a062:	601c      	str	r4, [r3, #0]
 800a064:	e73a      	b.n	8009edc <__gethex+0xf8>
 800a066:	1e71      	subs	r1, r6, #1
 800a068:	4620      	mov	r0, r4
 800a06a:	f7fe fb5e 	bl	800872a <__any_on>
 800a06e:	2800      	cmp	r0, #0
 800a070:	d1ed      	bne.n	800a04e <__gethex+0x26a>
 800a072:	9801      	ldr	r0, [sp, #4]
 800a074:	4621      	mov	r1, r4
 800a076:	f7fd ff0f 	bl	8007e98 <_Bfree>
 800a07a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a07c:	2300      	movs	r3, #0
 800a07e:	6013      	str	r3, [r2, #0]
 800a080:	2550      	movs	r5, #80	@ 0x50
 800a082:	e72b      	b.n	8009edc <__gethex+0xf8>
 800a084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a086:	2b00      	cmp	r3, #0
 800a088:	d1f3      	bne.n	800a072 <__gethex+0x28e>
 800a08a:	e7e0      	b.n	800a04e <__gethex+0x26a>
 800a08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d1dd      	bne.n	800a04e <__gethex+0x26a>
 800a092:	e7ee      	b.n	800a072 <__gethex+0x28e>
 800a094:	0800a847 	.word	0x0800a847
 800a098:	0800a7dd 	.word	0x0800a7dd
 800a09c:	0800a89e 	.word	0x0800a89e
 800a0a0:	1e6f      	subs	r7, r5, #1
 800a0a2:	f1b9 0f00 	cmp.w	r9, #0
 800a0a6:	d130      	bne.n	800a10a <__gethex+0x326>
 800a0a8:	b127      	cbz	r7, 800a0b4 <__gethex+0x2d0>
 800a0aa:	4639      	mov	r1, r7
 800a0ac:	4620      	mov	r0, r4
 800a0ae:	f7fe fb3c 	bl	800872a <__any_on>
 800a0b2:	4681      	mov	r9, r0
 800a0b4:	117a      	asrs	r2, r7, #5
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a0bc:	f007 071f 	and.w	r7, r7, #31
 800a0c0:	40bb      	lsls	r3, r7
 800a0c2:	4213      	tst	r3, r2
 800a0c4:	4629      	mov	r1, r5
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	bf18      	it	ne
 800a0ca:	f049 0902 	orrne.w	r9, r9, #2
 800a0ce:	f7ff fe21 	bl	8009d14 <rshift>
 800a0d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a0d6:	1b76      	subs	r6, r6, r5
 800a0d8:	2502      	movs	r5, #2
 800a0da:	f1b9 0f00 	cmp.w	r9, #0
 800a0de:	d047      	beq.n	800a170 <__gethex+0x38c>
 800a0e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a0e4:	2b02      	cmp	r3, #2
 800a0e6:	d015      	beq.n	800a114 <__gethex+0x330>
 800a0e8:	2b03      	cmp	r3, #3
 800a0ea:	d017      	beq.n	800a11c <__gethex+0x338>
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	d109      	bne.n	800a104 <__gethex+0x320>
 800a0f0:	f019 0f02 	tst.w	r9, #2
 800a0f4:	d006      	beq.n	800a104 <__gethex+0x320>
 800a0f6:	f8da 3000 	ldr.w	r3, [sl]
 800a0fa:	ea49 0903 	orr.w	r9, r9, r3
 800a0fe:	f019 0f01 	tst.w	r9, #1
 800a102:	d10e      	bne.n	800a122 <__gethex+0x33e>
 800a104:	f045 0510 	orr.w	r5, r5, #16
 800a108:	e032      	b.n	800a170 <__gethex+0x38c>
 800a10a:	f04f 0901 	mov.w	r9, #1
 800a10e:	e7d1      	b.n	800a0b4 <__gethex+0x2d0>
 800a110:	2501      	movs	r5, #1
 800a112:	e7e2      	b.n	800a0da <__gethex+0x2f6>
 800a114:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a116:	f1c3 0301 	rsb	r3, r3, #1
 800a11a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a11c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d0f0      	beq.n	800a104 <__gethex+0x320>
 800a122:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a126:	f104 0314 	add.w	r3, r4, #20
 800a12a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a12e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a132:	f04f 0c00 	mov.w	ip, #0
 800a136:	4618      	mov	r0, r3
 800a138:	f853 2b04 	ldr.w	r2, [r3], #4
 800a13c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a140:	d01b      	beq.n	800a17a <__gethex+0x396>
 800a142:	3201      	adds	r2, #1
 800a144:	6002      	str	r2, [r0, #0]
 800a146:	2d02      	cmp	r5, #2
 800a148:	f104 0314 	add.w	r3, r4, #20
 800a14c:	d13c      	bne.n	800a1c8 <__gethex+0x3e4>
 800a14e:	f8d8 2000 	ldr.w	r2, [r8]
 800a152:	3a01      	subs	r2, #1
 800a154:	42b2      	cmp	r2, r6
 800a156:	d109      	bne.n	800a16c <__gethex+0x388>
 800a158:	1171      	asrs	r1, r6, #5
 800a15a:	2201      	movs	r2, #1
 800a15c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a160:	f006 061f 	and.w	r6, r6, #31
 800a164:	fa02 f606 	lsl.w	r6, r2, r6
 800a168:	421e      	tst	r6, r3
 800a16a:	d13a      	bne.n	800a1e2 <__gethex+0x3fe>
 800a16c:	f045 0520 	orr.w	r5, r5, #32
 800a170:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a172:	601c      	str	r4, [r3, #0]
 800a174:	9b02      	ldr	r3, [sp, #8]
 800a176:	601f      	str	r7, [r3, #0]
 800a178:	e6b0      	b.n	8009edc <__gethex+0xf8>
 800a17a:	4299      	cmp	r1, r3
 800a17c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a180:	d8d9      	bhi.n	800a136 <__gethex+0x352>
 800a182:	68a3      	ldr	r3, [r4, #8]
 800a184:	459b      	cmp	fp, r3
 800a186:	db17      	blt.n	800a1b8 <__gethex+0x3d4>
 800a188:	6861      	ldr	r1, [r4, #4]
 800a18a:	9801      	ldr	r0, [sp, #4]
 800a18c:	3101      	adds	r1, #1
 800a18e:	f7fd fe43 	bl	8007e18 <_Balloc>
 800a192:	4681      	mov	r9, r0
 800a194:	b918      	cbnz	r0, 800a19e <__gethex+0x3ba>
 800a196:	4b1a      	ldr	r3, [pc, #104]	@ (800a200 <__gethex+0x41c>)
 800a198:	4602      	mov	r2, r0
 800a19a:	2184      	movs	r1, #132	@ 0x84
 800a19c:	e6c5      	b.n	8009f2a <__gethex+0x146>
 800a19e:	6922      	ldr	r2, [r4, #16]
 800a1a0:	3202      	adds	r2, #2
 800a1a2:	f104 010c 	add.w	r1, r4, #12
 800a1a6:	0092      	lsls	r2, r2, #2
 800a1a8:	300c      	adds	r0, #12
 800a1aa:	f7ff fd69 	bl	8009c80 <memcpy>
 800a1ae:	4621      	mov	r1, r4
 800a1b0:	9801      	ldr	r0, [sp, #4]
 800a1b2:	f7fd fe71 	bl	8007e98 <_Bfree>
 800a1b6:	464c      	mov	r4, r9
 800a1b8:	6923      	ldr	r3, [r4, #16]
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a1c0:	6122      	str	r2, [r4, #16]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	615a      	str	r2, [r3, #20]
 800a1c6:	e7be      	b.n	800a146 <__gethex+0x362>
 800a1c8:	6922      	ldr	r2, [r4, #16]
 800a1ca:	455a      	cmp	r2, fp
 800a1cc:	dd0b      	ble.n	800a1e6 <__gethex+0x402>
 800a1ce:	2101      	movs	r1, #1
 800a1d0:	4620      	mov	r0, r4
 800a1d2:	f7ff fd9f 	bl	8009d14 <rshift>
 800a1d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a1da:	3701      	adds	r7, #1
 800a1dc:	42bb      	cmp	r3, r7
 800a1de:	f6ff aee0 	blt.w	8009fa2 <__gethex+0x1be>
 800a1e2:	2501      	movs	r5, #1
 800a1e4:	e7c2      	b.n	800a16c <__gethex+0x388>
 800a1e6:	f016 061f 	ands.w	r6, r6, #31
 800a1ea:	d0fa      	beq.n	800a1e2 <__gethex+0x3fe>
 800a1ec:	4453      	add	r3, sl
 800a1ee:	f1c6 0620 	rsb	r6, r6, #32
 800a1f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a1f6:	f7fd ff01 	bl	8007ffc <__hi0bits>
 800a1fa:	42b0      	cmp	r0, r6
 800a1fc:	dbe7      	blt.n	800a1ce <__gethex+0x3ea>
 800a1fe:	e7f0      	b.n	800a1e2 <__gethex+0x3fe>
 800a200:	0800a7dd 	.word	0x0800a7dd

0800a204 <L_shift>:
 800a204:	f1c2 0208 	rsb	r2, r2, #8
 800a208:	0092      	lsls	r2, r2, #2
 800a20a:	b570      	push	{r4, r5, r6, lr}
 800a20c:	f1c2 0620 	rsb	r6, r2, #32
 800a210:	6843      	ldr	r3, [r0, #4]
 800a212:	6804      	ldr	r4, [r0, #0]
 800a214:	fa03 f506 	lsl.w	r5, r3, r6
 800a218:	432c      	orrs	r4, r5
 800a21a:	40d3      	lsrs	r3, r2
 800a21c:	6004      	str	r4, [r0, #0]
 800a21e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a222:	4288      	cmp	r0, r1
 800a224:	d3f4      	bcc.n	800a210 <L_shift+0xc>
 800a226:	bd70      	pop	{r4, r5, r6, pc}

0800a228 <__match>:
 800a228:	b530      	push	{r4, r5, lr}
 800a22a:	6803      	ldr	r3, [r0, #0]
 800a22c:	3301      	adds	r3, #1
 800a22e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a232:	b914      	cbnz	r4, 800a23a <__match+0x12>
 800a234:	6003      	str	r3, [r0, #0]
 800a236:	2001      	movs	r0, #1
 800a238:	bd30      	pop	{r4, r5, pc}
 800a23a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a23e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a242:	2d19      	cmp	r5, #25
 800a244:	bf98      	it	ls
 800a246:	3220      	addls	r2, #32
 800a248:	42a2      	cmp	r2, r4
 800a24a:	d0f0      	beq.n	800a22e <__match+0x6>
 800a24c:	2000      	movs	r0, #0
 800a24e:	e7f3      	b.n	800a238 <__match+0x10>

0800a250 <__hexnan>:
 800a250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a254:	680b      	ldr	r3, [r1, #0]
 800a256:	6801      	ldr	r1, [r0, #0]
 800a258:	115e      	asrs	r6, r3, #5
 800a25a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a25e:	f013 031f 	ands.w	r3, r3, #31
 800a262:	b087      	sub	sp, #28
 800a264:	bf18      	it	ne
 800a266:	3604      	addne	r6, #4
 800a268:	2500      	movs	r5, #0
 800a26a:	1f37      	subs	r7, r6, #4
 800a26c:	4682      	mov	sl, r0
 800a26e:	4690      	mov	r8, r2
 800a270:	9301      	str	r3, [sp, #4]
 800a272:	f846 5c04 	str.w	r5, [r6, #-4]
 800a276:	46b9      	mov	r9, r7
 800a278:	463c      	mov	r4, r7
 800a27a:	9502      	str	r5, [sp, #8]
 800a27c:	46ab      	mov	fp, r5
 800a27e:	784a      	ldrb	r2, [r1, #1]
 800a280:	1c4b      	adds	r3, r1, #1
 800a282:	9303      	str	r3, [sp, #12]
 800a284:	b342      	cbz	r2, 800a2d8 <__hexnan+0x88>
 800a286:	4610      	mov	r0, r2
 800a288:	9105      	str	r1, [sp, #20]
 800a28a:	9204      	str	r2, [sp, #16]
 800a28c:	f7ff fd94 	bl	8009db8 <__hexdig_fun>
 800a290:	2800      	cmp	r0, #0
 800a292:	d151      	bne.n	800a338 <__hexnan+0xe8>
 800a294:	9a04      	ldr	r2, [sp, #16]
 800a296:	9905      	ldr	r1, [sp, #20]
 800a298:	2a20      	cmp	r2, #32
 800a29a:	d818      	bhi.n	800a2ce <__hexnan+0x7e>
 800a29c:	9b02      	ldr	r3, [sp, #8]
 800a29e:	459b      	cmp	fp, r3
 800a2a0:	dd13      	ble.n	800a2ca <__hexnan+0x7a>
 800a2a2:	454c      	cmp	r4, r9
 800a2a4:	d206      	bcs.n	800a2b4 <__hexnan+0x64>
 800a2a6:	2d07      	cmp	r5, #7
 800a2a8:	dc04      	bgt.n	800a2b4 <__hexnan+0x64>
 800a2aa:	462a      	mov	r2, r5
 800a2ac:	4649      	mov	r1, r9
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	f7ff ffa8 	bl	800a204 <L_shift>
 800a2b4:	4544      	cmp	r4, r8
 800a2b6:	d952      	bls.n	800a35e <__hexnan+0x10e>
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	f1a4 0904 	sub.w	r9, r4, #4
 800a2be:	f844 3c04 	str.w	r3, [r4, #-4]
 800a2c2:	f8cd b008 	str.w	fp, [sp, #8]
 800a2c6:	464c      	mov	r4, r9
 800a2c8:	461d      	mov	r5, r3
 800a2ca:	9903      	ldr	r1, [sp, #12]
 800a2cc:	e7d7      	b.n	800a27e <__hexnan+0x2e>
 800a2ce:	2a29      	cmp	r2, #41	@ 0x29
 800a2d0:	d157      	bne.n	800a382 <__hexnan+0x132>
 800a2d2:	3102      	adds	r1, #2
 800a2d4:	f8ca 1000 	str.w	r1, [sl]
 800a2d8:	f1bb 0f00 	cmp.w	fp, #0
 800a2dc:	d051      	beq.n	800a382 <__hexnan+0x132>
 800a2de:	454c      	cmp	r4, r9
 800a2e0:	d206      	bcs.n	800a2f0 <__hexnan+0xa0>
 800a2e2:	2d07      	cmp	r5, #7
 800a2e4:	dc04      	bgt.n	800a2f0 <__hexnan+0xa0>
 800a2e6:	462a      	mov	r2, r5
 800a2e8:	4649      	mov	r1, r9
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	f7ff ff8a 	bl	800a204 <L_shift>
 800a2f0:	4544      	cmp	r4, r8
 800a2f2:	d936      	bls.n	800a362 <__hexnan+0x112>
 800a2f4:	f1a8 0204 	sub.w	r2, r8, #4
 800a2f8:	4623      	mov	r3, r4
 800a2fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800a2fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800a302:	429f      	cmp	r7, r3
 800a304:	d2f9      	bcs.n	800a2fa <__hexnan+0xaa>
 800a306:	1b3b      	subs	r3, r7, r4
 800a308:	f023 0303 	bic.w	r3, r3, #3
 800a30c:	3304      	adds	r3, #4
 800a30e:	3401      	adds	r4, #1
 800a310:	3e03      	subs	r6, #3
 800a312:	42b4      	cmp	r4, r6
 800a314:	bf88      	it	hi
 800a316:	2304      	movhi	r3, #4
 800a318:	4443      	add	r3, r8
 800a31a:	2200      	movs	r2, #0
 800a31c:	f843 2b04 	str.w	r2, [r3], #4
 800a320:	429f      	cmp	r7, r3
 800a322:	d2fb      	bcs.n	800a31c <__hexnan+0xcc>
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	b91b      	cbnz	r3, 800a330 <__hexnan+0xe0>
 800a328:	4547      	cmp	r7, r8
 800a32a:	d128      	bne.n	800a37e <__hexnan+0x12e>
 800a32c:	2301      	movs	r3, #1
 800a32e:	603b      	str	r3, [r7, #0]
 800a330:	2005      	movs	r0, #5
 800a332:	b007      	add	sp, #28
 800a334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a338:	3501      	adds	r5, #1
 800a33a:	2d08      	cmp	r5, #8
 800a33c:	f10b 0b01 	add.w	fp, fp, #1
 800a340:	dd06      	ble.n	800a350 <__hexnan+0x100>
 800a342:	4544      	cmp	r4, r8
 800a344:	d9c1      	bls.n	800a2ca <__hexnan+0x7a>
 800a346:	2300      	movs	r3, #0
 800a348:	f844 3c04 	str.w	r3, [r4, #-4]
 800a34c:	2501      	movs	r5, #1
 800a34e:	3c04      	subs	r4, #4
 800a350:	6822      	ldr	r2, [r4, #0]
 800a352:	f000 000f 	and.w	r0, r0, #15
 800a356:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a35a:	6020      	str	r0, [r4, #0]
 800a35c:	e7b5      	b.n	800a2ca <__hexnan+0x7a>
 800a35e:	2508      	movs	r5, #8
 800a360:	e7b3      	b.n	800a2ca <__hexnan+0x7a>
 800a362:	9b01      	ldr	r3, [sp, #4]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d0dd      	beq.n	800a324 <__hexnan+0xd4>
 800a368:	f1c3 0320 	rsb	r3, r3, #32
 800a36c:	f04f 32ff 	mov.w	r2, #4294967295
 800a370:	40da      	lsrs	r2, r3
 800a372:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a376:	4013      	ands	r3, r2
 800a378:	f846 3c04 	str.w	r3, [r6, #-4]
 800a37c:	e7d2      	b.n	800a324 <__hexnan+0xd4>
 800a37e:	3f04      	subs	r7, #4
 800a380:	e7d0      	b.n	800a324 <__hexnan+0xd4>
 800a382:	2004      	movs	r0, #4
 800a384:	e7d5      	b.n	800a332 <__hexnan+0xe2>

0800a386 <__ascii_mbtowc>:
 800a386:	b082      	sub	sp, #8
 800a388:	b901      	cbnz	r1, 800a38c <__ascii_mbtowc+0x6>
 800a38a:	a901      	add	r1, sp, #4
 800a38c:	b142      	cbz	r2, 800a3a0 <__ascii_mbtowc+0x1a>
 800a38e:	b14b      	cbz	r3, 800a3a4 <__ascii_mbtowc+0x1e>
 800a390:	7813      	ldrb	r3, [r2, #0]
 800a392:	600b      	str	r3, [r1, #0]
 800a394:	7812      	ldrb	r2, [r2, #0]
 800a396:	1e10      	subs	r0, r2, #0
 800a398:	bf18      	it	ne
 800a39a:	2001      	movne	r0, #1
 800a39c:	b002      	add	sp, #8
 800a39e:	4770      	bx	lr
 800a3a0:	4610      	mov	r0, r2
 800a3a2:	e7fb      	b.n	800a39c <__ascii_mbtowc+0x16>
 800a3a4:	f06f 0001 	mvn.w	r0, #1
 800a3a8:	e7f8      	b.n	800a39c <__ascii_mbtowc+0x16>

0800a3aa <_realloc_r>:
 800a3aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ae:	4607      	mov	r7, r0
 800a3b0:	4614      	mov	r4, r2
 800a3b2:	460d      	mov	r5, r1
 800a3b4:	b921      	cbnz	r1, 800a3c0 <_realloc_r+0x16>
 800a3b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ba:	4611      	mov	r1, r2
 800a3bc:	f7fd bca0 	b.w	8007d00 <_malloc_r>
 800a3c0:	b92a      	cbnz	r2, 800a3ce <_realloc_r+0x24>
 800a3c2:	f7fd fc29 	bl	8007c18 <_free_r>
 800a3c6:	4625      	mov	r5, r4
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3ce:	f000 f840 	bl	800a452 <_malloc_usable_size_r>
 800a3d2:	4284      	cmp	r4, r0
 800a3d4:	4606      	mov	r6, r0
 800a3d6:	d802      	bhi.n	800a3de <_realloc_r+0x34>
 800a3d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a3dc:	d8f4      	bhi.n	800a3c8 <_realloc_r+0x1e>
 800a3de:	4621      	mov	r1, r4
 800a3e0:	4638      	mov	r0, r7
 800a3e2:	f7fd fc8d 	bl	8007d00 <_malloc_r>
 800a3e6:	4680      	mov	r8, r0
 800a3e8:	b908      	cbnz	r0, 800a3ee <_realloc_r+0x44>
 800a3ea:	4645      	mov	r5, r8
 800a3ec:	e7ec      	b.n	800a3c8 <_realloc_r+0x1e>
 800a3ee:	42b4      	cmp	r4, r6
 800a3f0:	4622      	mov	r2, r4
 800a3f2:	4629      	mov	r1, r5
 800a3f4:	bf28      	it	cs
 800a3f6:	4632      	movcs	r2, r6
 800a3f8:	f7ff fc42 	bl	8009c80 <memcpy>
 800a3fc:	4629      	mov	r1, r5
 800a3fe:	4638      	mov	r0, r7
 800a400:	f7fd fc0a 	bl	8007c18 <_free_r>
 800a404:	e7f1      	b.n	800a3ea <_realloc_r+0x40>

0800a406 <__ascii_wctomb>:
 800a406:	4603      	mov	r3, r0
 800a408:	4608      	mov	r0, r1
 800a40a:	b141      	cbz	r1, 800a41e <__ascii_wctomb+0x18>
 800a40c:	2aff      	cmp	r2, #255	@ 0xff
 800a40e:	d904      	bls.n	800a41a <__ascii_wctomb+0x14>
 800a410:	228a      	movs	r2, #138	@ 0x8a
 800a412:	601a      	str	r2, [r3, #0]
 800a414:	f04f 30ff 	mov.w	r0, #4294967295
 800a418:	4770      	bx	lr
 800a41a:	700a      	strb	r2, [r1, #0]
 800a41c:	2001      	movs	r0, #1
 800a41e:	4770      	bx	lr

0800a420 <fiprintf>:
 800a420:	b40e      	push	{r1, r2, r3}
 800a422:	b503      	push	{r0, r1, lr}
 800a424:	4601      	mov	r1, r0
 800a426:	ab03      	add	r3, sp, #12
 800a428:	4805      	ldr	r0, [pc, #20]	@ (800a440 <fiprintf+0x20>)
 800a42a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a42e:	6800      	ldr	r0, [r0, #0]
 800a430:	9301      	str	r3, [sp, #4]
 800a432:	f7ff f9a1 	bl	8009778 <_vfiprintf_r>
 800a436:	b002      	add	sp, #8
 800a438:	f85d eb04 	ldr.w	lr, [sp], #4
 800a43c:	b003      	add	sp, #12
 800a43e:	4770      	bx	lr
 800a440:	20000020 	.word	0x20000020

0800a444 <abort>:
 800a444:	b508      	push	{r3, lr}
 800a446:	2006      	movs	r0, #6
 800a448:	f000 f834 	bl	800a4b4 <raise>
 800a44c:	2001      	movs	r0, #1
 800a44e:	f7f7 fc18 	bl	8001c82 <_exit>

0800a452 <_malloc_usable_size_r>:
 800a452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a456:	1f18      	subs	r0, r3, #4
 800a458:	2b00      	cmp	r3, #0
 800a45a:	bfbc      	itt	lt
 800a45c:	580b      	ldrlt	r3, [r1, r0]
 800a45e:	18c0      	addlt	r0, r0, r3
 800a460:	4770      	bx	lr

0800a462 <_raise_r>:
 800a462:	291f      	cmp	r1, #31
 800a464:	b538      	push	{r3, r4, r5, lr}
 800a466:	4605      	mov	r5, r0
 800a468:	460c      	mov	r4, r1
 800a46a:	d904      	bls.n	800a476 <_raise_r+0x14>
 800a46c:	2316      	movs	r3, #22
 800a46e:	6003      	str	r3, [r0, #0]
 800a470:	f04f 30ff 	mov.w	r0, #4294967295
 800a474:	bd38      	pop	{r3, r4, r5, pc}
 800a476:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a478:	b112      	cbz	r2, 800a480 <_raise_r+0x1e>
 800a47a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a47e:	b94b      	cbnz	r3, 800a494 <_raise_r+0x32>
 800a480:	4628      	mov	r0, r5
 800a482:	f000 f831 	bl	800a4e8 <_getpid_r>
 800a486:	4622      	mov	r2, r4
 800a488:	4601      	mov	r1, r0
 800a48a:	4628      	mov	r0, r5
 800a48c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a490:	f000 b818 	b.w	800a4c4 <_kill_r>
 800a494:	2b01      	cmp	r3, #1
 800a496:	d00a      	beq.n	800a4ae <_raise_r+0x4c>
 800a498:	1c59      	adds	r1, r3, #1
 800a49a:	d103      	bne.n	800a4a4 <_raise_r+0x42>
 800a49c:	2316      	movs	r3, #22
 800a49e:	6003      	str	r3, [r0, #0]
 800a4a0:	2001      	movs	r0, #1
 800a4a2:	e7e7      	b.n	800a474 <_raise_r+0x12>
 800a4a4:	2100      	movs	r1, #0
 800a4a6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a4aa:	4620      	mov	r0, r4
 800a4ac:	4798      	blx	r3
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	e7e0      	b.n	800a474 <_raise_r+0x12>
	...

0800a4b4 <raise>:
 800a4b4:	4b02      	ldr	r3, [pc, #8]	@ (800a4c0 <raise+0xc>)
 800a4b6:	4601      	mov	r1, r0
 800a4b8:	6818      	ldr	r0, [r3, #0]
 800a4ba:	f7ff bfd2 	b.w	800a462 <_raise_r>
 800a4be:	bf00      	nop
 800a4c0:	20000020 	.word	0x20000020

0800a4c4 <_kill_r>:
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	4d07      	ldr	r5, [pc, #28]	@ (800a4e4 <_kill_r+0x20>)
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	4608      	mov	r0, r1
 800a4ce:	4611      	mov	r1, r2
 800a4d0:	602b      	str	r3, [r5, #0]
 800a4d2:	f7f7 fbc6 	bl	8001c62 <_kill>
 800a4d6:	1c43      	adds	r3, r0, #1
 800a4d8:	d102      	bne.n	800a4e0 <_kill_r+0x1c>
 800a4da:	682b      	ldr	r3, [r5, #0]
 800a4dc:	b103      	cbz	r3, 800a4e0 <_kill_r+0x1c>
 800a4de:	6023      	str	r3, [r4, #0]
 800a4e0:	bd38      	pop	{r3, r4, r5, pc}
 800a4e2:	bf00      	nop
 800a4e4:	200004d8 	.word	0x200004d8

0800a4e8 <_getpid_r>:
 800a4e8:	f7f7 bbb3 	b.w	8001c52 <_getpid>

0800a4ec <_init>:
 800a4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ee:	bf00      	nop
 800a4f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4f2:	bc08      	pop	{r3}
 800a4f4:	469e      	mov	lr, r3
 800a4f6:	4770      	bx	lr

0800a4f8 <_fini>:
 800a4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fa:	bf00      	nop
 800a4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4fe:	bc08      	pop	{r3}
 800a500:	469e      	mov	lr, r3
 800a502:	4770      	bx	lr
