Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 14 17:40:20 2020
| Host         : J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.399     -640.849                    244                 1943        0.036        0.000                      0                 1943        4.500        0.000                       0                   888  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.399     -640.849                    244                 1943        0.036        0.000                      0                 1943        4.500        0.000                       0                   888  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          244  Failing Endpoints,  Worst Slack       -4.399ns,  Total Violation     -640.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.399ns  (required time - arrival time)
  Source:                 edge_detector_unit/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detector_unit/blue_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.352ns  (logic 9.002ns (62.723%)  route 5.350ns (37.277%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.660     5.181    edge_detector_unit/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  edge_detector_unit/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.994 r  edge_detector_unit/blue1/P[0]
                         net (fo=1, routed)           1.083    10.077    edge_detector_unit/blue1_n_105
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.201 r  edge_detector_unit/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.201    edge_detector_unit/blue[15]_i_32_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.745 r  edge_detector_unit/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.939    11.684    edge_detector_unit/blue_reg[15]_i_28_n_5
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.330    12.014 r  edge_detector_unit/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.688    edge_detector_unit/blue[11]_i_20__1_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I3_O)        0.331    13.019 r  edge_detector_unit/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    13.019    edge_detector_unit/blue[11]_i_23_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.395 r  edge_detector_unit/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.395    edge_detector_unit/blue_reg[11]_i_19_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.614 r  edge_detector_unit/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.571    14.185    edge_detector_unit/blue_reg[15]_i_19_n_7
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.321    14.506 r  edge_detector_unit/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    15.171    edge_detector_unit/blue[11]_i_13_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.326    15.497 r  edge_detector_unit/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.497    edge_detector_unit/blue[11]_i_17__1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.047 r  edge_detector_unit/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.047    edge_detector_unit/blue_reg[11]_i_10_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.286 r  edge_detector_unit/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.743    17.030    edge_detector_unit/p_1_in[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I1_O)        0.331    17.361 r  edge_detector_unit/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.035    edge_detector_unit/blue[11]_i_2_n_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.331    18.366 r  edge_detector_unit/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.366    edge_detector_unit/blue[11]_i_6__1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.742 r  edge_detector_unit/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.742    edge_detector_unit/blue_reg[11]_i_1__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  edge_detector_unit/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.859    edge_detector_unit/blue_reg[15]_i_1__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  edge_detector_unit/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.976    edge_detector_unit/blue_reg[19]_i_1__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  edge_detector_unit/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.093    edge_detector_unit/blue_reg[23]_i_1__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.210 r  edge_detector_unit/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.210    edge_detector_unit/blue_reg[27]_i_1__1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.533 r  edge_detector_unit/blue_reg[31]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    19.533    edge_detector_unit/blue0[29]
    SLICE_X54Y33         FDRE                                         r  edge_detector_unit/blue_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.445    14.786    edge_detector_unit/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  edge_detector_unit/blue_reg[29]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.109    15.134    edge_detector_unit/blue_reg[29]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -19.533    
  -------------------------------------------------------------------
                         slack                                 -4.399    

Slack (VIOLATED) :        -4.391ns  (required time - arrival time)
  Source:                 edge_detector_unit/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detector_unit/blue_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.344ns  (logic 8.994ns (62.703%)  route 5.350ns (37.297%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.660     5.181    edge_detector_unit/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  edge_detector_unit/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.994 r  edge_detector_unit/blue1/P[0]
                         net (fo=1, routed)           1.083    10.077    edge_detector_unit/blue1_n_105
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.201 r  edge_detector_unit/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.201    edge_detector_unit/blue[15]_i_32_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.745 r  edge_detector_unit/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.939    11.684    edge_detector_unit/blue_reg[15]_i_28_n_5
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.330    12.014 r  edge_detector_unit/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.688    edge_detector_unit/blue[11]_i_20__1_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I3_O)        0.331    13.019 r  edge_detector_unit/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    13.019    edge_detector_unit/blue[11]_i_23_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.395 r  edge_detector_unit/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.395    edge_detector_unit/blue_reg[11]_i_19_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.614 r  edge_detector_unit/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.571    14.185    edge_detector_unit/blue_reg[15]_i_19_n_7
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.321    14.506 r  edge_detector_unit/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    15.171    edge_detector_unit/blue[11]_i_13_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.326    15.497 r  edge_detector_unit/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.497    edge_detector_unit/blue[11]_i_17__1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.047 r  edge_detector_unit/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.047    edge_detector_unit/blue_reg[11]_i_10_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.286 r  edge_detector_unit/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.743    17.030    edge_detector_unit/p_1_in[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I1_O)        0.331    17.361 r  edge_detector_unit/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.035    edge_detector_unit/blue[11]_i_2_n_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.331    18.366 r  edge_detector_unit/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.366    edge_detector_unit/blue[11]_i_6__1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.742 r  edge_detector_unit/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.742    edge_detector_unit/blue_reg[11]_i_1__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  edge_detector_unit/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.859    edge_detector_unit/blue_reg[15]_i_1__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  edge_detector_unit/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.976    edge_detector_unit/blue_reg[19]_i_1__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  edge_detector_unit/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.093    edge_detector_unit/blue_reg[23]_i_1__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.210 r  edge_detector_unit/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.210    edge_detector_unit/blue_reg[27]_i_1__1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.525 r  edge_detector_unit/blue_reg[31]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    19.525    edge_detector_unit/blue0[31]
    SLICE_X54Y33         FDRE                                         r  edge_detector_unit/blue_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.445    14.786    edge_detector_unit/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  edge_detector_unit/blue_reg[31]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.109    15.134    edge_detector_unit/blue_reg[31]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -19.525    
  -------------------------------------------------------------------
                         slack                                 -4.391    

Slack (VIOLATED) :        -4.391ns  (required time - arrival time)
  Source:                 high_boost_9_unit/green8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            high_boost_9_unit/green_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.283ns  (logic 8.897ns (62.292%)  route 5.386ns (37.708%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.649     5.169    high_boost_9_unit/clk_IBUF_BUFG
    DSP48_X1Y38          DSP48E1                                      r  high_boost_9_unit/green8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.982 r  high_boost_9_unit/green8__1/P[0]
                         net (fo=2, routed)           1.363    10.345    high_boost_9_unit/green8__1_n_105
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.469 r  high_boost_9_unit/green[15]_i_32__0/O
                         net (fo=1, routed)           0.000    10.469    high_boost_9_unit/green[15]_i_32__0_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.016 r  high_boost_9_unit/green_reg[15]_i_28__0/O[2]
                         net (fo=2, routed)           0.662    11.678    high_boost_9_unit/green_reg[15]_i_28__0_n_5
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.331    12.009 r  high_boost_9_unit/green[11]_i_20__2/O
                         net (fo=2, routed)           0.708    12.717    high_boost_9_unit/green[11]_i_20__2_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.331    13.048 r  high_boost_9_unit/green[11]_i_23__0/O
                         net (fo=1, routed)           0.000    13.048    high_boost_9_unit/green[11]_i_23__0_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.424 r  high_boost_9_unit/green_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    high_boost_9_unit/green_reg[11]_i_19__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.739 r  high_boost_9_unit/green_reg[15]_i_19__0/O[3]
                         net (fo=2, routed)           0.723    14.462    high_boost_9_unit/green_reg[15]_i_19__0_n_4
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.332    14.794 r  high_boost_9_unit/green[15]_i_14__2/O
                         net (fo=2, routed)           0.594    15.388    high_boost_9_unit/green[15]_i_14__2_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I3_O)        0.332    15.720 r  high_boost_9_unit/green[15]_i_18__2/O
                         net (fo=1, routed)           0.000    15.720    high_boost_9_unit/green[15]_i_18__2_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.267 r  high_boost_9_unit/green_reg[15]_i_10__0/O[2]
                         net (fo=2, routed)           0.646    16.913    high_boost_9_unit/green_reg[15]_i_10__0_n_5
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.331    17.244 r  high_boost_9_unit/green[11]_i_2__0/O
                         net (fo=2, routed)           0.690    17.934    high_boost_9_unit/green[11]_i_2__0_n_0
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.327    18.261 r  high_boost_9_unit/green[11]_i_6__2/O
                         net (fo=1, routed)           0.000    18.261    high_boost_9_unit/green[11]_i_6__2_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.662 r  high_boost_9_unit/green_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.662    high_boost_9_unit/green_reg[11]_i_1__2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.776 r  high_boost_9_unit/green_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.776    high_boost_9_unit/green_reg[15]_i_1__2_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  high_boost_9_unit/green_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.890    high_boost_9_unit/green_reg[19]_i_1__2_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.004 r  high_boost_9_unit/green_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.004    high_boost_9_unit/green_reg[23]_i_1__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  high_boost_9_unit/green_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.118    high_boost_9_unit/green_reg[27]_i_1__2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.452 r  high_boost_9_unit/green_reg[31]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    19.452    high_boost_9_unit/green0[29]
    SLICE_X40Y92         FDRE                                         r  high_boost_9_unit/green_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.436    14.777    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  high_boost_9_unit/green_reg[29]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.062    15.062    high_boost_9_unit/green_reg[29]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -19.452    
  -------------------------------------------------------------------
                         slack                                 -4.391    

Slack (VIOLATED) :        -4.370ns  (required time - arrival time)
  Source:                 high_boost_9_unit/green8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            high_boost_9_unit/green_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.262ns  (logic 8.876ns (62.237%)  route 5.386ns (37.763%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.649     5.169    high_boost_9_unit/clk_IBUF_BUFG
    DSP48_X1Y38          DSP48E1                                      r  high_boost_9_unit/green8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.982 r  high_boost_9_unit/green8__1/P[0]
                         net (fo=2, routed)           1.363    10.345    high_boost_9_unit/green8__1_n_105
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.469 r  high_boost_9_unit/green[15]_i_32__0/O
                         net (fo=1, routed)           0.000    10.469    high_boost_9_unit/green[15]_i_32__0_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.016 r  high_boost_9_unit/green_reg[15]_i_28__0/O[2]
                         net (fo=2, routed)           0.662    11.678    high_boost_9_unit/green_reg[15]_i_28__0_n_5
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.331    12.009 r  high_boost_9_unit/green[11]_i_20__2/O
                         net (fo=2, routed)           0.708    12.717    high_boost_9_unit/green[11]_i_20__2_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.331    13.048 r  high_boost_9_unit/green[11]_i_23__0/O
                         net (fo=1, routed)           0.000    13.048    high_boost_9_unit/green[11]_i_23__0_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.424 r  high_boost_9_unit/green_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    high_boost_9_unit/green_reg[11]_i_19__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.739 r  high_boost_9_unit/green_reg[15]_i_19__0/O[3]
                         net (fo=2, routed)           0.723    14.462    high_boost_9_unit/green_reg[15]_i_19__0_n_4
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.332    14.794 r  high_boost_9_unit/green[15]_i_14__2/O
                         net (fo=2, routed)           0.594    15.388    high_boost_9_unit/green[15]_i_14__2_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I3_O)        0.332    15.720 r  high_boost_9_unit/green[15]_i_18__2/O
                         net (fo=1, routed)           0.000    15.720    high_boost_9_unit/green[15]_i_18__2_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.267 r  high_boost_9_unit/green_reg[15]_i_10__0/O[2]
                         net (fo=2, routed)           0.646    16.913    high_boost_9_unit/green_reg[15]_i_10__0_n_5
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.331    17.244 r  high_boost_9_unit/green[11]_i_2__0/O
                         net (fo=2, routed)           0.690    17.934    high_boost_9_unit/green[11]_i_2__0_n_0
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.327    18.261 r  high_boost_9_unit/green[11]_i_6__2/O
                         net (fo=1, routed)           0.000    18.261    high_boost_9_unit/green[11]_i_6__2_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.662 r  high_boost_9_unit/green_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.662    high_boost_9_unit/green_reg[11]_i_1__2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.776 r  high_boost_9_unit/green_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.776    high_boost_9_unit/green_reg[15]_i_1__2_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  high_boost_9_unit/green_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.890    high_boost_9_unit/green_reg[19]_i_1__2_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.004 r  high_boost_9_unit/green_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.004    high_boost_9_unit/green_reg[23]_i_1__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  high_boost_9_unit/green_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.118    high_boost_9_unit/green_reg[27]_i_1__2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.431 r  high_boost_9_unit/green_reg[31]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    19.431    high_boost_9_unit/green0[31]
    SLICE_X40Y92         FDRE                                         r  high_boost_9_unit/green_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.436    14.777    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  high_boost_9_unit/green_reg[31]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.062    15.062    high_boost_9_unit/green_reg[31]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -19.431    
  -------------------------------------------------------------------
                         slack                                 -4.370    

Slack (VIOLATED) :        -4.315ns  (required time - arrival time)
  Source:                 edge_detector_unit/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detector_unit/blue_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.268ns  (logic 8.918ns (62.504%)  route 5.350ns (37.496%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.660     5.181    edge_detector_unit/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  edge_detector_unit/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.994 r  edge_detector_unit/blue1/P[0]
                         net (fo=1, routed)           1.083    10.077    edge_detector_unit/blue1_n_105
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.201 r  edge_detector_unit/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.201    edge_detector_unit/blue[15]_i_32_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.745 r  edge_detector_unit/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.939    11.684    edge_detector_unit/blue_reg[15]_i_28_n_5
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.330    12.014 r  edge_detector_unit/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.688    edge_detector_unit/blue[11]_i_20__1_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I3_O)        0.331    13.019 r  edge_detector_unit/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    13.019    edge_detector_unit/blue[11]_i_23_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.395 r  edge_detector_unit/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.395    edge_detector_unit/blue_reg[11]_i_19_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.614 r  edge_detector_unit/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.571    14.185    edge_detector_unit/blue_reg[15]_i_19_n_7
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.321    14.506 r  edge_detector_unit/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    15.171    edge_detector_unit/blue[11]_i_13_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.326    15.497 r  edge_detector_unit/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.497    edge_detector_unit/blue[11]_i_17__1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.047 r  edge_detector_unit/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.047    edge_detector_unit/blue_reg[11]_i_10_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.286 r  edge_detector_unit/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.743    17.030    edge_detector_unit/p_1_in[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I1_O)        0.331    17.361 r  edge_detector_unit/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.035    edge_detector_unit/blue[11]_i_2_n_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.331    18.366 r  edge_detector_unit/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.366    edge_detector_unit/blue[11]_i_6__1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.742 r  edge_detector_unit/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.742    edge_detector_unit/blue_reg[11]_i_1__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  edge_detector_unit/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.859    edge_detector_unit/blue_reg[15]_i_1__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  edge_detector_unit/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.976    edge_detector_unit/blue_reg[19]_i_1__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  edge_detector_unit/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.093    edge_detector_unit/blue_reg[23]_i_1__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.210 r  edge_detector_unit/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.210    edge_detector_unit/blue_reg[27]_i_1__1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.449 r  edge_detector_unit/blue_reg[31]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    19.449    edge_detector_unit/blue0[30]
    SLICE_X54Y33         FDRE                                         r  edge_detector_unit/blue_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.445    14.786    edge_detector_unit/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  edge_detector_unit/blue_reg[30]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.109    15.134    edge_detector_unit/blue_reg[30]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -19.449    
  -------------------------------------------------------------------
                         slack                                 -4.315    

Slack (VIOLATED) :        -4.296ns  (required time - arrival time)
  Source:                 high_boost_9_unit/green8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            high_boost_9_unit/green_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.188ns  (logic 8.802ns (62.040%)  route 5.386ns (37.960%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.649     5.169    high_boost_9_unit/clk_IBUF_BUFG
    DSP48_X1Y38          DSP48E1                                      r  high_boost_9_unit/green8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.982 r  high_boost_9_unit/green8__1/P[0]
                         net (fo=2, routed)           1.363    10.345    high_boost_9_unit/green8__1_n_105
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.469 r  high_boost_9_unit/green[15]_i_32__0/O
                         net (fo=1, routed)           0.000    10.469    high_boost_9_unit/green[15]_i_32__0_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.016 r  high_boost_9_unit/green_reg[15]_i_28__0/O[2]
                         net (fo=2, routed)           0.662    11.678    high_boost_9_unit/green_reg[15]_i_28__0_n_5
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.331    12.009 r  high_boost_9_unit/green[11]_i_20__2/O
                         net (fo=2, routed)           0.708    12.717    high_boost_9_unit/green[11]_i_20__2_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.331    13.048 r  high_boost_9_unit/green[11]_i_23__0/O
                         net (fo=1, routed)           0.000    13.048    high_boost_9_unit/green[11]_i_23__0_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.424 r  high_boost_9_unit/green_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    high_boost_9_unit/green_reg[11]_i_19__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.739 r  high_boost_9_unit/green_reg[15]_i_19__0/O[3]
                         net (fo=2, routed)           0.723    14.462    high_boost_9_unit/green_reg[15]_i_19__0_n_4
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.332    14.794 r  high_boost_9_unit/green[15]_i_14__2/O
                         net (fo=2, routed)           0.594    15.388    high_boost_9_unit/green[15]_i_14__2_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I3_O)        0.332    15.720 r  high_boost_9_unit/green[15]_i_18__2/O
                         net (fo=1, routed)           0.000    15.720    high_boost_9_unit/green[15]_i_18__2_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.267 r  high_boost_9_unit/green_reg[15]_i_10__0/O[2]
                         net (fo=2, routed)           0.646    16.913    high_boost_9_unit/green_reg[15]_i_10__0_n_5
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.331    17.244 r  high_boost_9_unit/green[11]_i_2__0/O
                         net (fo=2, routed)           0.690    17.934    high_boost_9_unit/green[11]_i_2__0_n_0
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.327    18.261 r  high_boost_9_unit/green[11]_i_6__2/O
                         net (fo=1, routed)           0.000    18.261    high_boost_9_unit/green[11]_i_6__2_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.662 r  high_boost_9_unit/green_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.662    high_boost_9_unit/green_reg[11]_i_1__2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.776 r  high_boost_9_unit/green_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.776    high_boost_9_unit/green_reg[15]_i_1__2_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  high_boost_9_unit/green_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.890    high_boost_9_unit/green_reg[19]_i_1__2_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.004 r  high_boost_9_unit/green_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.004    high_boost_9_unit/green_reg[23]_i_1__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  high_boost_9_unit/green_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.118    high_boost_9_unit/green_reg[27]_i_1__2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.357 r  high_boost_9_unit/green_reg[31]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    19.357    high_boost_9_unit/green0[30]
    SLICE_X40Y92         FDRE                                         r  high_boost_9_unit/green_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.436    14.777    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  high_boost_9_unit/green_reg[30]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.062    15.062    high_boost_9_unit/green_reg[30]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -19.357    
  -------------------------------------------------------------------
                         slack                                 -4.296    

Slack (VIOLATED) :        -4.295ns  (required time - arrival time)
  Source:                 edge_detector_unit/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detector_unit/blue_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.248ns  (logic 8.898ns (62.451%)  route 5.350ns (37.549%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.660     5.181    edge_detector_unit/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  edge_detector_unit/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.994 r  edge_detector_unit/blue1/P[0]
                         net (fo=1, routed)           1.083    10.077    edge_detector_unit/blue1_n_105
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.201 r  edge_detector_unit/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.201    edge_detector_unit/blue[15]_i_32_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.745 r  edge_detector_unit/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.939    11.684    edge_detector_unit/blue_reg[15]_i_28_n_5
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.330    12.014 r  edge_detector_unit/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.688    edge_detector_unit/blue[11]_i_20__1_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I3_O)        0.331    13.019 r  edge_detector_unit/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    13.019    edge_detector_unit/blue[11]_i_23_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.395 r  edge_detector_unit/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.395    edge_detector_unit/blue_reg[11]_i_19_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.614 r  edge_detector_unit/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.571    14.185    edge_detector_unit/blue_reg[15]_i_19_n_7
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.321    14.506 r  edge_detector_unit/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    15.171    edge_detector_unit/blue[11]_i_13_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.326    15.497 r  edge_detector_unit/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.497    edge_detector_unit/blue[11]_i_17__1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.047 r  edge_detector_unit/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.047    edge_detector_unit/blue_reg[11]_i_10_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.286 r  edge_detector_unit/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.743    17.030    edge_detector_unit/p_1_in[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I1_O)        0.331    17.361 r  edge_detector_unit/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.035    edge_detector_unit/blue[11]_i_2_n_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.331    18.366 r  edge_detector_unit/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.366    edge_detector_unit/blue[11]_i_6__1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.742 r  edge_detector_unit/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.742    edge_detector_unit/blue_reg[11]_i_1__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  edge_detector_unit/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.859    edge_detector_unit/blue_reg[15]_i_1__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  edge_detector_unit/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.976    edge_detector_unit/blue_reg[19]_i_1__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  edge_detector_unit/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.093    edge_detector_unit/blue_reg[23]_i_1__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.210 r  edge_detector_unit/blue_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.210    edge_detector_unit/blue_reg[27]_i_1__1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.429 r  edge_detector_unit/blue_reg[31]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    19.429    edge_detector_unit/blue0[28]
    SLICE_X54Y33         FDRE                                         r  edge_detector_unit/blue_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.445    14.786    edge_detector_unit/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  edge_detector_unit/blue_reg[28]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.109    15.134    edge_detector_unit/blue_reg[28]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -19.429    
  -------------------------------------------------------------------
                         slack                                 -4.295    

Slack (VIOLATED) :        -4.283ns  (required time - arrival time)
  Source:                 edge_detector_unit/blue1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detector_unit/blue_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 8.885ns (62.417%)  route 5.350ns (37.583%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.660     5.181    edge_detector_unit/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  edge_detector_unit/blue1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.994 r  edge_detector_unit/blue1/P[0]
                         net (fo=1, routed)           1.083    10.077    edge_detector_unit/blue1_n_105
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.201 r  edge_detector_unit/blue[15]_i_32/O
                         net (fo=1, routed)           0.000    10.201    edge_detector_unit/blue[15]_i_32_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.745 r  edge_detector_unit/blue_reg[15]_i_28/O[2]
                         net (fo=2, routed)           0.939    11.684    edge_detector_unit/blue_reg[15]_i_28_n_5
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.330    12.014 r  edge_detector_unit/blue[11]_i_20__1/O
                         net (fo=2, routed)           0.674    12.688    edge_detector_unit/blue[11]_i_20__1_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I3_O)        0.331    13.019 r  edge_detector_unit/blue[11]_i_23/O
                         net (fo=1, routed)           0.000    13.019    edge_detector_unit/blue[11]_i_23_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.395 r  edge_detector_unit/blue_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.395    edge_detector_unit/blue_reg[11]_i_19_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.614 r  edge_detector_unit/blue_reg[15]_i_19/O[0]
                         net (fo=2, routed)           0.571    14.185    edge_detector_unit/blue_reg[15]_i_19_n_7
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.321    14.506 r  edge_detector_unit/blue[11]_i_13/O
                         net (fo=2, routed)           0.666    15.171    edge_detector_unit/blue[11]_i_13_n_0
    SLICE_X53Y27         LUT4 (Prop_lut4_I3_O)        0.326    15.497 r  edge_detector_unit/blue[11]_i_17__1/O
                         net (fo=1, routed)           0.000    15.497    edge_detector_unit/blue[11]_i_17__1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.047 r  edge_detector_unit/blue_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.047    edge_detector_unit/blue_reg[11]_i_10_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.286 r  edge_detector_unit/blue_reg[15]_i_10/O[2]
                         net (fo=2, routed)           0.743    17.030    edge_detector_unit/p_1_in[10]
    SLICE_X54Y28         LUT3 (Prop_lut3_I1_O)        0.331    17.361 r  edge_detector_unit/blue[11]_i_2/O
                         net (fo=2, routed)           0.674    18.035    edge_detector_unit/blue[11]_i_2_n_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.331    18.366 r  edge_detector_unit/blue[11]_i_6__1/O
                         net (fo=1, routed)           0.000    18.366    edge_detector_unit/blue[11]_i_6__1_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.742 r  edge_detector_unit/blue_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.742    edge_detector_unit/blue_reg[11]_i_1__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.859 r  edge_detector_unit/blue_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.859    edge_detector_unit/blue_reg[15]_i_1__1_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.976 r  edge_detector_unit/blue_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.976    edge_detector_unit/blue_reg[19]_i_1__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.093 r  edge_detector_unit/blue_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    19.093    edge_detector_unit/blue_reg[23]_i_1__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.416 r  edge_detector_unit/blue_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    19.416    edge_detector_unit/blue0[25]
    SLICE_X54Y32         FDRE                                         r  edge_detector_unit/blue_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.444    14.785    edge_detector_unit/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  edge_detector_unit/blue_reg[25]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.109    15.133    edge_detector_unit/blue_reg[25]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -19.416    
  -------------------------------------------------------------------
                         slack                                 -4.283    

Slack (VIOLATED) :        -4.280ns  (required time - arrival time)
  Source:                 high_boost_9_unit/green8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            high_boost_9_unit/green_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.172ns  (logic 8.786ns (61.997%)  route 5.386ns (38.003%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.649     5.169    high_boost_9_unit/clk_IBUF_BUFG
    DSP48_X1Y38          DSP48E1                                      r  high_boost_9_unit/green8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.982 r  high_boost_9_unit/green8__1/P[0]
                         net (fo=2, routed)           1.363    10.345    high_boost_9_unit/green8__1_n_105
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.469 r  high_boost_9_unit/green[15]_i_32__0/O
                         net (fo=1, routed)           0.000    10.469    high_boost_9_unit/green[15]_i_32__0_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.016 r  high_boost_9_unit/green_reg[15]_i_28__0/O[2]
                         net (fo=2, routed)           0.662    11.678    high_boost_9_unit/green_reg[15]_i_28__0_n_5
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.331    12.009 r  high_boost_9_unit/green[11]_i_20__2/O
                         net (fo=2, routed)           0.708    12.717    high_boost_9_unit/green[11]_i_20__2_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.331    13.048 r  high_boost_9_unit/green[11]_i_23__0/O
                         net (fo=1, routed)           0.000    13.048    high_boost_9_unit/green[11]_i_23__0_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.424 r  high_boost_9_unit/green_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    high_boost_9_unit/green_reg[11]_i_19__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.739 r  high_boost_9_unit/green_reg[15]_i_19__0/O[3]
                         net (fo=2, routed)           0.723    14.462    high_boost_9_unit/green_reg[15]_i_19__0_n_4
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.332    14.794 r  high_boost_9_unit/green[15]_i_14__2/O
                         net (fo=2, routed)           0.594    15.388    high_boost_9_unit/green[15]_i_14__2_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I3_O)        0.332    15.720 r  high_boost_9_unit/green[15]_i_18__2/O
                         net (fo=1, routed)           0.000    15.720    high_boost_9_unit/green[15]_i_18__2_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.267 r  high_boost_9_unit/green_reg[15]_i_10__0/O[2]
                         net (fo=2, routed)           0.646    16.913    high_boost_9_unit/green_reg[15]_i_10__0_n_5
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.331    17.244 r  high_boost_9_unit/green[11]_i_2__0/O
                         net (fo=2, routed)           0.690    17.934    high_boost_9_unit/green[11]_i_2__0_n_0
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.327    18.261 r  high_boost_9_unit/green[11]_i_6__2/O
                         net (fo=1, routed)           0.000    18.261    high_boost_9_unit/green[11]_i_6__2_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.662 r  high_boost_9_unit/green_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.662    high_boost_9_unit/green_reg[11]_i_1__2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.776 r  high_boost_9_unit/green_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.776    high_boost_9_unit/green_reg[15]_i_1__2_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  high_boost_9_unit/green_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.890    high_boost_9_unit/green_reg[19]_i_1__2_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.004 r  high_boost_9_unit/green_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.004    high_boost_9_unit/green_reg[23]_i_1__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  high_boost_9_unit/green_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.118    high_boost_9_unit/green_reg[27]_i_1__2_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.341 r  high_boost_9_unit/green_reg[31]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    19.341    high_boost_9_unit/green0[28]
    SLICE_X40Y92         FDRE                                         r  high_boost_9_unit/green_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.436    14.777    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  high_boost_9_unit/green_reg[28]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.062    15.062    high_boost_9_unit/green_reg[28]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -19.341    
  -------------------------------------------------------------------
                         slack                                 -4.280    

Slack (VIOLATED) :        -4.277ns  (required time - arrival time)
  Source:                 high_boost_9_unit/green8__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            high_boost_9_unit/green_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.169ns  (logic 8.783ns (61.989%)  route 5.386ns (38.011%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.649     5.169    high_boost_9_unit/clk_IBUF_BUFG
    DSP48_X1Y38          DSP48E1                                      r  high_boost_9_unit/green8__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.813     8.982 r  high_boost_9_unit/green8__1/P[0]
                         net (fo=2, routed)           1.363    10.345    high_boost_9_unit/green8__1_n_105
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.124    10.469 r  high_boost_9_unit/green[15]_i_32__0/O
                         net (fo=1, routed)           0.000    10.469    high_boost_9_unit/green[15]_i_32__0_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.016 r  high_boost_9_unit/green_reg[15]_i_28__0/O[2]
                         net (fo=2, routed)           0.662    11.678    high_boost_9_unit/green_reg[15]_i_28__0_n_5
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.331    12.009 r  high_boost_9_unit/green[11]_i_20__2/O
                         net (fo=2, routed)           0.708    12.717    high_boost_9_unit/green[11]_i_20__2_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.331    13.048 r  high_boost_9_unit/green[11]_i_23__0/O
                         net (fo=1, routed)           0.000    13.048    high_boost_9_unit/green[11]_i_23__0_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.424 r  high_boost_9_unit/green_reg[11]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    high_boost_9_unit/green_reg[11]_i_19__0_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.739 r  high_boost_9_unit/green_reg[15]_i_19__0/O[3]
                         net (fo=2, routed)           0.723    14.462    high_boost_9_unit/green_reg[15]_i_19__0_n_4
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.332    14.794 r  high_boost_9_unit/green[15]_i_14__2/O
                         net (fo=2, routed)           0.594    15.388    high_boost_9_unit/green[15]_i_14__2_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I3_O)        0.332    15.720 r  high_boost_9_unit/green[15]_i_18__2/O
                         net (fo=1, routed)           0.000    15.720    high_boost_9_unit/green[15]_i_18__2_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.267 r  high_boost_9_unit/green_reg[15]_i_10__0/O[2]
                         net (fo=2, routed)           0.646    16.913    high_boost_9_unit/green_reg[15]_i_10__0_n_5
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.331    17.244 r  high_boost_9_unit/green[11]_i_2__0/O
                         net (fo=2, routed)           0.690    17.934    high_boost_9_unit/green[11]_i_2__0_n_0
    SLICE_X40Y87         LUT4 (Prop_lut4_I3_O)        0.327    18.261 r  high_boost_9_unit/green[11]_i_6__2/O
                         net (fo=1, routed)           0.000    18.261    high_boost_9_unit/green[11]_i_6__2_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.662 r  high_boost_9_unit/green_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.662    high_boost_9_unit/green_reg[11]_i_1__2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.776 r  high_boost_9_unit/green_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.776    high_boost_9_unit/green_reg[15]_i_1__2_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.890 r  high_boost_9_unit/green_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    18.890    high_boost_9_unit/green_reg[19]_i_1__2_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.004 r  high_boost_9_unit/green_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.004    high_boost_9_unit/green_reg[23]_i_1__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.338 r  high_boost_9_unit/green_reg[27]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    19.338    high_boost_9_unit/green0[25]
    SLICE_X40Y91         FDRE                                         r  high_boost_9_unit/green_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.436    14.777    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X40Y91         FDRE                                         r  high_boost_9_unit/green_reg[25]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.062    15.062    high_boost_9_unit/green_reg[25]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -19.338    
  -------------------------------------------------------------------
                         slack                                 -4.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 green_filter_unit/red_filtered_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_filter_unit/filter_rgb_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.168%)  route 0.228ns (61.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.565     1.448    green_filter_unit/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  green_filter_unit/red_filtered_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  green_filter_unit/red_filtered_reg[4]/Q
                         net (fo=1, routed)           0.228     1.818    green_filter_unit/red_filtered[4]
    SLICE_X45Y50         FDCE                                         r  green_filter_unit/filter_rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.833     1.960    green_filter_unit/clk_IBUF_BUFG
    SLICE_X45Y50         FDCE                                         r  green_filter_unit/filter_rgb_out_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.066     1.782    green_filter_unit/filter_rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sobel_y_unit/blue_filtered_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_y_unit/filter_rgb_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.401%)  route 0.181ns (58.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.553     1.436    sobel_y_unit/clk_IBUF_BUFG
    SLICE_X35Y29         FDSE                                         r  sobel_y_unit/blue_filtered_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDSE (Prop_fdse_C_Q)         0.128     1.564 r  sobel_y_unit/blue_filtered_reg[5]/Q
                         net (fo=1, routed)           0.181     1.745    sobel_y_unit/blue_filtered[5]
    SLICE_X42Y29         FDCE                                         r  sobel_y_unit/filter_rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.822     1.949    sobel_y_unit/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  sobel_y_unit/filter_rgb_out_reg[1]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.009     1.709    sobel_y_unit/filter_rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sobel_y_unit/blue_filtered_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_y_unit/filter_rgb_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.553     1.436    sobel_y_unit/clk_IBUF_BUFG
    SLICE_X35Y29         FDSE                                         r  sobel_y_unit/blue_filtered_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  sobel_y_unit/blue_filtered_reg[4]/Q
                         net (fo=1, routed)           0.230     1.807    sobel_y_unit/blue_filtered[4]
    SLICE_X42Y29         FDCE                                         r  sobel_y_unit/filter_rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.822     1.949    sobel_y_unit/clk_IBUF_BUFG
    SLICE_X42Y29         FDCE                                         r  sobel_y_unit/filter_rgb_out_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.063     1.763    sobel_y_unit/filter_rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 high_boost_9_unit/red_filtered_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            high_boost_9_unit/filter_rgb_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.403%)  route 0.308ns (68.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.565     1.448    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X49Y50         FDSE                                         r  high_boost_9_unit/red_filtered_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  high_boost_9_unit/red_filtered_reg[6]/Q
                         net (fo=1, routed)           0.308     1.897    high_boost_9_unit/red_filtered[6]
    SLICE_X44Y48         FDCE                                         r  high_boost_9_unit/filter_rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.835     1.962    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X44Y48         FDCE                                         r  high_boost_9_unit/filter_rgb_out_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.072     1.790    high_boost_9_unit/filter_rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sobel_x_unit/red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_x_unit/red_filtered_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.183ns (37.877%)  route 0.300ns (62.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.561     1.444    sobel_x_unit/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  sobel_x_unit/red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sobel_x_unit/red_reg[5]/Q
                         net (fo=3, routed)           0.300     1.885    sobel_x_unit/red[5]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.042     1.927 r  sobel_x_unit/red_filtered[5]_i_1/O
                         net (fo=1, routed)           0.000     1.927    sobel_x_unit/red_filtered[5]_i_1_n_0
    SLICE_X41Y55         FDSE                                         r  sobel_x_unit/red_filtered_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.831     1.958    sobel_x_unit/clk_IBUF_BUFG
    SLICE_X41Y55         FDSE                                         r  sobel_x_unit/red_filtered_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X41Y55         FDSE (Hold_fdse_C_D)         0.107     1.816    sobel_x_unit/red_filtered_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sobel_y_unit/blue_filtered_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_y_unit/filter_rgb_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.608%)  route 0.305ns (68.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.554     1.437    sobel_y_unit/clk_IBUF_BUFG
    SLICE_X35Y30         FDSE                                         r  sobel_y_unit/blue_filtered_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  sobel_y_unit/blue_filtered_reg[6]/Q
                         net (fo=1, routed)           0.305     1.883    sobel_y_unit/blue_filtered[6]
    SLICE_X41Y30         FDCE                                         r  sobel_y_unit/filter_rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.823     1.950    sobel_y_unit/clk_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  sobel_y_unit/filter_rgb_out_reg[2]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X41Y30         FDCE (Hold_fdce_C_D)         0.059     1.760    sobel_y_unit/filter_rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 green_filter_unit/original_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_filter_unit/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.948%)  route 0.334ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.563     1.446    green_filter_unit/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  green_filter_unit/original_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  green_filter_unit/original_reg[10]/Q
                         net (fo=27, routed)          0.334     1.944    green_filter_unit/original[2]
    SLICE_X46Y49         FDRE                                         r  green_filter_unit/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.835     1.962    green_filter_unit/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  green_filter_unit/red_reg[6]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.088     1.806    green_filter_unit/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 high_boost_9_unit/green_filtered_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            high_boost_9_unit/filter_rgb_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.237%)  route 0.325ns (69.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.557     1.440    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X37Y86         FDSE                                         r  high_boost_9_unit/green_filtered_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  high_boost_9_unit/green_filtered_reg[4]/Q
                         net (fo=1, routed)           0.325     1.907    high_boost_9_unit/green_filtered[4]
    SLICE_X31Y78         FDCE                                         r  high_boost_9_unit/filter_rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.817     1.945    high_boost_9_unit/clk_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  high_boost_9_unit/filter_rgb_out_reg[4]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.070     1.766    high_boost_9_unit/filter_rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 red_filter_unit/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_filter_unit/blue_filtered_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.556     1.439    red_filter_unit/clk_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  red_filter_unit/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  red_filter_unit/blue_reg[4]/Q
                         net (fo=6, routed)           0.099     1.679    red_filter_unit/blue[0]
    SLICE_X42Y31         FDRE                                         r  red_filter_unit/blue_filtered_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.824     1.951    red_filter_unit/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  red_filter_unit/blue_filtered_reg[4]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.085     1.537    red_filter_unit/blue_filtered_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sobel_y_unit/green_filtered_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel_y_unit/filter_rgb_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.540%)  route 0.336ns (70.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.549     1.432    sobel_y_unit/clk_IBUF_BUFG
    SLICE_X43Y76         FDSE                                         r  sobel_y_unit/green_filtered_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDSE (Prop_fdse_C_Q)         0.141     1.573 r  sobel_y_unit/green_filtered_reg[6]/Q
                         net (fo=1, routed)           0.336     1.910    sobel_y_unit/green_filtered[6]
    SLICE_X31Y72         FDCE                                         r  sobel_y_unit/filter_rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.816     1.944    sobel_y_unit/clk_IBUF_BUFG
    SLICE_X31Y72         FDCE                                         r  sobel_y_unit/filter_rgb_out_reg[6]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X31Y72         FDCE (Hold_fdce_C_D)         0.070     1.765    sobel_y_unit/filter_rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  rom_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y68  nolabel_line64/down_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y69  nolabel_line64/down_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y69  nolabel_line64/down_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  nolabel_line64/downleft_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  nolabel_line64/downleft_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  nolabel_line64/downleft_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y81  nolabel_line64/downleft_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y68  nolabel_line64/downright_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y68  nolabel_line64/downright_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y68  nolabel_line64/downright_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y48  blue_filter_unit/filter_rgb_out_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y47  blue_filter_unit/filter_rgb_out_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50  blue_filter_unit/filter_rgb_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y63  blue_filter_unit/green_filtered_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y63  blue_filter_unit/green_filtered_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y63  blue_filter_unit/green_filtered_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y48  blue_filter_unit/red_filtered_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y47  blue_filter_unit/red_filtered_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y53  colorinv_unit/filter_rgb_out_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y53  colorinv_unit/filter_rgb_out_reg[11]/C



