;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; adc
adc_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000040
adc_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
adc_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
adc_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
adc_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
adc_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
adc_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
adc_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
adc_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
adc_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
adc_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
adc_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
adc_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
adc_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
adc_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
adc_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
adc_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
adc_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
adc_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
adc_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
adc_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
adc_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
adc_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
adc_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
adc_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
adc_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
adc_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
adc_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
adc_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
adc_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
adc_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
adc_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
adc_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
adc_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
adc_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
adc_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
adc_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
adc_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
adc_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
adc_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
adc_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
adc_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
adc_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
adc_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
adc_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
adc_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
adc_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
adc_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
adc_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
adc_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
adc_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
adc_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
adc_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
adc_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
adc_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
adc_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
adc_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
adc_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
adc_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
adc_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
adc_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
adc_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
adc_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
adc_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
adc_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
adc_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
adc_cy_psoc4_sar__SAR_NUMBER EQU 0
adc_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
adc_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
adc_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
adc_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
adc_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
adc_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
adc_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
adc_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
adc_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
adc_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
adc_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
adc_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
adc_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
adc_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
adc_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
adc_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
adc_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
adc_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
adc_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
adc_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
adc_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_4_PIN EQU 4
adc_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
adc_cy_psoc4_sarmux_8__CH_5_PIN EQU 6
adc_cy_psoc4_sarmux_8__CH_5_PORT EQU 0
adc_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
adc_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
adc_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
adc_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
adc_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
adc_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
adc_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
adc_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
adc_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
adc_cy_psoc4_sarmux_8__VNEG0 EQU 0
adc_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
adc_intClock__DIV_ID EQU 0x00000040
adc_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
adc_intClock__PA_DIV_ID EQU 0x000000FF
adc_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
adc_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
adc_IRQ__INTC_MASK EQU 0x10000
adc_IRQ__INTC_NUMBER EQU 16
adc_IRQ__INTC_PRIOR_MASK EQU 0xC0
adc_IRQ__INTC_PRIOR_NUM EQU 3
adc_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
adc_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
adc_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; uart
uart_rx__0__DR EQU CYREG_GPIO_PRT6_DR
uart_rx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
uart_rx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
uart_rx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
uart_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
uart_rx__0__HSIOM_GPIO EQU 0
uart_rx__0__HSIOM_I2C EQU 14
uart_rx__0__HSIOM_I2C_SCL EQU 14
uart_rx__0__HSIOM_MASK EQU 0x0000000F
uart_rx__0__HSIOM_SHIFT EQU 0
uart_rx__0__HSIOM_SPI EQU 15
uart_rx__0__HSIOM_SPI_MOSI EQU 15
uart_rx__0__HSIOM_UART EQU 9
uart_rx__0__HSIOM_UART_RX EQU 9
uart_rx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
uart_rx__0__INTR EQU CYREG_GPIO_PRT6_INTR
uart_rx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
uart_rx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
uart_rx__0__MASK EQU 0x01
uart_rx__0__PC EQU CYREG_GPIO_PRT6_PC
uart_rx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
uart_rx__0__PORT EQU 6
uart_rx__0__PS EQU CYREG_GPIO_PRT6_PS
uart_rx__0__SHIFT EQU 0
uart_rx__DR EQU CYREG_GPIO_PRT6_DR
uart_rx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
uart_rx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
uart_rx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
uart_rx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
uart_rx__INTR EQU CYREG_GPIO_PRT6_INTR
uart_rx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
uart_rx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
uart_rx__MASK EQU 0x01
uart_rx__PC EQU CYREG_GPIO_PRT6_PC
uart_rx__PC2 EQU CYREG_GPIO_PRT6_PC2
uart_rx__PORT EQU 6
uart_rx__PS EQU CYREG_GPIO_PRT6_PS
uart_rx__SHIFT EQU 0
uart_SCB__CTRL EQU CYREG_SCB3_CTRL
uart_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
uart_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
uart_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
uart_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
uart_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
uart_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
uart_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
uart_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
uart_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
uart_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
uart_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
uart_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
uart_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
uart_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
uart_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
uart_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
uart_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
uart_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
uart_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
uart_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
uart_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
uart_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
uart_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
uart_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
uart_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
uart_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
uart_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
uart_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
uart_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
uart_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
uart_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
uart_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
uart_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
uart_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
uart_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
uart_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
uart_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
uart_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
uart_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
uart_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
uart_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
uart_SCB__INTR_M EQU CYREG_SCB3_INTR_M
uart_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
uart_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
uart_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
uart_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
uart_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
uart_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
uart_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
uart_SCB__INTR_S EQU CYREG_SCB3_INTR_S
uart_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
uart_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
uart_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
uart_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
uart_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
uart_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
uart_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
uart_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
uart_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
uart_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
uart_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
uart_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
uart_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
uart_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
uart_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
uart_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
uart_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
uart_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
uart_SCB__SS0_POSISTION EQU 0
uart_SCB__SS1_POSISTION EQU 1
uart_SCB__SS2_POSISTION EQU 2
uart_SCB__SS3_POSISTION EQU 3
uart_SCB__STATUS EQU CYREG_SCB3_STATUS
uart_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
uart_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
uart_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
uart_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
uart_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
uart_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
uart_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
uart_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
uart_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
uart_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
uart_SCBCLK__DIV_ID EQU 0x00000041
uart_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
uart_SCBCLK__PA_DIV_ID EQU 0x000000FF
uart_tx__0__DR EQU CYREG_GPIO_PRT6_DR
uart_tx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
uart_tx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
uart_tx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
uart_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
uart_tx__0__HSIOM_GPIO EQU 0
uart_tx__0__HSIOM_I2C EQU 14
uart_tx__0__HSIOM_I2C_SDA EQU 14
uart_tx__0__HSIOM_MASK EQU 0x000000F0
uart_tx__0__HSIOM_SHIFT EQU 4
uart_tx__0__HSIOM_SPI EQU 15
uart_tx__0__HSIOM_SPI_MISO EQU 15
uart_tx__0__HSIOM_UART EQU 9
uart_tx__0__HSIOM_UART_TX EQU 9
uart_tx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
uart_tx__0__INTR EQU CYREG_GPIO_PRT6_INTR
uart_tx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
uart_tx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
uart_tx__0__MASK EQU 0x02
uart_tx__0__PC EQU CYREG_GPIO_PRT6_PC
uart_tx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
uart_tx__0__PORT EQU 6
uart_tx__0__PS EQU CYREG_GPIO_PRT6_PS
uart_tx__0__SHIFT EQU 1
uart_tx__DR EQU CYREG_GPIO_PRT6_DR
uart_tx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
uart_tx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
uart_tx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
uart_tx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
uart_tx__INTR EQU CYREG_GPIO_PRT6_INTR
uart_tx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
uart_tx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
uart_tx__MASK EQU 0x02
uart_tx__PC EQU CYREG_GPIO_PRT6_PC
uart_tx__PC2 EQU CYREG_GPIO_PRT6_PC2
uart_tx__PORT EQU 6
uart_tx__PS EQU CYREG_GPIO_PRT6_PS
uart_tx__SHIFT EQU 1

; LED_1
LED_1__0__DR EQU CYREG_GPIO_PRT4_DR
LED_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED_1__0__HSIOM_MASK EQU 0x000F0000
LED_1__0__HSIOM_SHIFT EQU 16
LED_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_1__0__MASK EQU 0x10
LED_1__0__PC EQU CYREG_GPIO_PRT4_PC
LED_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_1__0__PORT EQU 4
LED_1__0__PS EQU CYREG_GPIO_PRT4_PS
LED_1__0__SHIFT EQU 4
LED_1__DR EQU CYREG_GPIO_PRT4_DR
LED_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_1__INTR EQU CYREG_GPIO_PRT4_INTR
LED_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_1__MASK EQU 0x10
LED_1__PC EQU CYREG_GPIO_PRT4_PC
LED_1__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_1__PORT EQU 4
LED_1__PS EQU CYREG_GPIO_PRT4_PS
LED_1__SHIFT EQU 4

; LED_2
LED_2__0__DR EQU CYREG_GPIO_PRT4_DR
LED_2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED_2__0__HSIOM_MASK EQU 0x00F00000
LED_2__0__HSIOM_SHIFT EQU 20
LED_2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_2__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED_2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_2__0__MASK EQU 0x20
LED_2__0__PC EQU CYREG_GPIO_PRT4_PC
LED_2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_2__0__PORT EQU 4
LED_2__0__PS EQU CYREG_GPIO_PRT4_PS
LED_2__0__SHIFT EQU 5
LED_2__DR EQU CYREG_GPIO_PRT4_DR
LED_2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_2__INTR EQU CYREG_GPIO_PRT4_INTR
LED_2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_2__MASK EQU 0x20
LED_2__PC EQU CYREG_GPIO_PRT4_PC
LED_2__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_2__PORT EQU 4
LED_2__PS EQU CYREG_GPIO_PRT4_PS
LED_2__SHIFT EQU 5

; LED_3
LED_3__0__DR EQU CYREG_GPIO_PRT4_DR
LED_3__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_3__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_3__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED_3__0__HSIOM_MASK EQU 0x0F000000
LED_3__0__HSIOM_SHIFT EQU 24
LED_3__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_3__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED_3__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_3__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_3__0__MASK EQU 0x40
LED_3__0__PC EQU CYREG_GPIO_PRT4_PC
LED_3__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_3__0__PORT EQU 4
LED_3__0__PS EQU CYREG_GPIO_PRT4_PS
LED_3__0__SHIFT EQU 6
LED_3__DR EQU CYREG_GPIO_PRT4_DR
LED_3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_3__INTR EQU CYREG_GPIO_PRT4_INTR
LED_3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_3__MASK EQU 0x40
LED_3__PC EQU CYREG_GPIO_PRT4_PC
LED_3__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_3__PORT EQU 4
LED_3__PS EQU CYREG_GPIO_PRT4_PS
LED_3__SHIFT EQU 6

; BUT_UP
BUT_UP__0__DR EQU CYREG_GPIO_PRT5_DR
BUT_UP__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_UP__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_UP__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_UP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
BUT_UP__0__HSIOM_MASK EQU 0x0000000F
BUT_UP__0__HSIOM_SHIFT EQU 0
BUT_UP__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_UP__0__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_UP__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_UP__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_UP__0__MASK EQU 0x01
BUT_UP__0__PC EQU CYREG_GPIO_PRT5_PC
BUT_UP__0__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_UP__0__PORT EQU 5
BUT_UP__0__PS EQU CYREG_GPIO_PRT5_PS
BUT_UP__0__SHIFT EQU 0
BUT_UP__DR EQU CYREG_GPIO_PRT5_DR
BUT_UP__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_UP__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_UP__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_UP__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_UP__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_UP__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_UP__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_UP__MASK EQU 0x01
BUT_UP__PC EQU CYREG_GPIO_PRT5_PC
BUT_UP__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_UP__PORT EQU 5
BUT_UP__PS EQU CYREG_GPIO_PRT5_PS
BUT_UP__SHIFT EQU 0

; BUZZER
BUZZER__0__DR EQU CYREG_GPIO_PRT0_DR
BUZZER__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BUZZER__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BUZZER__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BUZZER__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BUZZER__0__HSIOM_MASK EQU 0x0F000000
BUZZER__0__HSIOM_SHIFT EQU 24
BUZZER__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BUZZER__0__INTR EQU CYREG_GPIO_PRT0_INTR
BUZZER__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BUZZER__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BUZZER__0__MASK EQU 0x40
BUZZER__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BUZZER__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BUZZER__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BUZZER__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BUZZER__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BUZZER__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BUZZER__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BUZZER__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BUZZER__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BUZZER__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BUZZER__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BUZZER__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BUZZER__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BUZZER__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BUZZER__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BUZZER__0__PC EQU CYREG_GPIO_PRT0_PC
BUZZER__0__PC2 EQU CYREG_GPIO_PRT0_PC2
BUZZER__0__PORT EQU 0
BUZZER__0__PS EQU CYREG_GPIO_PRT0_PS
BUZZER__0__SHIFT EQU 6
BUZZER__DR EQU CYREG_GPIO_PRT0_DR
BUZZER__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BUZZER__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BUZZER__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BUZZER__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BUZZER__INTR EQU CYREG_GPIO_PRT0_INTR
BUZZER__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BUZZER__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BUZZER__MASK EQU 0x40
BUZZER__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BUZZER__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BUZZER__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BUZZER__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BUZZER__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BUZZER__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BUZZER__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BUZZER__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BUZZER__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BUZZER__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BUZZER__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BUZZER__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BUZZER__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BUZZER__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BUZZER__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BUZZER__PC EQU CYREG_GPIO_PRT0_PC
BUZZER__PC2 EQU CYREG_GPIO_PRT0_PC2
BUZZER__PORT EQU 0
BUZZER__PS EQU CYREG_GPIO_PRT0_PS
BUZZER__SHIFT EQU 6

; LED_SCK
LED_SCK__0__DR EQU CYREG_GPIO_PRT3_DR
LED_SCK__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_SCK__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_SCK__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_SCK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_SCK__0__HSIOM_MASK EQU 0x00F00000
LED_SCK__0__HSIOM_SHIFT EQU 20
LED_SCK__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_SCK__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_SCK__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_SCK__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_SCK__0__MASK EQU 0x20
LED_SCK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_SCK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_SCK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_SCK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_SCK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_SCK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_SCK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_SCK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_SCK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_SCK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_SCK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_SCK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_SCK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_SCK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_SCK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_SCK__0__PC EQU CYREG_GPIO_PRT3_PC
LED_SCK__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_SCK__0__PORT EQU 3
LED_SCK__0__PS EQU CYREG_GPIO_PRT3_PS
LED_SCK__0__SHIFT EQU 5
LED_SCK__DR EQU CYREG_GPIO_PRT3_DR
LED_SCK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_SCK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_SCK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_SCK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_SCK__INTR EQU CYREG_GPIO_PRT3_INTR
LED_SCK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_SCK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_SCK__MASK EQU 0x20
LED_SCK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_SCK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_SCK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_SCK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_SCK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_SCK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_SCK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_SCK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_SCK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_SCK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_SCK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_SCK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_SCK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_SCK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_SCK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_SCK__PC EQU CYREG_GPIO_PRT3_PC
LED_SCK__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_SCK__PORT EQU 3
LED_SCK__PS EQU CYREG_GPIO_PRT3_PS
LED_SCK__SHIFT EQU 5

; LED_SDA
LED_SDA__0__DR EQU CYREG_GPIO_PRT3_DR
LED_SDA__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_SDA__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_SDA__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_SDA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_SDA__0__HSIOM_MASK EQU 0x0F000000
LED_SDA__0__HSIOM_SHIFT EQU 24
LED_SDA__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_SDA__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_SDA__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_SDA__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_SDA__0__MASK EQU 0x40
LED_SDA__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_SDA__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_SDA__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_SDA__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_SDA__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_SDA__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_SDA__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_SDA__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_SDA__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_SDA__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_SDA__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_SDA__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_SDA__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_SDA__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_SDA__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_SDA__0__PC EQU CYREG_GPIO_PRT3_PC
LED_SDA__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_SDA__0__PORT EQU 3
LED_SDA__0__PS EQU CYREG_GPIO_PRT3_PS
LED_SDA__0__SHIFT EQU 6
LED_SDA__DR EQU CYREG_GPIO_PRT3_DR
LED_SDA__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_SDA__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_SDA__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_SDA__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_SDA__INTR EQU CYREG_GPIO_PRT3_INTR
LED_SDA__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_SDA__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_SDA__MASK EQU 0x40
LED_SDA__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_SDA__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_SDA__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_SDA__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_SDA__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_SDA__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_SDA__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_SDA__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_SDA__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_SDA__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_SDA__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_SDA__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_SDA__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_SDA__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_SDA__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_SDA__PC EQU CYREG_GPIO_PRT3_PC
LED_SDA__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_SDA__PORT EQU 3
LED_SDA__PS EQU CYREG_GPIO_PRT3_PS
LED_SDA__SHIFT EQU 6

; OUT_M_1
OUT_M_1__0__DR EQU CYREG_GPIO_PRT0_DR
OUT_M_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_M_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_M_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_M_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OUT_M_1__0__HSIOM_MASK EQU 0xF0000000
OUT_M_1__0__HSIOM_SHIFT EQU 28
OUT_M_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_M_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_M_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_M_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_M_1__0__MASK EQU 0x80
OUT_M_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_M_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_M_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_M_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_M_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_M_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_M_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_M_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_M_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_M_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_M_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_M_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_M_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_M_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_M_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_M_1__0__PC EQU CYREG_GPIO_PRT0_PC
OUT_M_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_M_1__0__PORT EQU 0
OUT_M_1__0__PS EQU CYREG_GPIO_PRT0_PS
OUT_M_1__0__SHIFT EQU 7
OUT_M_1__DR EQU CYREG_GPIO_PRT0_DR
OUT_M_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_M_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_M_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_M_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_M_1__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_M_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_M_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_M_1__MASK EQU 0x80
OUT_M_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_M_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_M_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_M_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_M_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_M_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_M_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_M_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_M_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_M_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_M_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_M_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_M_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_M_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_M_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_M_1__PC EQU CYREG_GPIO_PRT0_PC
OUT_M_1__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_M_1__PORT EQU 0
OUT_M_1__PS EQU CYREG_GPIO_PRT0_PS
OUT_M_1__SHIFT EQU 7

; OUT_M_2
OUT_M_2__0__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_M_2__0__HSIOM_MASK EQU 0x000000F0
OUT_M_2__0__HSIOM_SHIFT EQU 4
OUT_M_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_2__0__MASK EQU 0x02
OUT_M_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_2__0__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_2__0__PORT EQU 1
OUT_M_2__0__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_2__0__SHIFT EQU 1
OUT_M_2__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_2__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_2__MASK EQU 0x02
OUT_M_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_2__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_2__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_2__PORT EQU 1
OUT_M_2__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_2__SHIFT EQU 1

; OUT_M_3
OUT_M_3__0__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_M_3__0__HSIOM_MASK EQU 0x00000F00
OUT_M_3__0__HSIOM_SHIFT EQU 8
OUT_M_3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_3__0__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_3__0__MASK EQU 0x04
OUT_M_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_3__0__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_3__0__PORT EQU 1
OUT_M_3__0__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_3__0__SHIFT EQU 2
OUT_M_3__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_3__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_3__MASK EQU 0x04
OUT_M_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_3__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_3__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_3__PORT EQU 1
OUT_M_3__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_3__SHIFT EQU 2

; OUT_M_4
OUT_M_4__0__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_M_4__0__HSIOM_MASK EQU 0x0000F000
OUT_M_4__0__HSIOM_SHIFT EQU 12
OUT_M_4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_4__0__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_4__0__MASK EQU 0x08
OUT_M_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_4__0__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_4__0__PORT EQU 1
OUT_M_4__0__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_4__0__SHIFT EQU 3
OUT_M_4__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_4__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_4__MASK EQU 0x08
OUT_M_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_4__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_4__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_4__PORT EQU 1
OUT_M_4__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_4__SHIFT EQU 3

; OUT_M_5
OUT_M_5__0__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_5__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_5__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_5__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_M_5__0__HSIOM_MASK EQU 0x000F0000
OUT_M_5__0__HSIOM_SHIFT EQU 16
OUT_M_5__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_5__0__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_5__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_5__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_5__0__MASK EQU 0x10
OUT_M_5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_5__0__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_5__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_5__0__PORT EQU 1
OUT_M_5__0__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_5__0__SHIFT EQU 4
OUT_M_5__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_5__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_5__MASK EQU 0x10
OUT_M_5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_5__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_5__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_5__PORT EQU 1
OUT_M_5__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_5__SHIFT EQU 4

; OUT_M_6
OUT_M_6__0__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_6__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_6__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_6__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_M_6__0__HSIOM_MASK EQU 0x00F00000
OUT_M_6__0__HSIOM_SHIFT EQU 20
OUT_M_6__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_6__0__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_6__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_6__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_6__0__MASK EQU 0x20
OUT_M_6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_6__0__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_6__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_6__0__PORT EQU 1
OUT_M_6__0__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_6__0__SHIFT EQU 5
OUT_M_6__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_6__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_6__MASK EQU 0x20
OUT_M_6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_6__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_6__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_6__PORT EQU 1
OUT_M_6__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_6__SHIFT EQU 5

; OUT_M_7
OUT_M_7__0__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_7__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_7__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_7__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OUT_M_7__0__HSIOM_MASK EQU 0x0F000000
OUT_M_7__0__HSIOM_SHIFT EQU 24
OUT_M_7__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_7__0__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_7__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_7__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_7__0__MASK EQU 0x40
OUT_M_7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_7__0__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_7__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_7__0__PORT EQU 1
OUT_M_7__0__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_7__0__SHIFT EQU 6
OUT_M_7__DR EQU CYREG_GPIO_PRT1_DR
OUT_M_7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OUT_M_7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OUT_M_7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OUT_M_7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_7__INTR EQU CYREG_GPIO_PRT1_INTR
OUT_M_7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OUT_M_7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OUT_M_7__MASK EQU 0x40
OUT_M_7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OUT_M_7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OUT_M_7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OUT_M_7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OUT_M_7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OUT_M_7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OUT_M_7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OUT_M_7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OUT_M_7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OUT_M_7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OUT_M_7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OUT_M_7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OUT_M_7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OUT_M_7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OUT_M_7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OUT_M_7__PC EQU CYREG_GPIO_PRT1_PC
OUT_M_7__PC2 EQU CYREG_GPIO_PRT1_PC2
OUT_M_7__PORT EQU 1
OUT_M_7__PS EQU CYREG_GPIO_PRT1_PS
OUT_M_7__SHIFT EQU 6

; BUT_DOWN
BUT_DOWN__0__DR EQU CYREG_GPIO_PRT5_DR
BUT_DOWN__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_DOWN__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_DOWN__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_DOWN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
BUT_DOWN__0__HSIOM_MASK EQU 0x000000F0
BUT_DOWN__0__HSIOM_SHIFT EQU 4
BUT_DOWN__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_DOWN__0__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_DOWN__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_DOWN__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_DOWN__0__MASK EQU 0x02
BUT_DOWN__0__PC EQU CYREG_GPIO_PRT5_PC
BUT_DOWN__0__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_DOWN__0__PORT EQU 5
BUT_DOWN__0__PS EQU CYREG_GPIO_PRT5_PS
BUT_DOWN__0__SHIFT EQU 1
BUT_DOWN__DR EQU CYREG_GPIO_PRT5_DR
BUT_DOWN__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_DOWN__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_DOWN__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_DOWN__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_DOWN__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_DOWN__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_DOWN__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_DOWN__MASK EQU 0x02
BUT_DOWN__PC EQU CYREG_GPIO_PRT5_PC
BUT_DOWN__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_DOWN__PORT EQU 5
BUT_DOWN__PS EQU CYREG_GPIO_PRT5_PS
BUT_DOWN__SHIFT EQU 1

; analog_1
analog_1__0__DR EQU CYREG_GPIO_PRT2_DR
analog_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
analog_1__0__HSIOM_MASK EQU 0x0000000F
analog_1__0__HSIOM_SHIFT EQU 0
analog_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
analog_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_1__0__MASK EQU 0x01
analog_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_1__0__PC EQU CYREG_GPIO_PRT2_PC
analog_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_1__0__PORT EQU 2
analog_1__0__PS EQU CYREG_GPIO_PRT2_PS
analog_1__0__SHIFT EQU 0
analog_1__DR EQU CYREG_GPIO_PRT2_DR
analog_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_1__INTR EQU CYREG_GPIO_PRT2_INTR
analog_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_1__MASK EQU 0x01
analog_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_1__PC EQU CYREG_GPIO_PRT2_PC
analog_1__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_1__PORT EQU 2
analog_1__PS EQU CYREG_GPIO_PRT2_PS
analog_1__SHIFT EQU 0

; analog_2
analog_2__0__DR EQU CYREG_GPIO_PRT2_DR
analog_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
analog_2__0__HSIOM_MASK EQU 0x000000F0
analog_2__0__HSIOM_SHIFT EQU 4
analog_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
analog_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_2__0__MASK EQU 0x02
analog_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_2__0__PC EQU CYREG_GPIO_PRT2_PC
analog_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_2__0__PORT EQU 2
analog_2__0__PS EQU CYREG_GPIO_PRT2_PS
analog_2__0__SHIFT EQU 1
analog_2__DR EQU CYREG_GPIO_PRT2_DR
analog_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_2__INTR EQU CYREG_GPIO_PRT2_INTR
analog_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_2__MASK EQU 0x02
analog_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_2__PC EQU CYREG_GPIO_PRT2_PC
analog_2__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_2__PORT EQU 2
analog_2__PS EQU CYREG_GPIO_PRT2_PS
analog_2__SHIFT EQU 1

; analog_3
analog_3__0__DR EQU CYREG_GPIO_PRT2_DR
analog_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
analog_3__0__HSIOM_MASK EQU 0x00000F00
analog_3__0__HSIOM_SHIFT EQU 8
analog_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
analog_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_3__0__MASK EQU 0x04
analog_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_3__0__PC EQU CYREG_GPIO_PRT2_PC
analog_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_3__0__PORT EQU 2
analog_3__0__PS EQU CYREG_GPIO_PRT2_PS
analog_3__0__SHIFT EQU 2
analog_3__DR EQU CYREG_GPIO_PRT2_DR
analog_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_3__INTR EQU CYREG_GPIO_PRT2_INTR
analog_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_3__MASK EQU 0x04
analog_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_3__PC EQU CYREG_GPIO_PRT2_PC
analog_3__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_3__PORT EQU 2
analog_3__PS EQU CYREG_GPIO_PRT2_PS
analog_3__SHIFT EQU 2

; analog_4
analog_4__0__DR EQU CYREG_GPIO_PRT2_DR
analog_4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
analog_4__0__HSIOM_MASK EQU 0x0000F000
analog_4__0__HSIOM_SHIFT EQU 12
analog_4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_4__0__INTR EQU CYREG_GPIO_PRT2_INTR
analog_4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_4__0__MASK EQU 0x08
analog_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_4__0__PC EQU CYREG_GPIO_PRT2_PC
analog_4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_4__0__PORT EQU 2
analog_4__0__PS EQU CYREG_GPIO_PRT2_PS
analog_4__0__SHIFT EQU 3
analog_4__DR EQU CYREG_GPIO_PRT2_DR
analog_4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_4__INTR EQU CYREG_GPIO_PRT2_INTR
analog_4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_4__MASK EQU 0x08
analog_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_4__PC EQU CYREG_GPIO_PRT2_PC
analog_4__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_4__PORT EQU 2
analog_4__PS EQU CYREG_GPIO_PRT2_PS
analog_4__SHIFT EQU 3

; analog_5
analog_5__0__DR EQU CYREG_GPIO_PRT2_DR
analog_5__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_5__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_5__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
analog_5__0__HSIOM_MASK EQU 0x000F0000
analog_5__0__HSIOM_SHIFT EQU 16
analog_5__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_5__0__INTR EQU CYREG_GPIO_PRT2_INTR
analog_5__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_5__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_5__0__MASK EQU 0x10
analog_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_5__0__PC EQU CYREG_GPIO_PRT2_PC
analog_5__0__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_5__0__PORT EQU 2
analog_5__0__PS EQU CYREG_GPIO_PRT2_PS
analog_5__0__SHIFT EQU 4
analog_5__DR EQU CYREG_GPIO_PRT2_DR
analog_5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_5__INTR EQU CYREG_GPIO_PRT2_INTR
analog_5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_5__MASK EQU 0x10
analog_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_5__PC EQU CYREG_GPIO_PRT2_PC
analog_5__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_5__PORT EQU 2
analog_5__PS EQU CYREG_GPIO_PRT2_PS
analog_5__SHIFT EQU 4

; analog_6
analog_6__0__DR EQU CYREG_GPIO_PRT2_DR
analog_6__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_6__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_6__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
analog_6__0__HSIOM_MASK EQU 0x0F000000
analog_6__0__HSIOM_SHIFT EQU 24
analog_6__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_6__0__INTR EQU CYREG_GPIO_PRT2_INTR
analog_6__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_6__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_6__0__MASK EQU 0x40
analog_6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_6__0__PC EQU CYREG_GPIO_PRT2_PC
analog_6__0__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_6__0__PORT EQU 2
analog_6__0__PS EQU CYREG_GPIO_PRT2_PS
analog_6__0__SHIFT EQU 6
analog_6__DR EQU CYREG_GPIO_PRT2_DR
analog_6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
analog_6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
analog_6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
analog_6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_6__INTR EQU CYREG_GPIO_PRT2_INTR
analog_6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
analog_6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
analog_6__MASK EQU 0x40
analog_6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
analog_6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
analog_6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
analog_6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
analog_6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
analog_6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
analog_6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
analog_6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
analog_6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
analog_6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
analog_6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
analog_6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
analog_6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
analog_6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
analog_6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
analog_6__PC EQU CYREG_GPIO_PRT2_PC
analog_6__PC2 EQU CYREG_GPIO_PRT2_PC2
analog_6__PORT EQU 2
analog_6__PS EQU CYREG_GPIO_PRT2_PS
analog_6__SHIFT EQU 6

; BUT_SET_1
BUT_SET_1__0__DR EQU CYREG_GPIO_PRT5_DR
BUT_SET_1__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_SET_1__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_SET_1__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_SET_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
BUT_SET_1__0__HSIOM_MASK EQU 0x00000F00
BUT_SET_1__0__HSIOM_SHIFT EQU 8
BUT_SET_1__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_SET_1__0__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_SET_1__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_SET_1__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_SET_1__0__MASK EQU 0x04
BUT_SET_1__0__PC EQU CYREG_GPIO_PRT5_PC
BUT_SET_1__0__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_SET_1__0__PORT EQU 5
BUT_SET_1__0__PS EQU CYREG_GPIO_PRT5_PS
BUT_SET_1__0__SHIFT EQU 2
BUT_SET_1__DR EQU CYREG_GPIO_PRT5_DR
BUT_SET_1__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_SET_1__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_SET_1__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_SET_1__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_SET_1__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_SET_1__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_SET_1__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_SET_1__MASK EQU 0x04
BUT_SET_1__PC EQU CYREG_GPIO_PRT5_PC
BUT_SET_1__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_SET_1__PORT EQU 5
BUT_SET_1__PS EQU CYREG_GPIO_PRT5_PS
BUT_SET_1__SHIFT EQU 2

; BUT_SET_2
BUT_SET_2__0__DR EQU CYREG_GPIO_PRT5_DR
BUT_SET_2__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_SET_2__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_SET_2__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_SET_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
BUT_SET_2__0__HSIOM_MASK EQU 0x0000F000
BUT_SET_2__0__HSIOM_SHIFT EQU 12
BUT_SET_2__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_SET_2__0__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_SET_2__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_SET_2__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_SET_2__0__MASK EQU 0x08
BUT_SET_2__0__PC EQU CYREG_GPIO_PRT5_PC
BUT_SET_2__0__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_SET_2__0__PORT EQU 5
BUT_SET_2__0__PS EQU CYREG_GPIO_PRT5_PS
BUT_SET_2__0__SHIFT EQU 3
BUT_SET_2__DR EQU CYREG_GPIO_PRT5_DR
BUT_SET_2__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_SET_2__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_SET_2__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_SET_2__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_SET_2__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_SET_2__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_SET_2__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_SET_2__MASK EQU 0x08
BUT_SET_2__PC EQU CYREG_GPIO_PRT5_PC
BUT_SET_2__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_SET_2__PORT EQU 5
BUT_SET_2__PS EQU CYREG_GPIO_PRT5_PS
BUT_SET_2__SHIFT EQU 3

; ENCODER_1
ENCODER_1__0__DR EQU CYREG_GPIO_PRT7_DR
ENCODER_1__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
ENCODER_1__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
ENCODER_1__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
ENCODER_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
ENCODER_1__0__HSIOM_MASK EQU 0x0000000F
ENCODER_1__0__HSIOM_SHIFT EQU 0
ENCODER_1__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
ENCODER_1__0__INTR EQU CYREG_GPIO_PRT7_INTR
ENCODER_1__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
ENCODER_1__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
ENCODER_1__0__MASK EQU 0x01
ENCODER_1__0__PC EQU CYREG_GPIO_PRT7_PC
ENCODER_1__0__PC2 EQU CYREG_GPIO_PRT7_PC2
ENCODER_1__0__PORT EQU 7
ENCODER_1__0__PS EQU CYREG_GPIO_PRT7_PS
ENCODER_1__0__SHIFT EQU 0
ENCODER_1__DR EQU CYREG_GPIO_PRT7_DR
ENCODER_1__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
ENCODER_1__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
ENCODER_1__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
ENCODER_1__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
ENCODER_1__INTR EQU CYREG_GPIO_PRT7_INTR
ENCODER_1__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
ENCODER_1__INTSTAT EQU CYREG_GPIO_PRT7_INTR
ENCODER_1__MASK EQU 0x01
ENCODER_1__PC EQU CYREG_GPIO_PRT7_PC
ENCODER_1__PC2 EQU CYREG_GPIO_PRT7_PC2
ENCODER_1__PORT EQU 7
ENCODER_1__PS EQU CYREG_GPIO_PRT7_PS
ENCODER_1__SHIFT EQU 0

; ENCODER_2
ENCODER_2__0__DR EQU CYREG_GPIO_PRT7_DR
ENCODER_2__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
ENCODER_2__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
ENCODER_2__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
ENCODER_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
ENCODER_2__0__HSIOM_MASK EQU 0x000000F0
ENCODER_2__0__HSIOM_SHIFT EQU 4
ENCODER_2__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
ENCODER_2__0__INTR EQU CYREG_GPIO_PRT7_INTR
ENCODER_2__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
ENCODER_2__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
ENCODER_2__0__MASK EQU 0x02
ENCODER_2__0__PC EQU CYREG_GPIO_PRT7_PC
ENCODER_2__0__PC2 EQU CYREG_GPIO_PRT7_PC2
ENCODER_2__0__PORT EQU 7
ENCODER_2__0__PS EQU CYREG_GPIO_PRT7_PS
ENCODER_2__0__SHIFT EQU 1
ENCODER_2__DR EQU CYREG_GPIO_PRT7_DR
ENCODER_2__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
ENCODER_2__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
ENCODER_2__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
ENCODER_2__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
ENCODER_2__INTR EQU CYREG_GPIO_PRT7_INTR
ENCODER_2__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
ENCODER_2__INTSTAT EQU CYREG_GPIO_PRT7_INTR
ENCODER_2__MASK EQU 0x02
ENCODER_2__PC EQU CYREG_GPIO_PRT7_PC
ENCODER_2__PC2 EQU CYREG_GPIO_PRT7_PC2
ENCODER_2__PORT EQU 7
ENCODER_2__PS EQU CYREG_GPIO_PRT7_PS
ENCODER_2__SHIFT EQU 1

; LED_LATCH
LED_LATCH__0__DR EQU CYREG_GPIO_PRT3_DR
LED_LATCH__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_LATCH__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_LATCH__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_LATCH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_LATCH__0__HSIOM_MASK EQU 0xF0000000
LED_LATCH__0__HSIOM_SHIFT EQU 28
LED_LATCH__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_LATCH__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_LATCH__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_LATCH__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_LATCH__0__MASK EQU 0x80
LED_LATCH__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_LATCH__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_LATCH__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_LATCH__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_LATCH__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_LATCH__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_LATCH__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_LATCH__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_LATCH__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_LATCH__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_LATCH__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_LATCH__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_LATCH__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_LATCH__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_LATCH__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_LATCH__0__PC EQU CYREG_GPIO_PRT3_PC
LED_LATCH__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_LATCH__0__PORT EQU 3
LED_LATCH__0__PS EQU CYREG_GPIO_PRT3_PS
LED_LATCH__0__SHIFT EQU 7
LED_LATCH__DR EQU CYREG_GPIO_PRT3_DR
LED_LATCH__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_LATCH__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_LATCH__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_LATCH__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_LATCH__INTR EQU CYREG_GPIO_PRT3_INTR
LED_LATCH__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_LATCH__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_LATCH__MASK EQU 0x80
LED_LATCH__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_LATCH__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_LATCH__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_LATCH__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_LATCH__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_LATCH__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_LATCH__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_LATCH__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_LATCH__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_LATCH__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_LATCH__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_LATCH__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_LATCH__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_LATCH__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_LATCH__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_LATCH__PC EQU CYREG_GPIO_PRT3_PC
LED_LATCH__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_LATCH__PORT EQU 3
LED_LATCH__PS EQU CYREG_GPIO_PRT3_PS
LED_LATCH__SHIFT EQU 7

; LED_SEG_1
LED_SEG_1__0__DR EQU CYREG_GPIO_PRT4_DR
LED_SEG_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_SEG_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_SEG_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_SEG_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED_SEG_1__0__HSIOM_MASK EQU 0x0000000F
LED_SEG_1__0__HSIOM_SHIFT EQU 0
LED_SEG_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED_SEG_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_SEG_1__0__MASK EQU 0x01
LED_SEG_1__0__PC EQU CYREG_GPIO_PRT4_PC
LED_SEG_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_SEG_1__0__PORT EQU 4
LED_SEG_1__0__PS EQU CYREG_GPIO_PRT4_PS
LED_SEG_1__0__SHIFT EQU 0
LED_SEG_1__DR EQU CYREG_GPIO_PRT4_DR
LED_SEG_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_SEG_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_SEG_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_SEG_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_1__INTR EQU CYREG_GPIO_PRT4_INTR
LED_SEG_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_SEG_1__MASK EQU 0x01
LED_SEG_1__PC EQU CYREG_GPIO_PRT4_PC
LED_SEG_1__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_SEG_1__PORT EQU 4
LED_SEG_1__PS EQU CYREG_GPIO_PRT4_PS
LED_SEG_1__SHIFT EQU 0

; LED_SEG_2
LED_SEG_2__0__DR EQU CYREG_GPIO_PRT4_DR
LED_SEG_2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_SEG_2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_SEG_2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_SEG_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED_SEG_2__0__HSIOM_MASK EQU 0x000000F0
LED_SEG_2__0__HSIOM_SHIFT EQU 4
LED_SEG_2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_2__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED_SEG_2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_SEG_2__0__MASK EQU 0x02
LED_SEG_2__0__PC EQU CYREG_GPIO_PRT4_PC
LED_SEG_2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_SEG_2__0__PORT EQU 4
LED_SEG_2__0__PS EQU CYREG_GPIO_PRT4_PS
LED_SEG_2__0__SHIFT EQU 1
LED_SEG_2__DR EQU CYREG_GPIO_PRT4_DR
LED_SEG_2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_SEG_2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_SEG_2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_SEG_2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_2__INTR EQU CYREG_GPIO_PRT4_INTR
LED_SEG_2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_SEG_2__MASK EQU 0x02
LED_SEG_2__PC EQU CYREG_GPIO_PRT4_PC
LED_SEG_2__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_SEG_2__PORT EQU 4
LED_SEG_2__PS EQU CYREG_GPIO_PRT4_PS
LED_SEG_2__SHIFT EQU 1

; LED_SEG_3
LED_SEG_3__0__DR EQU CYREG_GPIO_PRT4_DR
LED_SEG_3__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_SEG_3__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_SEG_3__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_SEG_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED_SEG_3__0__HSIOM_MASK EQU 0x00000F00
LED_SEG_3__0__HSIOM_SHIFT EQU 8
LED_SEG_3__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_3__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED_SEG_3__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_3__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_SEG_3__0__MASK EQU 0x04
LED_SEG_3__0__PC EQU CYREG_GPIO_PRT4_PC
LED_SEG_3__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_SEG_3__0__PORT EQU 4
LED_SEG_3__0__PS EQU CYREG_GPIO_PRT4_PS
LED_SEG_3__0__SHIFT EQU 2
LED_SEG_3__DR EQU CYREG_GPIO_PRT4_DR
LED_SEG_3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_SEG_3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_SEG_3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_SEG_3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_3__INTR EQU CYREG_GPIO_PRT4_INTR
LED_SEG_3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_SEG_3__MASK EQU 0x04
LED_SEG_3__PC EQU CYREG_GPIO_PRT4_PC
LED_SEG_3__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_SEG_3__PORT EQU 4
LED_SEG_3__PS EQU CYREG_GPIO_PRT4_PS
LED_SEG_3__SHIFT EQU 2

; LED_SEG_4
LED_SEG_4__0__DR EQU CYREG_GPIO_PRT4_DR
LED_SEG_4__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_SEG_4__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_SEG_4__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_SEG_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED_SEG_4__0__HSIOM_MASK EQU 0x0000F000
LED_SEG_4__0__HSIOM_SHIFT EQU 12
LED_SEG_4__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_4__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED_SEG_4__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_4__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_SEG_4__0__MASK EQU 0x08
LED_SEG_4__0__PC EQU CYREG_GPIO_PRT4_PC
LED_SEG_4__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_SEG_4__0__PORT EQU 4
LED_SEG_4__0__PS EQU CYREG_GPIO_PRT4_PS
LED_SEG_4__0__SHIFT EQU 3
LED_SEG_4__DR EQU CYREG_GPIO_PRT4_DR
LED_SEG_4__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED_SEG_4__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED_SEG_4__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED_SEG_4__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_4__INTR EQU CYREG_GPIO_PRT4_INTR
LED_SEG_4__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED_SEG_4__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED_SEG_4__MASK EQU 0x08
LED_SEG_4__PC EQU CYREG_GPIO_PRT4_PC
LED_SEG_4__PC2 EQU CYREG_GPIO_PRT4_PC2
LED_SEG_4__PORT EQU 4
LED_SEG_4__PS EQU CYREG_GPIO_PRT4_PS
LED_SEG_4__SHIFT EQU 3

; OUT_ROLE_1
OUT_ROLE_1__0__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OUT_ROLE_1__0__HSIOM_MASK EQU 0x0000000F
OUT_ROLE_1__0__HSIOM_SHIFT EQU 0
OUT_ROLE_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_1__0__MASK EQU 0x01
OUT_ROLE_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_1__0__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_1__0__PORT EQU 0
OUT_ROLE_1__0__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_1__0__SHIFT EQU 0
OUT_ROLE_1__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_1__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_1__MASK EQU 0x01
OUT_ROLE_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_1__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_1__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_1__PORT EQU 0
OUT_ROLE_1__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_1__SHIFT EQU 0

; OUT_ROLE_2
OUT_ROLE_2__0__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OUT_ROLE_2__0__HSIOM_MASK EQU 0x000000F0
OUT_ROLE_2__0__HSIOM_SHIFT EQU 4
OUT_ROLE_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_2__0__MASK EQU 0x02
OUT_ROLE_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_2__0__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_2__0__PORT EQU 0
OUT_ROLE_2__0__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_2__0__SHIFT EQU 1
OUT_ROLE_2__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_2__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_2__MASK EQU 0x02
OUT_ROLE_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_2__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_2__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_2__PORT EQU 0
OUT_ROLE_2__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_2__SHIFT EQU 1

; OUT_ROLE_3
OUT_ROLE_3__0__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OUT_ROLE_3__0__HSIOM_MASK EQU 0x00000F00
OUT_ROLE_3__0__HSIOM_SHIFT EQU 8
OUT_ROLE_3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_3__0__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_3__0__MASK EQU 0x04
OUT_ROLE_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_3__0__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_3__0__PORT EQU 0
OUT_ROLE_3__0__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_3__0__SHIFT EQU 2
OUT_ROLE_3__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_3__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_3__MASK EQU 0x04
OUT_ROLE_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_3__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_3__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_3__PORT EQU 0
OUT_ROLE_3__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_3__SHIFT EQU 2

; OUT_ROLE_4
OUT_ROLE_4__0__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_4__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_4__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_4__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OUT_ROLE_4__0__HSIOM_MASK EQU 0x0000F000
OUT_ROLE_4__0__HSIOM_SHIFT EQU 12
OUT_ROLE_4__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_4__0__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_4__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_4__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_4__0__MASK EQU 0x08
OUT_ROLE_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_4__0__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_4__0__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_4__0__PORT EQU 0
OUT_ROLE_4__0__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_4__0__SHIFT EQU 3
OUT_ROLE_4__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_4__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_4__MASK EQU 0x08
OUT_ROLE_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_4__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_4__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_4__PORT EQU 0
OUT_ROLE_4__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_4__SHIFT EQU 3

; OUT_ROLE_5
OUT_ROLE_5__0__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_5__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_5__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_5__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OUT_ROLE_5__0__HSIOM_MASK EQU 0x000F0000
OUT_ROLE_5__0__HSIOM_SHIFT EQU 16
OUT_ROLE_5__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_5__0__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_5__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_5__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_5__0__MASK EQU 0x10
OUT_ROLE_5__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_5__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_5__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_5__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_5__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_5__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_5__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_5__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_5__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_5__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_5__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_5__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_5__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_5__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_5__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_5__0__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_5__0__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_5__0__PORT EQU 0
OUT_ROLE_5__0__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_5__0__SHIFT EQU 4
OUT_ROLE_5__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_5__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_5__MASK EQU 0x10
OUT_ROLE_5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_5__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_5__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_5__PORT EQU 0
OUT_ROLE_5__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_5__SHIFT EQU 4

; OUT_ROLE_6
OUT_ROLE_6__0__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_6__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_6__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_6__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OUT_ROLE_6__0__HSIOM_MASK EQU 0x00F00000
OUT_ROLE_6__0__HSIOM_SHIFT EQU 20
OUT_ROLE_6__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_6__0__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_6__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_6__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_6__0__MASK EQU 0x20
OUT_ROLE_6__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_6__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_6__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_6__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_6__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_6__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_6__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_6__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_6__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_6__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_6__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_6__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_6__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_6__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_6__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_6__0__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_6__0__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_6__0__PORT EQU 0
OUT_ROLE_6__0__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_6__0__SHIFT EQU 5
OUT_ROLE_6__DR EQU CYREG_GPIO_PRT0_DR
OUT_ROLE_6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OUT_ROLE_6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OUT_ROLE_6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OUT_ROLE_6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_6__INTR EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OUT_ROLE_6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OUT_ROLE_6__MASK EQU 0x20
OUT_ROLE_6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OUT_ROLE_6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OUT_ROLE_6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OUT_ROLE_6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OUT_ROLE_6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OUT_ROLE_6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OUT_ROLE_6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OUT_ROLE_6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OUT_ROLE_6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OUT_ROLE_6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OUT_ROLE_6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OUT_ROLE_6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OUT_ROLE_6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OUT_ROLE_6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OUT_ROLE_6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OUT_ROLE_6__PC EQU CYREG_GPIO_PRT0_PC
OUT_ROLE_6__PC2 EQU CYREG_GPIO_PRT0_PC2
OUT_ROLE_6__PORT EQU 0
OUT_ROLE_6__PS EQU CYREG_GPIO_PRT0_PS
OUT_ROLE_6__SHIFT EQU 5

; BUT_TURN_ON
BUT_TURN_ON__0__DR EQU CYREG_GPIO_PRT1_DR
BUT_TURN_ON__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
BUT_TURN_ON__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
BUT_TURN_ON__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
BUT_TURN_ON__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BUT_TURN_ON__0__HSIOM_MASK EQU 0x0000000F
BUT_TURN_ON__0__HSIOM_SHIFT EQU 0
BUT_TURN_ON__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
BUT_TURN_ON__0__INTR EQU CYREG_GPIO_PRT1_INTR
BUT_TURN_ON__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
BUT_TURN_ON__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
BUT_TURN_ON__0__MASK EQU 0x01
BUT_TURN_ON__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUT_TURN_ON__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUT_TURN_ON__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUT_TURN_ON__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUT_TURN_ON__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUT_TURN_ON__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUT_TURN_ON__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUT_TURN_ON__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUT_TURN_ON__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUT_TURN_ON__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUT_TURN_ON__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUT_TURN_ON__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUT_TURN_ON__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUT_TURN_ON__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUT_TURN_ON__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUT_TURN_ON__0__PC EQU CYREG_GPIO_PRT1_PC
BUT_TURN_ON__0__PC2 EQU CYREG_GPIO_PRT1_PC2
BUT_TURN_ON__0__PORT EQU 1
BUT_TURN_ON__0__PS EQU CYREG_GPIO_PRT1_PS
BUT_TURN_ON__0__SHIFT EQU 0
BUT_TURN_ON__DR EQU CYREG_GPIO_PRT1_DR
BUT_TURN_ON__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
BUT_TURN_ON__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
BUT_TURN_ON__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
BUT_TURN_ON__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
BUT_TURN_ON__INTR EQU CYREG_GPIO_PRT1_INTR
BUT_TURN_ON__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
BUT_TURN_ON__INTSTAT EQU CYREG_GPIO_PRT1_INTR
BUT_TURN_ON__MASK EQU 0x01
BUT_TURN_ON__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUT_TURN_ON__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUT_TURN_ON__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUT_TURN_ON__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUT_TURN_ON__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUT_TURN_ON__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUT_TURN_ON__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUT_TURN_ON__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUT_TURN_ON__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUT_TURN_ON__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUT_TURN_ON__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUT_TURN_ON__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUT_TURN_ON__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUT_TURN_ON__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUT_TURN_ON__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUT_TURN_ON__PC EQU CYREG_GPIO_PRT1_PC
BUT_TURN_ON__PC2 EQU CYREG_GPIO_PRT1_PC2
BUT_TURN_ON__PORT EQU 1
BUT_TURN_ON__PS EQU CYREG_GPIO_PRT1_PS
BUT_TURN_ON__SHIFT EQU 0

; BUT_TURN_OFF
BUT_TURN_OFF__0__DR EQU CYREG_GPIO_PRT5_DR
BUT_TURN_OFF__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_TURN_OFF__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_TURN_OFF__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_TURN_OFF__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
BUT_TURN_OFF__0__HSIOM_MASK EQU 0x00F00000
BUT_TURN_OFF__0__HSIOM_SHIFT EQU 20
BUT_TURN_OFF__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_TURN_OFF__0__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_TURN_OFF__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_TURN_OFF__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_TURN_OFF__0__MASK EQU 0x20
BUT_TURN_OFF__0__PC EQU CYREG_GPIO_PRT5_PC
BUT_TURN_OFF__0__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_TURN_OFF__0__PORT EQU 5
BUT_TURN_OFF__0__PS EQU CYREG_GPIO_PRT5_PS
BUT_TURN_OFF__0__SHIFT EQU 5
BUT_TURN_OFF__DR EQU CYREG_GPIO_PRT5_DR
BUT_TURN_OFF__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
BUT_TURN_OFF__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
BUT_TURN_OFF__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
BUT_TURN_OFF__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_TURN_OFF__INTR EQU CYREG_GPIO_PRT5_INTR
BUT_TURN_OFF__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
BUT_TURN_OFF__INTSTAT EQU CYREG_GPIO_PRT5_INTR
BUT_TURN_OFF__MASK EQU 0x20
BUT_TURN_OFF__PC EQU CYREG_GPIO_PRT5_PC
BUT_TURN_OFF__PC2 EQU CYREG_GPIO_PRT5_PC2
BUT_TURN_OFF__PORT EQU 5
BUT_TURN_OFF__PS EQU CYREG_GPIO_PRT5_PS
BUT_TURN_OFF__SHIFT EQU 5

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
