PrefixInstruction::SET_6_HL => 4,
PrefixInstruction::SWAP_A => 2,
PrefixInstruction::RLC_B => 2,
PrefixInstruction::BIT_7_H => 2,
PrefixInstruction::BIT_1_D => 2,
PrefixInstruction::BIT_6_C => 2,
PrefixInstruction::BIT_1_A => 2,
PrefixInstruction::SLA_HL => 4,
PrefixInstruction::SET_3_L => 2,
PrefixInstruction::SRA_L => 2,
PrefixInstruction::RL_D => 2,
PrefixInstruction::SRL_A => 2,
PrefixInstruction::SET_2_D => 2,
PrefixInstruction::RRC_HL => 4,
PrefixInstruction::SET_7_C => 2,
PrefixInstruction::BIT_4_L => 2,
PrefixInstruction::BIT_6_L => 2,
PrefixInstruction::SET_3_D => 2,
PrefixInstruction::SWAP_E => 2,
PrefixInstruction::SRL_H => 2,
PrefixInstruction::BIT_7_HL => 3,
PrefixInstruction::RES_3_L => 2,
PrefixInstruction::RES_2_E => 2,
PrefixInstruction::BIT_0_B => 2,
PrefixInstruction::RES_1_A => 2,
PrefixInstruction::SET_4_E => 2,
PrefixInstruction::RES_6_B => 2,
PrefixInstruction::SET_6_D => 2,
PrefixInstruction::SET_2_B => 2,
PrefixInstruction::BIT_0_L => 2,
PrefixInstruction::SET_2_HL => 4,
PrefixInstruction::RES_4_L => 2,
PrefixInstruction::BIT_3_A => 2,
PrefixInstruction::SET_1_L => 2,
PrefixInstruction::SET_0_A => 2,
PrefixInstruction::RES_7_B => 2,
PrefixInstruction::SET_2_H => 2,
PrefixInstruction::SLA_C => 2,
PrefixInstruction::RRC_D => 2,
PrefixInstruction::SET_3_HL => 4,
PrefixInstruction::BIT_3_L => 2,
PrefixInstruction::SET_1_C => 2,
PrefixInstruction::RRC_L => 2,
PrefixInstruction::BIT_5_B => 2,
PrefixInstruction::SET_0_D => 2,
PrefixInstruction::BIT_1_B => 2,
PrefixInstruction::RES_3_E => 2,
PrefixInstruction::RR_A => 2,
PrefixInstruction::RES_0_B => 2,
PrefixInstruction::SET_0_C => 2,
PrefixInstruction::SET_5_B => 2,
PrefixInstruction::SET_1_A => 2,
PrefixInstruction::SLA_D => 2,
PrefixInstruction::SRA_B => 2,
PrefixInstruction::RES_3_HL => 4,
PrefixInstruction::RES_6_L => 2,
PrefixInstruction::RES_7_D => 2,
PrefixInstruction::SRA_D => 2,
PrefixInstruction::SET_6_L => 2,
PrefixInstruction::SET_6_A => 2,
PrefixInstruction::RES_5_B => 2,
PrefixInstruction::RLC_HL => 4,
PrefixInstruction::SLA_H => 2,
PrefixInstruction::BIT_4_B => 2,
PrefixInstruction::SET_1_HL => 4,
PrefixInstruction::SET_4_A => 2,
PrefixInstruction::BIT_4_C => 2,
PrefixInstruction::SET_7_HL => 4,
PrefixInstruction::RES_2_L => 2,
PrefixInstruction::SET_1_D => 2,
PrefixInstruction::SET_1_H => 2,
PrefixInstruction::SRL_B => 2,
PrefixInstruction::BIT_5_HL => 3,
PrefixInstruction::BIT_6_HL => 3,
PrefixInstruction::RES_4_C => 2,
PrefixInstruction::SET_0_B => 2,
PrefixInstruction::RES_5_D => 2,
PrefixInstruction::SET_6_B => 2,
PrefixInstruction::RES_1_HL => 4,
PrefixInstruction::RR_B => 2,
PrefixInstruction::SRL_D => 2,
PrefixInstruction::BIT_1_E => 2,
PrefixInstruction::BIT_5_A => 2,
PrefixInstruction::RES_2_HL => 4,
PrefixInstruction::RES_3_B => 2,
PrefixInstruction::RR_C => 2,
PrefixInstruction::BIT_6_B => 2,
PrefixInstruction::RES_6_C => 2,
PrefixInstruction::BIT_0_D => 2,
PrefixInstruction::RRC_C => 2,
PrefixInstruction::RES_0_L => 2,
PrefixInstruction::SRA_C => 2,
PrefixInstruction::SWAP_L => 2,
PrefixInstruction::BIT_2_E => 2,
PrefixInstruction::RLC_H => 2,
PrefixInstruction::RRC_E => 2,
PrefixInstruction::RR_HL => 4,
PrefixInstruction::RES_4_H => 2,
PrefixInstruction::RR_D => 2,
PrefixInstruction::BIT_4_A => 2,
PrefixInstruction::SET_1_E => 2,
PrefixInstruction::SET_2_E => 2,
PrefixInstruction::RL_B => 2,
PrefixInstruction::BIT_7_A => 2,
PrefixInstruction::SRA_H => 2,
PrefixInstruction::SET_3_B => 2,
PrefixInstruction::SET_4_H => 2,
PrefixInstruction::SET_5_D => 2,
PrefixInstruction::SET_5_L => 2,
PrefixInstruction::SET_0_L => 2,
PrefixInstruction::SLA_L => 2,
PrefixInstruction::SRL_E => 2,
PrefixInstruction::RES_5_HL => 4,
PrefixInstruction::RES_6_HL => 4,
PrefixInstruction::SET_0_E => 2,
PrefixInstruction::BIT_7_D => 2,
PrefixInstruction::BIT_7_C => 2,
PrefixInstruction::RES_5_C => 2,
PrefixInstruction::RES_5_H => 2,
PrefixInstruction::SET_7_B => 2,
PrefixInstruction::SET_3_H => 2,
PrefixInstruction::SET_0_H => 2,
PrefixInstruction::RES_1_D => 2,
PrefixInstruction::RES_3_H => 2,
PrefixInstruction::RR_L => 2,
PrefixInstruction::RES_6_D => 2,
PrefixInstruction::RES_1_C => 2,
PrefixInstruction::SET_2_A => 2,
PrefixInstruction::BIT_2_B => 2,
PrefixInstruction::SLA_E => 2,
PrefixInstruction::RL_C => 2,
PrefixInstruction::RL_A => 2,
PrefixInstruction::RES_4_A => 2,
PrefixInstruction::SWAP_D => 2,
PrefixInstruction::SWAP_H => 2,
PrefixInstruction::RES_5_L => 2,
PrefixInstruction::RES_6_A => 2,
PrefixInstruction::RES_7_A => 2,
PrefixInstruction::BIT_3_E => 2,
PrefixInstruction::BIT_0_C => 2,
PrefixInstruction::BIT_5_H => 2,
PrefixInstruction::SET_4_C => 2,
PrefixInstruction::SET_5_HL => 4,
PrefixInstruction::BIT_4_E => 2,
PrefixInstruction::RES_6_E => 2,
PrefixInstruction::SET_5_A => 2,
PrefixInstruction::BIT_5_L => 2,
PrefixInstruction::RLC_A => 2,
PrefixInstruction::BIT_6_E => 2,
PrefixInstruction::BIT_2_A => 2,
PrefixInstruction::SET_3_C => 2,
PrefixInstruction::RES_1_L => 2,
PrefixInstruction::BIT_4_HL => 3,
PrefixInstruction::RLC_L => 2,
PrefixInstruction::RRC_A => 2,
PrefixInstruction::RES_1_E => 2,
PrefixInstruction::BIT_6_D => 2,
PrefixInstruction::RES_4_E => 2,
PrefixInstruction::SET_3_A => 2,
PrefixInstruction::BIT_2_C => 2,
PrefixInstruction::BIT_6_H => 2,
PrefixInstruction::RR_E => 2,
PrefixInstruction::RES_4_D => 2,
PrefixInstruction::SET_6_E => 2,
PrefixInstruction::SWAP_B => 2,
PrefixInstruction::RL_H => 2,
PrefixInstruction::BIT_2_HL => 3,
PrefixInstruction::RL_E => 2,
PrefixInstruction::SRA_E => 2,
PrefixInstruction::RES_0_E => 2,
PrefixInstruction::RL_HL => 4,
PrefixInstruction::SET_3_E => 2,
PrefixInstruction::RES_2_A => 2,
PrefixInstruction::RES_4_HL => 4,
PrefixInstruction::SET_4_HL => 4,
PrefixInstruction::SET_5_E => 2,
PrefixInstruction::SET_7_H => 2,
PrefixInstruction::BIT_2_D => 2,
PrefixInstruction::RES_1_B => 2,
PrefixInstruction::BIT_7_L => 2,
PrefixInstruction::RES_2_B => 2,
PrefixInstruction::RES_2_D => 2,
PrefixInstruction::RES_7_C => 2,
PrefixInstruction::SRA_A => 2,
PrefixInstruction::BIT_3_B => 2,
PrefixInstruction::BIT_3_H => 2,
PrefixInstruction::SRL_C => 2,
PrefixInstruction::RES_4_B => 2,
PrefixInstruction::RES_5_E => 2,
PrefixInstruction::SET_7_L => 2,
PrefixInstruction::SET_0_HL => 4,
PrefixInstruction::RES_0_D => 2,
PrefixInstruction::RES_7_H => 2,
PrefixInstruction::BIT_5_C => 2,
PrefixInstruction::BIT_5_D => 2,
PrefixInstruction::SET_6_C => 2,
PrefixInstruction::SET_7_A => 2,
PrefixInstruction::SWAP_HL => 4,
PrefixInstruction::BIT_2_H => 2,
PrefixInstruction::BIT_5_E => 2,
PrefixInstruction::SET_5_H => 2,
PrefixInstruction::SRL_L => 2,
PrefixInstruction::RES_0_H => 2,
PrefixInstruction::RR_H => 2,
PrefixInstruction::BIT_0_A => 2,
PrefixInstruction::RES_0_C => 2,
PrefixInstruction::BIT_2_L => 2,
PrefixInstruction::RES_2_C => 2,
PrefixInstruction::BIT_7_B => 2,
PrefixInstruction::RES_7_HL => 4,
PrefixInstruction::RLC_D => 2,
PrefixInstruction::BIT_0_E => 2,
PrefixInstruction::BIT_4_H => 2,
PrefixInstruction::RES_0_HL => 4,
PrefixInstruction::SRL_HL => 4,
PrefixInstruction::SLA_B => 2,
PrefixInstruction::RLC_E => 2,
PrefixInstruction::BIT_0_HL => 3,
PrefixInstruction::SET_7_E => 2,
PrefixInstruction::RL_L => 2,
PrefixInstruction::RRC_B => 2,
PrefixInstruction::BIT_7_E => 2,
PrefixInstruction::SET_4_L => 2,
PrefixInstruction::BIT_3_C => 2,
PrefixInstruction::RES_0_A => 2,
PrefixInstruction::SET_2_L => 2,
PrefixInstruction::SET_6_H => 2,
PrefixInstruction::BIT_3_D => 2,
PrefixInstruction::SET_4_B => 2,
PrefixInstruction::SLA_A => 2,
PrefixInstruction::RES_1_H => 2,
PrefixInstruction::SET_7_D => 2,
PrefixInstruction::BIT_1_HL => 3,
PrefixInstruction::BIT_1_C => 2,
PrefixInstruction::SWAP_C => 2,
PrefixInstruction::BIT_6_A => 2,
PrefixInstruction::SET_4_D => 2,
PrefixInstruction::RES_3_C => 2,
PrefixInstruction::BIT_1_H => 2,
PrefixInstruction::RRC_H => 2,
PrefixInstruction::RES_2_H => 2,
PrefixInstruction::RES_6_H => 2,
PrefixInstruction::RLC_C => 2,
PrefixInstruction::RES_3_A => 2,
PrefixInstruction::RES_7_L => 2,
PrefixInstruction::BIT_4_D => 2,
PrefixInstruction::BIT_3_HL => 3,
PrefixInstruction::SET_2_C => 2,
PrefixInstruction::RES_3_D => 2,
PrefixInstruction::SRA_HL => 4,
PrefixInstruction::SET_1_B => 2,
PrefixInstruction::SET_5_C => 2,
PrefixInstruction::BIT_1_L => 2,
PrefixInstruction::RES_7_E => 2,
PrefixInstruction::RES_5_A => 2,
PrefixInstruction::BIT_0_H => 2,
