<stg><name>crypto_sign_ed25519_.17</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="2">
<condition id="42">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="44">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="45">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="3" to="8">
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="49">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="3">
<condition id="55">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="6" to="7">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="7" to="5">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="8" to="9">
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="11">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="9" to="10">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="10" to="8">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="11" to="12">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="12" to="13">
<condition id="67">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="13" to="14">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="14" to="15">
<condition id="71">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="14" to="12">
<condition id="76">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="15" to="14">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="64">
<![CDATA[
:0  %t = alloca [63 x i32], align 16

]]></Node>
<StgValue><ssdm name="t"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_45, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond3 = icmp eq i6 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_45 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader5.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr = getelementptr inbounds [63 x i32]* %t, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store i32 0, i32* %t_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader5:0  %i_1 = phi i6 [ %i_46, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i6 %i_1, -32

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:3  %i_46 = add i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_46"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond2, label %.preheader.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
.preheader4.preheader:0  %tmp_s = zext i6 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="r_v_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
.preheader4.preheader:2  %r_v_load = load i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="5">
<![CDATA[
.preheader4.preheader:2  %r_v_load = load i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:3  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader4:0  %j = phi i6 [ %j_2, %3 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:1  %exitcond1 = icmp eq i6 %j, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:3  %j_2 = add i6 %j, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_774 = zext i6 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp_774

]]></Node>
<StgValue><ssdm name="y_v_addr"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
:2  %y_v_load = load i32* %y_v_addr, align 4

]]></Node>
<StgValue><ssdm name="y_v_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_776 = add i6 %i_1, %j

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
:2  %y_v_load = load i32* %y_v_addr, align 4

]]></Node>
<StgValue><ssdm name="y_v_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_775 = mul i32 %r_v_load, %y_v_load

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
:5  %tmp_777 = zext i6 %tmp_776 to i64

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %t_addr_15 = getelementptr inbounds [63 x i32]* %t, i64 0, i64 %tmp_777

]]></Node>
<StgValue><ssdm name="t_addr_15"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
:7  %t_load_5 = load i32* %t_addr_15, align 4

]]></Node>
<StgValue><ssdm name="t_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
:7  %t_load_5 = load i32* %t_addr_15, align 4

]]></Node>
<StgValue><ssdm name="t_load_5"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_778 = add i32 %t_load_5, %tmp_775

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:9  store i32 %tmp_778, i32* %t_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i6 [ %i_47, %4 ], [ -32, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %i_2, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp_772 = zext i6 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %t_addr_14 = getelementptr inbounds [63 x i32]* %t, i64 0, i64 %tmp_772

]]></Node>
<StgValue><ssdm name="t_addr_14"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="6">
<![CDATA[
:6  %t_load_4 = load i32* %t_addr_14, align 4

]]></Node>
<StgValue><ssdm name="t_load_4"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %t_addr_12 = getelementptr inbounds [63 x i32]* %t, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="t_addr_12"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
:1  %t_load = load i32* %t_addr_12, align 4

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_770 = xor i6 %i_2, -32

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_771 = zext i6 %tmp_770 to i64

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %t_addr_13 = getelementptr inbounds [63 x i32]* %t, i64 0, i64 %tmp_771

]]></Node>
<StgValue><ssdm name="t_addr_13"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
:3  %t_load_3 = load i32* %t_addr_13, align 4

]]></Node>
<StgValue><ssdm name="t_load_3"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="6">
<![CDATA[
:6  %t_load_4 = load i32* %t_addr_14, align 4

]]></Node>
<StgValue><ssdm name="t_load_4"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %i_47 = add i6 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
:3  %t_load_3 = load i32* %t_addr_13, align 4

]]></Node>
<StgValue><ssdm name="t_load_3"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp2_i = mul i32 %t_load_4, 38

]]></Node>
<StgValue><ssdm name="tmp2_i"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_773 = add i32 %t_load_3, %tmp2_i

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %r_v_addr_15 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_771

]]></Node>
<StgValue><ssdm name="r_v_addr_15"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_773, i32* %r_v_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
:1  %t_load = load i32* %t_addr_12, align 4

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %r_v_addr_13 = getelementptr [32 x i32]* %r_v, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="r_v_addr_13"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3  store i32 %t_load, i32* %r_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %r_v_addr_14 = getelementptr [32 x i32]* %r_v, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="r_v_addr_14"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %rep_i = phi i2 [ 0, %5 ], [ %rep, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="rep_i"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %exitcond1_i = icmp eq i2 %rep_i, -2

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %rep = add i2 %rep_i, 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1_i, label %reduce_mul.exit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
:0  %r_v_load_12 = load i32* %r_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_12"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_13 = load i32* %r_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_13"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
reduce_mul.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
:0  %r_v_load_12 = load i32* %r_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_12"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32">
<![CDATA[
:1  %tmp_779 = trunc i32 %r_v_load_12 to i7

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_759 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %r_v_load_12, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="25">
<![CDATA[
:3  %t_16_cast = zext i25 %tmp_759 to i31

]]></Node>
<StgValue><ssdm name="t_16_cast"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="7">
<![CDATA[
:4  %tmp_i_cast = zext i7 %tmp_779 to i32

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp_i_cast, i32* %r_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %t_7 = mul i31 19, %t_16_cast

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="31">
<![CDATA[
:7  %t_14_cast6 = zext i31 %t_7 to i32

]]></Node>
<StgValue><ssdm name="t_14_cast6"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_13 = load i32* %r_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_13"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = add i32 %t_14_cast6, %r_v_load_13

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_i, i32* %r_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i5 [ 0, %6 ], [ %i_48, %8 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond_i = icmp eq i5 %i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_48 = add i5 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %.loopexit.loopexit, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_755_i = zext i5 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_755_i"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr_16 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_755_i

]]></Node>
<StgValue><ssdm name="r_v_addr_16"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_14 = load i32* %r_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_14"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="5">
<![CDATA[
:6  %tmp_756_i = zext i5 %i_48 to i64

]]></Node>
<StgValue><ssdm name="tmp_756_i"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %r_v_addr_17 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_756_i

]]></Node>
<StgValue><ssdm name="r_v_addr_17"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_15 = load i32* %r_v_addr_17, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_15"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_14 = load i32* %r_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_14"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_780 = trunc i32 %r_v_load_14 to i8

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %t_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_v_load_14, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="t_s"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="24">
<![CDATA[
:5  %t_8 = zext i24 %t_s to i32

]]></Node>
<StgValue><ssdm name="t_8"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_15 = load i32* %r_v_addr_17, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_15"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_757_i = add i32 %t_8, %r_v_load_15

]]></Node>
<StgValue><ssdm name="tmp_757_i"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_757_i, i32* %r_v_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
:11  %tmp_758_i_cast = zext i8 %tmp_780 to i32

]]></Node>
<StgValue><ssdm name="tmp_758_i_cast"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %tmp_758_i_cast, i32* %r_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="152" name="r_v" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="y_v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="y_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="155" from="StgValue_154" to="t" fromId="154" toId="16">
</dataflow>
<dataflow id="157" from="StgValue_156" to="i" fromId="156" toId="18">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="StgValue_17" to="i" fromId="17" toId="18">
</dataflow>
<dataflow id="159" from="i_45" to="i" fromId="21" toId="18">
<BackEdge/>
<condition id="93">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="StgValue_26" to="i" fromId="26" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="161" from="i" to="exitcond3" fromId="18" toId="19">
</dataflow>
<dataflow id="163" from="StgValue_162" to="exitcond3" fromId="162" toId="19">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="164" toId="20">
</dataflow>
<dataflow id="167" from="StgValue_166" to="empty" fromId="166" toId="20">
</dataflow>
<dataflow id="168" from="StgValue_166" to="empty" fromId="166" toId="20">
</dataflow>
<dataflow id="169" from="StgValue_166" to="empty" fromId="166" toId="20">
</dataflow>
<dataflow id="170" from="i" to="i_45" fromId="18" toId="21">
</dataflow>
<dataflow id="172" from="StgValue_171" to="i_45" fromId="171" toId="21">
</dataflow>
<dataflow id="173" from="exitcond3" to="StgValue_22" fromId="19" toId="22">
</dataflow>
<dataflow id="174" from="i" to="tmp" fromId="18" toId="23">
</dataflow>
<dataflow id="175" from="t" to="t_addr" fromId="16" toId="24">
</dataflow>
<dataflow id="177" from="StgValue_176" to="t_addr" fromId="176" toId="24">
</dataflow>
<dataflow id="178" from="tmp" to="t_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="180" from="StgValue_179" to="StgValue_25" fromId="179" toId="25">
</dataflow>
<dataflow id="181" from="t_addr" to="StgValue_25" fromId="24" toId="25">
</dataflow>
<dataflow id="182" from="i_46" to="i_1" fromId="31" toId="28">
<BackEdge/>
<condition id="94">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="StgValue_48" to="i_1" fromId="48" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="184" from="StgValue_156" to="i_1" fromId="156" toId="28">
<condition id="95">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="StgValue_27" to="i_1" fromId="27" toId="28">
</dataflow>
<dataflow id="186" from="i_1" to="exitcond2" fromId="28" toId="29">
</dataflow>
<dataflow id="188" from="StgValue_187" to="exitcond2" fromId="187" toId="29">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopTripCount" to="empty_60" fromId="164" toId="30">
</dataflow>
<dataflow id="191" from="StgValue_190" to="empty_60" fromId="190" toId="30">
</dataflow>
<dataflow id="192" from="StgValue_190" to="empty_60" fromId="190" toId="30">
</dataflow>
<dataflow id="193" from="StgValue_190" to="empty_60" fromId="190" toId="30">
</dataflow>
<dataflow id="194" from="i_1" to="i_46" fromId="28" toId="31">
</dataflow>
<dataflow id="195" from="StgValue_171" to="i_46" fromId="171" toId="31">
</dataflow>
<dataflow id="196" from="exitcond2" to="StgValue_32" fromId="29" toId="32">
</dataflow>
<dataflow id="197" from="i_1" to="tmp_s" fromId="28" toId="33">
</dataflow>
<dataflow id="198" from="r_v" to="r_v_addr" fromId="152" toId="34">
</dataflow>
<dataflow id="199" from="StgValue_176" to="r_v_addr" fromId="176" toId="34">
</dataflow>
<dataflow id="200" from="tmp_s" to="r_v_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="201" from="r_v_addr" to="r_v_load" fromId="34" toId="35">
</dataflow>
<dataflow id="202" from="r_v_addr" to="r_v_load" fromId="34" toId="37">
</dataflow>
<dataflow id="203" from="j_2" to="j" fromId="42" toId="39">
<BackEdge/>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="StgValue_57" to="j" fromId="57" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="205" from="StgValue_156" to="j" fromId="156" toId="39">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="StgValue_38" to="j" fromId="38" toId="39">
</dataflow>
<dataflow id="207" from="j" to="exitcond1" fromId="39" toId="40">
</dataflow>
<dataflow id="208" from="StgValue_187" to="exitcond1" fromId="187" toId="40">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="empty_61" fromId="164" toId="41">
</dataflow>
<dataflow id="210" from="StgValue_190" to="empty_61" fromId="190" toId="41">
</dataflow>
<dataflow id="211" from="StgValue_190" to="empty_61" fromId="190" toId="41">
</dataflow>
<dataflow id="212" from="StgValue_190" to="empty_61" fromId="190" toId="41">
</dataflow>
<dataflow id="213" from="j" to="j_2" fromId="39" toId="42">
</dataflow>
<dataflow id="214" from="StgValue_171" to="j_2" fromId="171" toId="42">
</dataflow>
<dataflow id="215" from="exitcond1" to="StgValue_43" fromId="40" toId="43">
</dataflow>
<dataflow id="216" from="j" to="tmp_774" fromId="39" toId="44">
</dataflow>
<dataflow id="217" from="y_v" to="y_v_addr" fromId="153" toId="45">
</dataflow>
<dataflow id="218" from="StgValue_176" to="y_v_addr" fromId="176" toId="45">
</dataflow>
<dataflow id="219" from="tmp_774" to="y_v_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="220" from="y_v_addr" to="y_v_load" fromId="45" toId="46">
</dataflow>
<dataflow id="221" from="i_1" to="tmp_776" fromId="28" toId="47">
</dataflow>
<dataflow id="222" from="j" to="tmp_776" fromId="39" toId="47">
</dataflow>
<dataflow id="223" from="y_v_addr" to="y_v_load" fromId="45" toId="49">
</dataflow>
<dataflow id="224" from="r_v_load" to="tmp_775" fromId="37" toId="50">
</dataflow>
<dataflow id="225" from="y_v_load" to="tmp_775" fromId="49" toId="50">
</dataflow>
<dataflow id="226" from="tmp_776" to="tmp_777" fromId="47" toId="51">
</dataflow>
<dataflow id="227" from="t" to="t_addr_15" fromId="16" toId="52">
</dataflow>
<dataflow id="228" from="StgValue_176" to="t_addr_15" fromId="176" toId="52">
</dataflow>
<dataflow id="229" from="tmp_777" to="t_addr_15" fromId="51" toId="52">
</dataflow>
<dataflow id="230" from="t_addr_15" to="t_load_5" fromId="52" toId="53">
</dataflow>
<dataflow id="231" from="t_addr_15" to="t_load_5" fromId="52" toId="54">
</dataflow>
<dataflow id="232" from="t_load_5" to="tmp_778" fromId="54" toId="55">
</dataflow>
<dataflow id="233" from="tmp_775" to="tmp_778" fromId="50" toId="55">
</dataflow>
<dataflow id="234" from="tmp_778" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="235" from="t_addr_15" to="StgValue_56" fromId="52" toId="56">
</dataflow>
<dataflow id="236" from="i_47" to="i_2" fromId="72" toId="58">
<BackEdge/>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="StgValue_78" to="i_2" fromId="78" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="238" from="StgValue_187" to="i_2" fromId="187" toId="58">
<condition id="99">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="StgValue_36" to="i_2" fromId="36" toId="58">
</dataflow>
<dataflow id="240" from="i_2" to="exitcond" fromId="58" toId="59">
</dataflow>
<dataflow id="241" from="StgValue_162" to="exitcond" fromId="162" toId="59">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopTripCount" to="empty_62" fromId="164" toId="60">
</dataflow>
<dataflow id="244" from="StgValue_243" to="empty_62" fromId="243" toId="60">
</dataflow>
<dataflow id="245" from="StgValue_243" to="empty_62" fromId="243" toId="60">
</dataflow>
<dataflow id="246" from="StgValue_243" to="empty_62" fromId="243" toId="60">
</dataflow>
<dataflow id="247" from="exitcond" to="StgValue_61" fromId="59" toId="61">
</dataflow>
<dataflow id="248" from="i_2" to="tmp_772" fromId="58" toId="62">
</dataflow>
<dataflow id="249" from="t" to="t_addr_14" fromId="16" toId="63">
</dataflow>
<dataflow id="250" from="StgValue_176" to="t_addr_14" fromId="176" toId="63">
</dataflow>
<dataflow id="251" from="tmp_772" to="t_addr_14" fromId="62" toId="63">
</dataflow>
<dataflow id="252" from="t_addr_14" to="t_load_4" fromId="63" toId="64">
</dataflow>
<dataflow id="253" from="t" to="t_addr_12" fromId="16" toId="65">
</dataflow>
<dataflow id="254" from="StgValue_176" to="t_addr_12" fromId="176" toId="65">
</dataflow>
<dataflow id="255" from="StgValue_243" to="t_addr_12" fromId="243" toId="65">
</dataflow>
<dataflow id="256" from="t_addr_12" to="t_load" fromId="65" toId="66">
</dataflow>
<dataflow id="257" from="i_2" to="tmp_770" fromId="58" toId="67">
</dataflow>
<dataflow id="258" from="StgValue_187" to="tmp_770" fromId="187" toId="67">
</dataflow>
<dataflow id="259" from="tmp_770" to="tmp_771" fromId="67" toId="68">
</dataflow>
<dataflow id="260" from="t" to="t_addr_13" fromId="16" toId="69">
</dataflow>
<dataflow id="261" from="StgValue_176" to="t_addr_13" fromId="176" toId="69">
</dataflow>
<dataflow id="262" from="tmp_771" to="t_addr_13" fromId="68" toId="69">
</dataflow>
<dataflow id="263" from="t_addr_13" to="t_load_3" fromId="69" toId="70">
</dataflow>
<dataflow id="264" from="t_addr_14" to="t_load_4" fromId="63" toId="71">
</dataflow>
<dataflow id="265" from="i_2" to="i_47" fromId="58" toId="72">
</dataflow>
<dataflow id="266" from="StgValue_171" to="i_47" fromId="171" toId="72">
</dataflow>
<dataflow id="267" from="t_addr_13" to="t_load_3" fromId="69" toId="73">
</dataflow>
<dataflow id="268" from="t_load_4" to="tmp2_i" fromId="71" toId="74">
</dataflow>
<dataflow id="270" from="StgValue_269" to="tmp2_i" fromId="269" toId="74">
</dataflow>
<dataflow id="271" from="t_load_3" to="tmp_773" fromId="73" toId="75">
</dataflow>
<dataflow id="272" from="tmp2_i" to="tmp_773" fromId="74" toId="75">
</dataflow>
<dataflow id="273" from="r_v" to="r_v_addr_15" fromId="152" toId="76">
</dataflow>
<dataflow id="274" from="StgValue_176" to="r_v_addr_15" fromId="176" toId="76">
</dataflow>
<dataflow id="275" from="tmp_771" to="r_v_addr_15" fromId="68" toId="76">
</dataflow>
<dataflow id="276" from="tmp_773" to="StgValue_77" fromId="75" toId="77">
</dataflow>
<dataflow id="277" from="r_v_addr_15" to="StgValue_77" fromId="76" toId="77">
</dataflow>
<dataflow id="278" from="t_addr_12" to="t_load" fromId="65" toId="79">
</dataflow>
<dataflow id="279" from="r_v" to="r_v_addr_13" fromId="152" toId="80">
</dataflow>
<dataflow id="280" from="StgValue_176" to="r_v_addr_13" fromId="176" toId="80">
</dataflow>
<dataflow id="281" from="StgValue_243" to="r_v_addr_13" fromId="243" toId="80">
</dataflow>
<dataflow id="282" from="t_load" to="StgValue_81" fromId="79" toId="81">
</dataflow>
<dataflow id="283" from="r_v_addr_13" to="StgValue_81" fromId="80" toId="81">
</dataflow>
<dataflow id="284" from="r_v" to="r_v_addr_14" fromId="152" toId="82">
</dataflow>
<dataflow id="285" from="StgValue_176" to="r_v_addr_14" fromId="176" toId="82">
</dataflow>
<dataflow id="286" from="StgValue_176" to="r_v_addr_14" fromId="176" toId="82">
</dataflow>
<dataflow id="288" from="StgValue_287" to="rep_i" fromId="287" toId="84">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="289" from="StgValue_83" to="rep_i" fromId="83" toId="84">
</dataflow>
<dataflow id="290" from="rep" to="rep_i" fromId="87" toId="84">
<BackEdge/>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="291" from="StgValue_115" to="rep_i" fromId="115" toId="84">
<BackEdge/>
</dataflow>
<dataflow id="292" from="rep_i" to="exitcond1_i" fromId="84" toId="85">
</dataflow>
<dataflow id="294" from="StgValue_293" to="exitcond1_i" fromId="293" toId="85">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecLoopTripCount" to="empty_63" fromId="164" toId="86">
</dataflow>
<dataflow id="297" from="StgValue_296" to="empty_63" fromId="296" toId="86">
</dataflow>
<dataflow id="298" from="StgValue_296" to="empty_63" fromId="296" toId="86">
</dataflow>
<dataflow id="299" from="StgValue_296" to="empty_63" fromId="296" toId="86">
</dataflow>
<dataflow id="300" from="rep_i" to="rep" fromId="84" toId="87">
</dataflow>
<dataflow id="302" from="StgValue_301" to="rep" fromId="301" toId="87">
</dataflow>
<dataflow id="303" from="exitcond1_i" to="StgValue_88" fromId="85" toId="88">
</dataflow>
<dataflow id="304" from="r_v_addr_13" to="r_v_load_12" fromId="80" toId="89">
</dataflow>
<dataflow id="305" from="r_v_addr_14" to="r_v_load_13" fromId="82" toId="90">
</dataflow>
<dataflow id="306" from="r_v_addr_13" to="r_v_load_12" fromId="80" toId="92">
</dataflow>
<dataflow id="307" from="r_v_load_12" to="tmp_779" fromId="92" toId="93">
</dataflow>
<dataflow id="309" from="_ssdm_op_PartSelect.i25.i32.i32.i32" to="tmp_759" fromId="308" toId="94">
</dataflow>
<dataflow id="310" from="r_v_load_12" to="tmp_759" fromId="92" toId="94">
</dataflow>
<dataflow id="312" from="StgValue_311" to="tmp_759" fromId="311" toId="94">
</dataflow>
<dataflow id="314" from="StgValue_313" to="tmp_759" fromId="313" toId="94">
</dataflow>
<dataflow id="315" from="tmp_759" to="t_16_cast" fromId="94" toId="95">
</dataflow>
<dataflow id="316" from="tmp_779" to="tmp_i_cast" fromId="93" toId="96">
</dataflow>
<dataflow id="317" from="tmp_i_cast" to="StgValue_97" fromId="96" toId="97">
</dataflow>
<dataflow id="318" from="r_v_addr_13" to="StgValue_97" fromId="80" toId="97">
</dataflow>
<dataflow id="320" from="StgValue_319" to="t_7" fromId="319" toId="98">
</dataflow>
<dataflow id="321" from="t_16_cast" to="t_7" fromId="95" toId="98">
</dataflow>
<dataflow id="322" from="t_7" to="t_14_cast6" fromId="98" toId="99">
</dataflow>
<dataflow id="323" from="r_v_addr_14" to="r_v_load_13" fromId="82" toId="100">
</dataflow>
<dataflow id="324" from="t_14_cast6" to="tmp_i" fromId="99" toId="101">
</dataflow>
<dataflow id="325" from="r_v_load_13" to="tmp_i" fromId="100" toId="101">
</dataflow>
<dataflow id="326" from="tmp_i" to="StgValue_102" fromId="101" toId="102">
</dataflow>
<dataflow id="327" from="r_v_addr_14" to="StgValue_102" fromId="82" toId="102">
</dataflow>
<dataflow id="329" from="StgValue_328" to="i_i" fromId="328" toId="104">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="330" from="StgValue_103" to="i_i" fromId="103" toId="104">
</dataflow>
<dataflow id="331" from="i_48" to="i_i" fromId="107" toId="104">
<BackEdge/>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="332" from="StgValue_125" to="i_i" fromId="125" toId="104">
<BackEdge/>
</dataflow>
<dataflow id="333" from="i_i" to="exitcond_i" fromId="104" toId="105">
</dataflow>
<dataflow id="335" from="StgValue_334" to="exitcond_i" fromId="334" toId="105">
</dataflow>
<dataflow id="336" from="_ssdm_op_SpecLoopTripCount" to="empty_64" fromId="164" toId="106">
</dataflow>
<dataflow id="337" from="StgValue_243" to="empty_64" fromId="243" toId="106">
</dataflow>
<dataflow id="338" from="StgValue_243" to="empty_64" fromId="243" toId="106">
</dataflow>
<dataflow id="339" from="StgValue_243" to="empty_64" fromId="243" toId="106">
</dataflow>
<dataflow id="340" from="i_i" to="i_48" fromId="104" toId="107">
</dataflow>
<dataflow id="342" from="StgValue_341" to="i_48" fromId="341" toId="107">
</dataflow>
<dataflow id="343" from="exitcond_i" to="StgValue_108" fromId="105" toId="108">
</dataflow>
<dataflow id="344" from="i_i" to="tmp_755_i" fromId="104" toId="109">
</dataflow>
<dataflow id="345" from="r_v" to="r_v_addr_16" fromId="152" toId="110">
</dataflow>
<dataflow id="346" from="StgValue_176" to="r_v_addr_16" fromId="176" toId="110">
</dataflow>
<dataflow id="347" from="tmp_755_i" to="r_v_addr_16" fromId="109" toId="110">
</dataflow>
<dataflow id="348" from="r_v_addr_16" to="r_v_load_14" fromId="110" toId="111">
</dataflow>
<dataflow id="349" from="i_48" to="tmp_756_i" fromId="107" toId="112">
</dataflow>
<dataflow id="350" from="r_v" to="r_v_addr_17" fromId="152" toId="113">
</dataflow>
<dataflow id="351" from="StgValue_176" to="r_v_addr_17" fromId="176" toId="113">
</dataflow>
<dataflow id="352" from="tmp_756_i" to="r_v_addr_17" fromId="112" toId="113">
</dataflow>
<dataflow id="353" from="r_v_addr_17" to="r_v_load_15" fromId="113" toId="114">
</dataflow>
<dataflow id="354" from="r_v_addr_16" to="r_v_load_14" fromId="110" toId="116">
</dataflow>
<dataflow id="355" from="r_v_load_14" to="tmp_780" fromId="116" toId="117">
</dataflow>
<dataflow id="357" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="t_s" fromId="356" toId="118">
</dataflow>
<dataflow id="358" from="r_v_load_14" to="t_s" fromId="116" toId="118">
</dataflow>
<dataflow id="360" from="StgValue_359" to="t_s" fromId="359" toId="118">
</dataflow>
<dataflow id="361" from="StgValue_313" to="t_s" fromId="313" toId="118">
</dataflow>
<dataflow id="362" from="t_s" to="t_8" fromId="118" toId="119">
</dataflow>
<dataflow id="363" from="r_v_addr_17" to="r_v_load_15" fromId="113" toId="120">
</dataflow>
<dataflow id="364" from="t_8" to="tmp_757_i" fromId="119" toId="121">
</dataflow>
<dataflow id="365" from="r_v_load_15" to="tmp_757_i" fromId="120" toId="121">
</dataflow>
<dataflow id="366" from="tmp_757_i" to="StgValue_122" fromId="121" toId="122">
</dataflow>
<dataflow id="367" from="r_v_addr_17" to="StgValue_122" fromId="113" toId="122">
</dataflow>
<dataflow id="368" from="tmp_780" to="tmp_758_i_cast" fromId="117" toId="123">
</dataflow>
<dataflow id="369" from="tmp_758_i_cast" to="StgValue_124" fromId="123" toId="124">
</dataflow>
<dataflow id="370" from="r_v_addr_16" to="StgValue_124" fromId="110" toId="124">
</dataflow>
<dataflow id="371" from="exitcond3" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="372" from="exitcond2" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="373" from="exitcond1" to="StgValue_5" fromId="40" toId="5">
</dataflow>
<dataflow id="374" from="exitcond" to="StgValue_8" fromId="59" toId="8">
</dataflow>
<dataflow id="375" from="exitcond1_i" to="StgValue_12" fromId="85" toId="12">
</dataflow>
<dataflow id="376" from="exitcond_i" to="StgValue_14" fromId="105" toId="14">
</dataflow>
</dataflows>


</stg>
