{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588406855598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588406855600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 16:07:35 2020 " "Processing started: Sat May 02 16:07:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588406855600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588406855600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aluCtl -c aluCtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off aluCtl -c aluCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588406855600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1588406856776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctl.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluCtl " "Found entity 1: aluCtl" {  } { { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588406856912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588406856912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctl_test.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctl_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluCtl_test " "Found entity 1: aluCtl_test" {  } { { "aluCtl_test.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588406856918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588406856918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aluCtl " "Elaborating entity \"aluCtl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1588406856993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1588406857893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588406857893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1588406857978 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1588406857978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1588406857978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1588406857978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588406858028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 16:07:38 2020 " "Processing ended: Sat May 02 16:07:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588406858028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588406858028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588406858028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588406858028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588406859844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588406859845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 16:07:38 2020 " "Processing started: Sat May 02 16:07:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588406859845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588406859845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aluCtl -c aluCtl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aluCtl -c aluCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588406859846 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588406860179 ""}
{ "Info" "0" "" "Project  = aluCtl" {  } {  } 0 0 "Project  = aluCtl" 0 0 "Fitter" 0 0 1588406860180 ""}
{ "Info" "0" "" "Revision = aluCtl" {  } {  } 0 0 "Revision = aluCtl" 0 0 "Fitter" 0 0 1588406860180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1588406860302 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "aluCtl EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design aluCtl" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1588406860461 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588406860611 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1588406861222 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588406861222 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588406861224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588406861224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588406861224 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588406861224 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtl\[0\] " "Pin ALUCtl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUCtl[0] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtl\[1\] " "Pin ALUCtl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUCtl[1] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtl\[2\] " "Pin ALUCtl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUCtl[2] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtl\[3\] " "Pin ALUCtl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUCtl[3] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUCtl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUop\[1\] " "Pin ALUop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUop[1] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[0\] " "Pin func\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[0] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[1\] " "Pin func\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[1] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[2\] " "Pin func\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[2] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[3\] " "Pin func\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[3] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[5\] " "Pin func\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[5] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUop\[0\] " "Pin ALUop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUop[0] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func\[4\] " "Pin func\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { func[4] } } } { "aluCtl.v" "" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588406861255 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1588406861255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aluCtl.sdc " "Synopsys Design Constraints File file not found: 'aluCtl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588406861383 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588406861385 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1588406861385 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588406861386 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588406861386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588406861388 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588406861388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588406861388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588406861389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588406861389 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588406861390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588406861390 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588406861390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588406861390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1588406861390 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588406861390 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 8 4 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 8 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1588406861392 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1588406861392 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588406861392 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588406861392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588406861392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588406861392 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588406861392 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1588406861392 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588406861392 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588406861398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588406861757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588406861804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588406861812 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588406861909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588406861909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588406861964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1588406862294 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588406862294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588406862330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1588406862332 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1588406862332 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588406862332 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1588406862336 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588406862338 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUCtl\[0\] 0 " "Pin \"ALUCtl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588406862340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUCtl\[1\] 0 " "Pin \"ALUCtl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588406862340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUCtl\[2\] 0 " "Pin \"ALUCtl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588406862340 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUCtl\[3\] 0 " "Pin \"ALUCtl\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588406862340 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1588406862340 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588406862374 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588406862385 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588406862417 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588406862564 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1588406862587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/output_files/aluCtl.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/projects/SingleCPU/aluCtl/output_files/aluCtl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588406862684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588406862850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 16:07:42 2020 " "Processing ended: Sat May 02 16:07:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588406862850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588406862850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588406862850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588406862850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588406864146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588406864147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 16:07:43 2020 " "Processing started: Sat May 02 16:07:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588406864147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588406864147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aluCtl -c aluCtl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aluCtl -c aluCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588406864147 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588406864980 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588406865009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588406865661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 16:07:45 2020 " "Processing ended: Sat May 02 16:07:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588406865661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588406865661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588406865661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588406865661 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588406866357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588406867536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588406867538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 16:07:46 2020 " "Processing started: Sat May 02 16:07:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588406867538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588406867538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aluCtl -c aluCtl " "Command: quartus_sta aluCtl -c aluCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588406867538 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1588406867888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1588406868425 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aluCtl.sdc " "Synopsys Design Constraints File file not found: 'aluCtl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1588406868631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1588406868632 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1588406868632 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1588406868632 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1588406868633 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1588406868643 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1588406868649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868689 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1588406868703 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1588406868704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1588406868713 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1588406868713 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1588406868713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588406868744 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1588406868758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1588406868786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1588406868787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588406868883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 16:07:48 2020 " "Processing ended: Sat May 02 16:07:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588406868883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588406868883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588406868883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588406868883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588406870327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588406870328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 16:07:50 2020 " "Processing started: Sat May 02 16:07:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588406870328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588406870328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off aluCtl -c aluCtl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off aluCtl -c aluCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588406870329 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "aluCtl.vo\", \"aluCtl_fast.vo aluCtl_v.sdo aluCtl_v_fast.sdo C:/altera/13.0sp1/projects/SingleCPU/aluCtl/simulation/modelsim/ simulation " "Generated files \"aluCtl.vo\", \"aluCtl_fast.vo\", \"aluCtl_v.sdo\" and \"aluCtl_v_fast.sdo\" in directory \"C:/altera/13.0sp1/projects/SingleCPU/aluCtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1588406871078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588406871156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 16:07:51 2020 " "Processing ended: Sat May 02 16:07:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588406871156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588406871156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588406871156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588406871156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588406872680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588406872680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 16:07:51 2020 " "Processing started: Sat May 02 16:07:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588406872680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588406872680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui aluCtl aluCtl " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui aluCtl aluCtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588406872680 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui aluCtl aluCtl " "Quartus(args): --block_on_gui aluCtl aluCtl" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1588406872680 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1588406873013 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1588406873161 ""}
{ "Warning" "0" "" "Warning: File aluCtl_run_msim_gate_verilog.do already exists - backing up current file as aluCtl_run_msim_gate_verilog.do.bak2" {  } {  } 0 0 "Warning: File aluCtl_run_msim_gate_verilog.do already exists - backing up current file as aluCtl_run_msim_gate_verilog.do.bak2" 0 0 "Quartus II" 0 0 1588406873525 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/altera/13.0sp1/projects/SingleCPU/aluCtl/simulation/modelsim/aluCtl_run_msim_gate_verilog.do" {  } { { "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/simulation/modelsim/aluCtl_run_msim_gate_verilog.do" "0" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/simulation/modelsim/aluCtl_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/altera/13.0sp1/projects/SingleCPU/aluCtl/simulation/modelsim/aluCtl_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1588406873537 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1588406945219 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1588406945219 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do aluCtl_run_msim_gate_verilog.do " {  } {  } 0 0 "ModelSim-Altera Info: # do aluCtl_run_msim_gate_verilog.do " 0 0 "Quartus II" 0 0 1588406945219 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1588406945219 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1588406945219 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1588406945219 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1588406945220 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1588406945220 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1588406945220 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1588406945220 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1588406945220 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1588406945221 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1588406945221 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{aluCtl.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{aluCtl.vo\}" 0 0 "Quartus II" 0 0 1588406945221 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1588406945221 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module aluCtl" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module aluCtl" 0 0 "Quartus II" 0 0 1588406945221 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1588406945221 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1588406945221 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     aluCtl" {  } {  } 0 0 "ModelSim-Altera Info: #     aluCtl" 0 0 "Quartus II" 0 0 1588406945222 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1588406945222 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/projects/SingleCPU/aluCtl \{C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/projects/SingleCPU/aluCtl \{C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v\}" 0 0 "Quartus II" 0 0 1588406945222 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1588406945223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module aluCtl_test" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module aluCtl_test" 0 0 "Quartus II" 0 0 1588406945223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1588406945224 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1588406945224 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     aluCtl_test" {  } {  } 0 0 "ModelSim-Altera Info: #     aluCtl_test" 0 0 "Quartus II" 0 0 1588406945225 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1588406945225 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\"  aluCtl_test" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\"  aluCtl_test" 0 0 "Quartus II" 0 0 1588406945226 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps aluCtl_test " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps aluCtl_test " 0 0 "Quartus II" 0 0 1588406945226 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.aluCtl_test" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.aluCtl_test" 0 0 "Quartus II" 0 0 1588406945227 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.aluCtl" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.aluCtl" 0 0 "Quartus II" 0 0 1588406945227 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_io" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_io" 0 0 "Quartus II" 0 0 1588406945228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_mux21" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_mux21" 0 0 "Quartus II" 0 0 1588406945228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_dffe" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_dffe" 0 0 "Quartus II" 0 0 1588406945229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_asynch_io" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_asynch_io" 0 0 "Quartus II" 0 0 1588406945229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.cycloneii_lcell_comb" 0 0 "Quartus II" 0 0 1588406945230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1588406945230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1588406945231 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from aluCtl_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from aluCtl_v.sdo" 0 0 "Quartus II" 0 0 1588406945231 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii_ver.CYCLONEII_PRIM_DFFE" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii_ver.CYCLONEII_PRIM_DFFE" 0 0 "Quartus II" 0 0 1588406945232 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from aluCtl_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from aluCtl_v.sdo" 0 0 "Quartus II" 0 0 1588406945232 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Quartus II" 0 0 1588406945233 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /aluCtl_test File: C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /aluCtl_test File: C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v" 0 0 "Quartus II" 0 0 1588406945233 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1588406945234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Quartus II" 0 0 1588406945234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Quartus II" 0 0 1588406945235 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Quartus II" 0 0 1588406945235 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Quartus II" 0 0 1588406945235 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Quartus II" 0 0 1588406945236 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Quartus II" 0 0 1588406945236 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  x" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  x" 0 0 "Quartus II" 0 0 1588406945236 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  X" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  X" 0 0 "Quartus II" 0 0 1588406945236 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  X" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  X" 0 0 "Quartus II" 0 0 1588406945237 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  X" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  X" 0 0 "Quartus II" 0 0 1588406945237 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  2" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 00 func = 32 ALUCtl =  2" 0 0 "Quartus II" 0 0 1588406945237 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 01 func = 32 ALUCtl =  2" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 01 func = 32 ALUCtl =  2" 0 0 "Quartus II" 0 0 1588406945237 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 01 func = 32 ALUCtl =  6" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 01 func = 32 ALUCtl =  6" 0 0 "Quartus II" 0 0 1588406945237 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  6" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  6" 0 0 "Quartus II" 0 0 1588406945237 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  2" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  2" 0 0 "Quartus II" 0 0 1588406945237 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl = 10" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl = 10" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  2" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  2" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  3" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  3" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  2" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  2" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 34 ALUCtl =  2" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 34 ALUCtl =  2" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 34 ALUCtl =  6" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 34 ALUCtl =  6" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 36 ALUCtl =  6" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 36 ALUCtl =  6" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 36 ALUCtl =  4" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 36 ALUCtl =  4" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 36 ALUCtl =  0" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 36 ALUCtl =  0" 0 0 "Quartus II" 0 0 1588406945238 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 37 ALUCtl =  0" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 37 ALUCtl =  0" 0 0 "Quartus II" 0 0 1588406945239 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 37 ALUCtl =  1" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 37 ALUCtl =  1" 0 0 "Quartus II" 0 0 1588406945239 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 39 ALUCtl =  1" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 39 ALUCtl =  1" 0 0 "Quartus II" 0 0 1588406945239 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 39 ALUCtl =  9" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 39 ALUCtl =  9" 0 0 "Quartus II" 0 0 1588406945239 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 39 ALUCtl = 13" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 39 ALUCtl = 13" 0 0 "Quartus II" 0 0 1588406945239 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 39 ALUCtl = 12" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 39 ALUCtl = 12" 0 0 "Quartus II" 0 0 1588406945239 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 42 ALUCtl = 12" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 42 ALUCtl = 12" 0 0 "Quartus II" 0 0 1588406945239 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 42 ALUCtl = 14" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 42 ALUCtl = 14" 0 0 "Quartus II" 0 0 1588406945239 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 42 ALUCtl =  6" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 42 ALUCtl =  6" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 42 ALUCtl =  7" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 42 ALUCtl =  7" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 10 ALUCtl =  7" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 10 ALUCtl =  7" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 10 ALUCtl = 15" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 10 ALUCtl = 15" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl = 15" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl = 15" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  7" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  7" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  6" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  6" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  2" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 10 func = 32 ALUCtl =  2" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 11 func = 32 ALUCtl =  2" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 11 func = 32 ALUCtl =  2" 0 0 "Quartus II" 0 0 1588406945240 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 11 func = 32 ALUCtl =  6" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 11 func = 32 ALUCtl =  6" 0 0 "Quartus II" 0 0 1588406945241 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 11 func = 32 ALUCtl = 14" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 11 func = 32 ALUCtl = 14" 0 0 "Quartus II" 0 0 1588406945241 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALUop = 11 func = 32 ALUCtl = 15" {  } {  } 0 0 "ModelSim-Altera Info: # ALUop = 11 func = 32 ALUCtl = 15" 0 0 "Quartus II" 0 0 1588406945241 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: \$finish    : C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v(31)" {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: \$finish    : C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v(31)" 0 0 "Quartus II" 0 0 1588406945241 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 2 us  Iteration: 0  Instance: /aluCtl_test" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 2 us  Iteration: 0  Instance: /aluCtl_test" 0 0 "Quartus II" 0 0 1588406945241 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 1" {  } {  } 0 0 "ModelSim-Altera Info: # 1" 0 0 "Quartus II" 0 0 1588406945241 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module aluCtl_test at C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v line 31" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module aluCtl_test at C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v line 31" 0 0 "Quartus II" 0 0 1588406945241 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Simulation Breakpoint: 1" {  } {  } 0 0 "ModelSim-Altera Info: # Simulation Breakpoint: 1" 0 0 "Quartus II" 0 0 1588406945241 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module aluCtl_test at C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v line 31" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module aluCtl_test at C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_test.v line 31" 0 0 "Quartus II" 0 0 1588406945242 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./aluCtl_run_msim_gate_verilog.do PAUSED at line 17" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./aluCtl_run_msim_gate_verilog.do PAUSED at line 17" 0 0 "Quartus II" 0 0 1588406945242 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1588406945345 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_nativelink_simulation.rpt" {  } { { "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_nativelink_simulation.rpt" "0" { Text "C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/altera/13.0sp1/projects/SingleCPU/aluCtl/aluCtl_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1588406945345 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588406945926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588406954142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588406954143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 02 16:09:13 2020 " "Processing started: Sat May 02 16:09:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588406954143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1588406954143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp aluCtl -c aluCtl --netlist_type=sgate " "Command: quartus_rpp aluCtl -c aluCtl --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1588406954143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4466 " "Peak virtual memory: 4466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588406954210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 02 16:09:14 2020 " "Processing ended: Sat May 02 16:09:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588406954210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588406954210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588406954210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1588406954210 ""}
