<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix_2'" level="0">
<item name = "Date">Tue Jan  7 20:04:23 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.702, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">138785, 553185, 138785, 553185, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">138784, 553184, 8674 ~ 34574, -, -, 16, no</column>
<column name=" + Loop 1.1">18, 18, 2, -, -, 9, no</column>
<column name=" + Loop 1.2">8652, 34552, 618 ~ 1234, -, -, 14 ~ 28, no</column>
<column name="  ++ Loop 1.2.1">616, 1232, 44, -, -, 14 ~ 28, no</column>
<column name="   +++ Loop 1.2.1.1">42, 42, 14, -, -, 3, no</column>
<column name="    ++++ Loop 1.2.1.1.1">12, 12, 4, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, 0, 0, 465, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 32, 3, 0</column>
<column name="Multiplexer">-, -, -, 161, -</column>
<column name="Register">-, -, 308, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_16s_32_1_1_U24">network_mul_mul_16s_16s_32_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="empty_U">depthwise_conv2d_fix_2_empty, 0, 32, 3, 0, 9, 16, 1, 144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp6_fu_499_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp8_fu_425_p2">*, 0, 0, 51, 9, 6</column>
<column name="add_ln22_1_fu_317_p2">+, 0, 0, 15, 9, 9</column>
<column name="add_ln22_fu_312_p2">+, 0, 0, 15, 9, 9</column>
<column name="add_ln26_1_fu_366_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln26_fu_376_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln37_4_fu_544_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln37_5_fu_554_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln37_fu_534_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln45_fu_509_p2">+, 0, 0, 19, 14, 14</column>
<column name="buffer_fu_586_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_fu_356_p2">+, 0, 0, 13, 4, 1</column>
<column name="k_h_fu_451_p2">+, 0, 0, 10, 2, 1</column>
<column name="k_w_fu_524_p2">+, 0, 0, 10, 2, 1</column>
<column name="out_d_fu_328_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_fu_405_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_fu_435_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp2_fu_479_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp7_fu_415_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_fu_489_p2">+, 0, 0, 15, 9, 9</column>
<column name="sub_ln37_fu_473_p2">-, 0, 0, 15, 5, 5</column>
<column name="icmp_ln22_fu_322_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln24_fu_350_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln31_fu_400_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln32_fu_430_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln35_fu_445_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln36_fu_518_p2">icmp, 0, 0, 8, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">56, 13, 1, 13</column>
<column name="buffer_0_reg_240">9, 2, 32, 64</column>
<column name="buffer_1_reg_261">9, 2, 32, 64</column>
<column name="empty_address0">15, 3, 4, 12</column>
<column name="i_0_reg_204">9, 2, 4, 8</column>
<column name="k_h_0_reg_250">9, 2, 2, 4</column>
<column name="k_w_0_reg_273">9, 2, 2, 4</column>
<column name="out_d_0_reg_168">9, 2, 5, 10</column>
<column name="out_h_0_reg_216">9, 2, 5, 10</column>
<column name="out_w_0_reg_228">9, 2, 5, 10</column>
<column name="phi_mul2_reg_192">9, 2, 9, 18</column>
<column name="phi_mul_reg_180">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln22_1_reg_634">9, 0, 9, 0</column>
<column name="add_ln22_reg_629">9, 0, 9, 0</column>
<column name="add_ln37_5_reg_732">5, 0, 5, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="buffer_0_reg_240">32, 0, 32, 0</column>
<column name="buffer_1_reg_261">32, 0, 32, 0</column>
<column name="buffer_4_reg_670">32, 0, 32, 0</column>
<column name="empty_56_reg_619">5, 0, 5, 0</column>
<column name="empty_57_reg_624">5, 0, 5, 0</column>
<column name="i_0_reg_204">4, 0, 4, 0</column>
<column name="i_reg_655">4, 0, 4, 0</column>
<column name="input_load_reg_737">16, 0, 16, 0</column>
<column name="k_h_0_reg_250">2, 0, 2, 0</column>
<column name="k_h_reg_704">2, 0, 2, 0</column>
<column name="k_w_0_reg_273">2, 0, 2, 0</column>
<column name="k_w_reg_722">2, 0, 2, 0</column>
<column name="out_d_0_reg_168">5, 0, 5, 0</column>
<column name="out_d_reg_642">5, 0, 5, 0</column>
<column name="out_h_0_reg_216">5, 0, 5, 0</column>
<column name="out_h_reg_678">5, 0, 5, 0</column>
<column name="out_w_0_reg_228">5, 0, 5, 0</column>
<column name="out_w_reg_691">5, 0, 5, 0</column>
<column name="phi_mul2_reg_192">9, 0, 9, 0</column>
<column name="phi_mul_reg_180">9, 0, 9, 0</column>
<column name="sub_ln37_reg_709">5, 0, 5, 0</column>
<column name="tmp6_reg_714">14, 0, 14, 0</column>
<column name="tmp8_reg_683">14, 0, 14, 0</column>
<column name="trunc_ln9_reg_747">19, 0, 19, 0</column>
<column name="zext_ln26_reg_647">4, 0, 8, 4</column>
<column name="zext_ln35_reg_696">5, 0, 14, 9</column>
<column name="zext_ln37_6_cast_reg_604">7, 0, 14, 7</column>
<column name="zext_ln37_reg_599">7, 0, 9, 2</column>
<column name="zext_ln45_1_cast_reg_614">6, 0, 14, 8</column>
<column name="zext_ln45_reg_609">6, 0, 9, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="input_height">in, 7, ap_none, input_height, scalar</column>
<column name="input_width">in, 6, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="bias_address0">out, 4, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 16, ap_memory, bias, array</column>
<column name="kernel_0_address0">out, 8, ap_memory, kernel_0, array</column>
<column name="kernel_0_ce0">out, 1, ap_memory, kernel_0, array</column>
<column name="kernel_0_q0">in, 16, ap_memory, kernel_0, array</column>
</table>
</item>
</section>
</profile>
