Fitter Route Stage Report for quartus_compile
Wed Apr  5 16:37:57 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------+
; Routing Usage Summary                                       ;
+------------------------------+------------------------------+
; Routing Resource Type        ; Usage                        ;
+------------------------------+------------------------------+
; Block interconnects          ; 10,294 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 9 / 56,741 ( < 1 % )         ;
; C4 interconnects             ; 8,569 / 2,570,048 ( < 1 % )  ;
; Direct links                 ; 1,784 / 3,375,986 ( < 1 % )  ;
; Global clocks                ; 1 / 32 ( 3 % )               ;
; Periphery clocks             ; 0 / 910 ( 0 % )              ;
; R3 interconnects             ; 4,125 / 1,214,760 ( < 1 % )  ;
; R32 interconnects            ; 5 / 99,472 ( < 1 % )         ;
; R32/C27 interconnect drivers ; 14 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 6,837 / 2,336,152 ( < 1 % )  ;
; Regional clock lefts         ; 0 / 16 ( 0 % )               ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )               ;
; Regional clock out tops      ; 0 / 16 ( 0 % )               ;
; Regional clock rights        ; 0 / 16 ( 0 % )               ;
; Regional clocks              ; 0 / 16 ( 0 % )               ;
; Spine buffers                ; 6 / 704 ( < 1 % )            ;
; Spine clocks                 ; 6 / 1,056 ( < 1 % )          ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )            ;
+------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 16:32:23 2023
    Info: System process ID: 108387
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/bicg/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 1.42 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:02:18


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 3323.5            ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[12]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[12]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.745             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[2]                                                                                                                                                                                                                                                                                                                                                                    ; bicg_avmm_0_rw_writedata[2]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.742             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1] ; 0.725             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[9]                                                                                                                                                                                                                                                                                                                                                                    ; bicg_avmm_0_rw_writedata[9]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.721             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[41]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[41]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.720             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[6]                                                                                                                                                                                                                                                                                                                                                                    ; bicg_avmm_0_rw_writedata[6]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.718             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[35]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[35]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.718             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[39]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[39]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.717             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[38]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[38]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.712             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[7]                                                                                                                                                                                                                                                                                                                                                                    ; bicg_avmm_0_rw_writedata[7]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.684             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[10]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[10]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.667             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[43]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[43]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.661             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[29]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[29]                                                                                                                                                                                                                                                                                                                                                                              ; 0.658             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[42]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[42]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.658             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[3]                                                                                                                                                                                                                                                                                                                                                                    ; bicg_avmm_0_rw_writedata[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.654             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[30]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a30~reg0                                                                                                                                                                                                             ; 0.654             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[11]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[11]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.650             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[13]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[13]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.645             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[4]                                                                                                                                                                                                                                                                                                                                                                    ; bicg_avmm_0_rw_writedata[4]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.643             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[25]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg0                                                                                                                                                                                                             ; 0.637             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[26]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[58]                                                                                                                                                                                                                                                                                                                                                                              ; 0.635             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[30]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[30]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.634             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[1]                                                                                                                                                                                                                                                                                                                                                                    ; bicg_avmm_0_rw_writedata[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.631             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[19]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[19]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.630             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[37]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[37]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.628             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[24]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.624             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[46]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[46]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.623             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[32]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.621             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[14]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[14]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.620             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[53]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[53]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.615             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.writedata[40]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[40]                                                                                                                                                                                                                                                                                                                                                                              ; 0.614             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[49]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[49]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.611             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[26]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.611             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][9]                                                                                                                                                                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a5~reg0                                                                                                                                                                                                                    ; 0.611             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[17]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[17]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.608             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[27]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.608             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.writedata[59]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[27]                                                                                                                                                                                                                                                                                                                                                                              ; 0.607             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[0]                                                                                     ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.607             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[60]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[60]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.606             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][10]                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a6~reg0                                                                                                                                                                                                                    ; 0.606             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[28]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28~reg0                                                                                                                                                                                                             ; 0.604             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[29]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a29~reg0                                                                                                                                                                                                             ; 0.601             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[30]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.601             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[56]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[56]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.600             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[31]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.598             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[24]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[24]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.597             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][6]                                                                                                                                                                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg0                                                                                                                                                                                                                    ; 0.596             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[22]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.596             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[18]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.594             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                         ; 0.593             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[23]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.590             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][4]                                                                                                                                                                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a0~reg0                                                                                                                                                                                                                    ; 0.590             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg16_bicg19|readdata_reg_unnamed_bicg16_bicg7_readdata_reg_unnamed_bicg16_bicg7_data_reg_x_q[30]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.588             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                     ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                ; 0.588             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][5]                                                                                                                                                                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a1~reg0                                                                                                                                                                                                                    ; 0.586             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][12]                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0                                                                                                                                                                                                                    ; 0.584             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|theredist2_stall_entry_o5_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                   ; 0.584             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[17]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a17~reg0                                                                                                                                                                                                             ; 0.583             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[5]                                                                                                                                                                                                                                                                                                                                                                    ; bicg_avmm_0_rw_writedata[5]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.581             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[23]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a23~reg0                                                                                                                                                                                                             ; 0.581             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[20]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.580             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[28]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.580             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][13]                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a9~reg0                                                                                                                                                                                                                    ; 0.580             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][19]                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a15~reg0                                                                                                                                                                                                                   ; 0.578             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[62]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[62]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.577             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[21]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.574             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg16_bicg19|readdata_reg_unnamed_bicg16_bicg7_readdata_reg_unnamed_bicg16_bicg7_data_reg_x_q[25]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.574             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                     ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[36]                                                                                                                                                                                                                                                                                                                                                                                ; 0.574             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[14]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a14~reg0                                                                                                                                                                                                             ; 0.574             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[25]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.573             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[27]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a27~reg0                                                                                                                                                                                                             ; 0.571             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                           ; 0.571             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[34]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[34]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.570             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][14]                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0                                                                                                                                                                                                                   ; 0.570             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][7]                                                                                                                                                                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a3~reg0                                                                                                                                                                                                                    ; 0.566             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist3_sync_together64_aunroll_x_in_c0_eni3_3_tpl_3_delay_0[0]                                                                                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist3_sync_together64_aunroll_x_in_c0_eni3_3_tpl_3_delay_1[0]                                                                                                                                                               ; 0.564             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[15]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[15]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.563             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|thei_llvm_fpga_mem_unnamed_bicg18_bicg28|readdata_reg_unnamed_bicg18_bicg9_readdata_reg_unnamed_bicg18_bicg9_data_reg_x_q[29]                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|i_mul59_bicg29_ma3_cma_DSP0~reg0                                                                                                                                                                                            ; 0.563             ;
; bicg_avmm_0_rw_readdata_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                                             ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|agent_read_pipe.data[29]                                                                                                                                                                                                                                                                                                                                                                          ; 0.561             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[51]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[51]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.560             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                     ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                ; 0.560             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][11]                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0                                                                                                                                                                                                                    ; 0.558             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[50]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[50]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.557             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][8]                                                                                                                                                                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a4~reg0                                                                                                                                                                                                                    ; 0.556             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg7|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg1|source_NO_SHIFT_REG[47]                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg10|thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg1|gen_stallable.data_reg[47]                                                                                                                                                                                                                                           ; 0.554             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[20]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg0                                                                                                                                                                                                             ; 0.554             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[45]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[45]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.553             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist12_i_idxprom_bicg14_vt_join_q_1_q[22]                                                                                                                                                                        ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a22~reg0                                                                                                                                                                                                             ; 0.553             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thebicg_B9_merge_reg_aunroll_x|bicg_B9_merge_reg_data_reg_1_x_q[6]                                                                                                                                                                                                                                                                                     ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist5_sync_together114_aunroll_x_in_c0_eni7_2_tpl_1_q[6]                                                                                                                                                                  ; 0.553             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebicg_B9_branch|c0_exe3142_reg_q[23]                                                                                                                                                                                                                                                                                                                                            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B8_sr_0_aunroll_x|sr_1_x_q[23]                                                                                                                                                                                                                                                                                                                                                                  ; 0.553             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg4_bicg5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg4_bicg1|source_NO_SHIFT_REG[45]                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_s4521_bicg0|thei_llvm_fpga_ffwd_dest_p1024i32_s4521_bicg1|gen_stallable.data_reg[45]                                                                                                                                                                                                                                            ; 0.551             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[16]                                                                                                                                                                                                                                                                                                                                                                   ; bicg_avmm_0_rw_writedata[16]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.550             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][17]                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a13~reg0                                                                                                                                                                                                                   ; 0.548             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                     ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                ; 0.548             ;
; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                     ; bicg_avmm_0_rw_address[46]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.547             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg8|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg1|source_NO_SHIFT_REG[38]                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg15|thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg1|gen_stallable.data_reg[38]                                                                                                                                                                                                                                           ; 0.547             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg7|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg6_bicg1|source_NO_SHIFT_REG[48]                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg10|thei_llvm_fpga_ffwd_dest_p1024i32_p4724_bicg1|gen_stallable.data_reg[48]                                                                                                                                                                                                                                           ; 0.547             ;
; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg8|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_bicg7_bicg1|source_NO_SHIFT_REG[43]                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg15|thei_llvm_fpga_ffwd_dest_p1024i32_r4825_bicg1|gen_stallable.data_reg[43]                                                                                                                                                                                                                                           ; 0.547             ;
; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][16]                                                                                                                                                                                                                                                                                                                                                   ; bicg_inst|bicg_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a12~reg0                                                                                                                                                                                                                   ; 0.547             ;
; bicg_r_reg[39]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[296]                                                                                                                                                                                        ; 0.547             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


