{
    "code": "module TopModule (\n    input logic a,      // 1-bit input signal\n    input logic b,      // 1-bit input signal\n    input logic c,      // 1-bit input signal\n    input logic d,      // 1-bit input signal\n    input logic e,      // 1-bit input signal\n    output logic [24:0] out // 25-bit output vector\n);\n\nalways @(*) begin\n    out[0]  = (a == a);\n    out[1]  = (a == b);\n    out[2]  = (a == c);\n    out[3]  = (a == d);\n    out[4]  = (a == e);\n    out[5]  = (b == b);\n    out[6]  = (b == c);\n    out[7]  = (b == d);\n    out[8]  = (b == e);\n    out[9]  = (c == c);\n    out[10] = (c == d);\n    out[11] = (c == e);\n    out[12] = (d == d);\n    out[13] = (d == e);\n    out[14] = (e == e);\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 99,
        "passfail": "R"
    }
}