// Copyright 2025-     FlagOS Contributors
//
// Permission is hereby granted, free of charge, to any person obtaining
// a copy of this software and associated documentation files
// (the "Software"), to deal in the Software without restriction,
// including without limitation the rights to use, copy, modify, merge,
// publish, distribute, sublicense, and/or sell copies of the Software,
// and to permit persons to whom the Software is furnished to do so,
// subject to the following conditions:
//
// The above copyright notice and this permission notice shall be
// included in all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
// MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
// IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
// CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
// SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

// RUN: triton-opt %s -split-input-file --triton-nvidia-gpu-fence-insertion=compute-capability=90 | FileCheck %s

#blocked = #ttg.blocked<{sizePerThread = [8, 1], threadsPerWarp = [32, 1], warpsPerCTA = [2, 2], order = [0, 1]}>
#mma = #ttg.nvidia_mma<{versionMajor = 3, versionMinor = 0, warpsPerCTA = [4, 1], instrShape = [16, 64, 16]}>
#dot = #ttg.dot_op<{opIdx = 0, parent = #mma, kWidth = 2}>
#shared = #ttg.nvmma_shared<{swizzlingByteWidth = 128, transposed = true, elementBitWidth = 16}>
#smem = #ttg.shared_memory
module attributes {"ttg.num-ctas" = 1 : i32, "ttg.num-warps" = 4 : i32, ttg.target = "cuda:90", "ttg.threads-per-warp" = 32 : i32} {
  // CHECK-LABEL: tt.func @insert_for_wgmma_shared_operand
  tt.func @insert_for_wgmma_shared_operand(
      %a: tensor<64x512xbf16, #dot>,
      %b_init: tensor<512x64xbf16, #blocked>) -> tensor<64x64xf32, #mma> {
    %acc = arith.constant dense<0.000000e+00> : tensor<64x64xf32, #mma>

    // CHECK: %[[B_SMEM:.+]] = ttg.local_alloc
    %b_smem = ttg.local_alloc %b_init : (tensor<512x64xbf16, #blocked>) -> !ttg.memdesc<512x64xbf16, #shared, #smem, mutable>

    // CHECK-NEXT: tle.wgmma_shared_operand_fence %[[B_SMEM]]
    // CHECK-NEXT: ttng.warp_group_dot %arg0, %[[B_SMEM]], {{.*}}
    %out = ttng.warp_group_dot %a, %b_smem, %acc {inputPrecision = 0 : i32} : tensor<64x512xbf16, #dot> * !ttg.memdesc<512x64xbf16, #shared, #smem, mutable> -> tensor<64x64xf32, #mma>
    tt.return %out : tensor<64x64xf32, #mma>
  }
}

// -----

#blocked1 = #ttg.blocked<{sizePerThread = [1, 4], threadsPerWarp = [1, 32], warpsPerCTA = [4, 1], order = [1, 0]}>
#mma1 = #ttg.nvidia_mma<{versionMajor = 3, versionMinor = 0, warpsPerCTA = [4, 1], instrShape = [16, 64, 16]}>
#dot1 = #ttg.dot_op<{opIdx = 0, parent = #mma1, kWidth = 2}>
#shared_in = #ttg.nvmma_shared<{swizzlingByteWidth = 128, transposed = false, elementBitWidth = 16}>
#shared_out = #ttg.nvmma_shared<{swizzlingByteWidth = 128, transposed = true, elementBitWidth = 16}>
#smem = #ttg.shared_memory
module attributes {"ttg.num-ctas" = 1 : i32, "ttg.num-warps" = 4 : i32, ttg.target = "cuda:90", "ttg.threads-per-warp" = 32 : i32} {
  // CHECK-LABEL: tt.func @insert_for_async_copy_wgmma_view
  tt.func @insert_for_async_copy_wgmma_view(
      %a: tensor<64x64xbf16, #dot1>,
      %src: tensor<64x64x!tt.ptr<bf16>, #blocked1>) -> tensor<64x64xf32, #mma1> {
    %c0 = arith.constant 0 : i32
    %acc = arith.constant dense<0.000000e+00> : tensor<64x64xf32, #mma1>
    %base = ttg.local_alloc : () -> !ttg.memdesc<2x64x64xbf16, #shared_in, #smem, mutable>
    %slot = ttg.memdesc_index %base[%c0] : !ttg.memdesc<2x64x64xbf16, #shared_in, #smem, mutable> -> !ttg.memdesc<64x64xbf16, #shared_in, #smem, mutable>
    %tok = ttg.async_copy_global_to_local %src, %slot : tensor<64x64x!tt.ptr<bf16>, #blocked1> -> <64x64xbf16, #shared_in, #smem, mutable>
    %tok2 = ttg.async_commit_group tokens %tok
    %view = tle.memdesc_wgmma_view %slot {order = array<i32: 1, 0>} : !ttg.memdesc<64x64xbf16, #shared_in, #smem, mutable> -> !ttg.memdesc<64x64xbf16, #shared_out, #smem, mutable>

    // CHECK: %[[VIEW:.+]] = tle.memdesc_wgmma_view
    // CHECK-NEXT: tle.wgmma_shared_operand_fence %[[VIEW]]
    // CHECK-NEXT: ttng.warp_group_dot %arg0, %[[VIEW]], {{.*}}
    %out = ttng.warp_group_dot %a, %view, %acc {inputPrecision = 0 : i32} : tensor<64x64xbf16, #dot1> * !ttg.memdesc<64x64xbf16, #shared_out, #smem, mutable> -> tensor<64x64xf32, #mma1>
    tt.return %out : tensor<64x64xf32, #mma1>
  }
}

// -----

#blocked = #ttg.blocked<{sizePerThread = [1, 4], threadsPerWarp = [1, 32], warpsPerCTA = [4, 1], order = [1, 0]}>
#mma = #ttg.nvidia_mma<{versionMajor = 3, versionMinor = 0, warpsPerCTA = [4, 1], instrShape = [16, 64, 16]}>
#shared = #ttg.nvmma_shared<{swizzlingByteWidth = 128, transposed = false, elementBitWidth = 16}>
#smem = #ttg.shared_memory
module attributes {"ttg.num-ctas" = 1 : i32, "ttg.num-warps" = 4 : i32, ttg.target = "cuda:90", "ttg.threads-per-warp" = 32 : i32} {
  // CHECK-LABEL: tt.func @insert_for_warpspec_block_arg_store
  tt.func @insert_for_warpspec_block_arg_store(%value: tensor<64x64xbf16, #blocked>) {
    %base = ttg.local_alloc : () -> !ttg.memdesc<64x64xbf16, #shared, #smem, mutable>
    ttg.warp_specialize(%base, %value) attributes {requestedRegisters = array<i32: 128>}
    default {
      ttg.warp_yield
    }
    // CHECK: partition0(%[[SMEM:.+]]: !ttg.memdesc
    partition0(%arg0: !ttg.memdesc<64x64xbf16, #shared, #smem, mutable>, %arg1: tensor<64x64xbf16, #blocked>) num_warps(4) {
      %acc = arith.constant dense<0.000000e+00> : tensor<64x64xf32, #mma>
      // CHECK: ttg.local_store {{.*}}, %[[SMEM]]
      ttg.local_store %arg1, %arg0 : tensor<64x64xbf16, #blocked> -> !ttg.memdesc<64x64xbf16, #shared, #smem, mutable>

      // CHECK-NEXT: tle.wgmma_shared_operand_fence %[[SMEM]]
      // CHECK-NEXT: ttng.warp_group_dot %[[SMEM]], %[[SMEM]], {{.*}}
      %out = ttng.warp_group_dot %arg0, %arg0, %acc {inputPrecision = 0 : i32} : !ttg.memdesc<64x64xbf16, #shared, #smem, mutable> * !ttg.memdesc<64x64xbf16, #shared, #smem, mutable> -> tensor<64x64xf32, #mma>
      ttg.warp_return
    } : (!ttg.memdesc<64x64xbf16, #shared, #smem, mutable>, tensor<64x64xbf16, #blocked>) -> ()
    tt.return
  }
}

// -----

#blocked = #ttg.blocked<{sizePerThread = [1, 4], threadsPerWarp = [1, 32], warpsPerCTA = [4, 1], order = [1, 0]}>
#mma = #ttg.nvidia_mma<{versionMajor = 3, versionMinor = 0, warpsPerCTA = [4, 1], instrShape = [16, 64, 16]}>
#dot = #ttg.dot_op<{opIdx = 0, parent = #mma, kWidth = 2}>
#shared = #ttg.nvmma_shared<{swizzlingByteWidth = 128, transposed = false, elementBitWidth = 16}>
#shared1 = #ttg.nvmma_shared<{swizzlingByteWidth = 128, transposed = true, elementBitWidth = 16}>
#smem = #ttg.shared_memory
module attributes {"ttg.num-ctas" = 1 : i32, "ttg.num-warps" = 4 : i32, ttg.target = "cuda:90", "ttg.threads-per-warp" = 32 : i32} {
  // CHECK-LABEL: tt.func @commit_before_late_inserted_wgmma_fence
  tt.func @commit_before_late_inserted_wgmma_fence(
      %a0: !ttg.memdesc<64x64xbf16, #shared, #smem>,
      %b0: !ttg.memdesc<64x64xbf16, #shared1, #smem>,
      %a1: !ttg.memdesc<64x64xbf16, #shared, #smem>,
      %b1_init: tensor<64x64xbf16, #blocked>) -> tensor<64x64xf32, #mma> {
    %zero = arith.constant dense<0.000000e+00> : tensor<64x64xf32, #mma>
    // CHECK: %[[DOT0:.+]] = ttng.warp_group_dot
    // CHECK-SAME: isAsync = true
    %dot0 = ttng.warp_group_dot %a0, %b0, %zero {inputPrecision = 0 : i32, isAsync = true, tle.explicit_wgmma_commit} : !ttg.memdesc<64x64xbf16, #shared, #smem> * !ttg.memdesc<64x64xbf16, #shared1, #smem> -> tensor<64x64xf32, #mma>
    // CHECK: %[[B1:.+]] = ttg.local_alloc
    %b1 = ttg.local_alloc %b1_init : (tensor<64x64xbf16, #blocked>) -> !ttg.memdesc<64x64xbf16, #shared1, #smem, mutable>
    // CHECK-NEXT: ttng.warp_group_dot_commit
    // CHECK-NEXT: %[[WAIT0:.+]]:{{.*}} = ttng.warp_group_dot_wait %[[DOT0]]
    // CHECK-SAME: {pendings = 0 : i32}
    // CHECK-NEXT: tle.wgmma_shared_operand_fence {{.*}}%[[B1]]
    // CHECK-NEXT: %[[DOT1:.+]] = ttng.warp_group_dot {{.*}}, %[[B1]], %[[WAIT0]]#0 {inputPrecision = 0 : i32, isAsync = true, tle.explicit_wgmma_commit}
    %dot1 = ttng.warp_group_dot %a1, %b1, %dot0 {inputPrecision = 0 : i32, isAsync = true, tle.explicit_wgmma_commit, tle.wgmma_accumulator_chain_c} : !ttg.memdesc<64x64xbf16, #shared, #smem> * !ttg.memdesc<64x64xbf16, #shared1, #smem, mutable> -> tensor<64x64xf32, #mma>
    // CHECK-NEXT: ttng.warp_group_dot_commit
    ttng.warp_group_dot_commit
    %wait:2 = ttng.warp_group_dot_wait %dot1, %b1 {pendings = 0 : i32} : tensor<64x64xf32, #mma>, !ttg.memdesc<64x64xbf16, #shared1, #smem, mutable>
    tt.return %wait#0 : tensor<64x64xf32, #mma>
  }
}
