module wideexpr_00346(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (({1'sb0,(^(s0))<(^($signed(6'b111100))),s5})|(($signed(1'sb0))|((3'b110)<=((5'sb00100)<<($signed(u3))))))<<((ctrl[6]?$signed({(ctrl[3]?s3:-(s6)),^((6'sb000001)&(s7)),((ctrl[7]?s7:u7))<<<(~|(u0))}):s2));
  assign y1 = (ctrl[5]?(ctrl[4]?+(s6):(ctrl[5]?3'sb000:(ctrl[5]?-(s4):4'sb0001))):(3'sb101)>>(s5));
  assign y2 = (-($signed(+((ctrl[1]?3'b100:s4)))))&(-(s6));
  assign y3 = +($unsigned((u7)<<<(+(($signed({2{-({2{s6}})}}))^(s4)))));
  assign y4 = 5'sb00100;
  assign y5 = (ctrl[2]?(ctrl[0]?s5:+({3{s7}})):1'sb1);
  assign y6 = (3'sb011)>>(+(1'sb0));
  assign y7 = {3{(ctrl[2]?($signed($signed(6'b100111)))^~({(ctrl[7]?s7:s5),(s5)==(6'sb001011),{s3,2'sb01,4'sb0001},(5'sb00111)>(4'sb1110)}):(($unsigned(4'b1101))|(4'sb1101))+(2'sb00))}};
endmodule
