

================================================================
== Vivado HLS Report for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'
================================================================
* Date:           Tue Apr  9 23:50:29 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.770 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      109|      110| 0.545 us | 0.550 us |  108|  108| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      109|      109|         3|          1|          1|   108|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     164|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      65|    -|
|Memory           |        0|      -|       8|      15|    -|
|Multiplexer      |        -|      -|       -|     438|    -|
|Register         |        -|      -|     442|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|     450|     682|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_42_32_1_1_U31  |myproject_axi_mux_42_32_1_1  |        0|      0|  0|  65|    0|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                            |                             |        0|      0|  0|  65|    0|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-----------------------------------------+-------------------------------------+-----------+
    |                 Instance                |                Module               | Expression|
    +-----------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_20_1_1_U32  |myproject_axi_mul_mul_6s_16s_20_1_1  |  i0 * i1  |
    +-----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +-----------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                     Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx3_U  |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3  |        0|  2|   4|    0|   108|    2|     1|          216|
    |w2_V_U     |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V     |        0|  6|  11|    0|   108|    6|     1|          648|
    +-----------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                               |        0|  8|  15|    0|   216|    8|     2|          864|
    +-----------+-------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_734_p2       |     +    |      0|  0|  39|          32|          32|
    |in_index_fu_676_p2      |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_562_p2       |     +    |      0|  0|  15|           1|           7|
    |ap_condition_316        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_40         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln129_fu_696_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln148_fu_682_p2    |   icmp   |      0|  0|  20|          32|           5|
    |ap_condition_285        |    or    |      0|  0|   2|           1|           1|
    |select_ln148_fu_688_p3  |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 164|         109|          57|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |acc_0_V_020_reg_352                             |    9|          2|   32|         64|
    |acc_1_V_019_reg_366                             |    9|          2|   32|         64|
    |acc_2_V_018_reg_380                             |    9|          2|   32|         64|
    |acc_3_V_017_reg_394                             |    9|          2|   32|         64|
    |ap_NS_fsm                                       |   15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |    9|          2|    1|          2|
    |ap_phi_mux_acc_0_V_1_phi_fu_466_p8              |   15|          3|   32|         96|
    |ap_phi_mux_acc_1_V_1_phi_fu_448_p8              |   15|          3|   32|         96|
    |ap_phi_mux_acc_2_V_1_phi_fu_430_p8              |   15|          3|   32|         96|
    |ap_phi_mux_acc_3_V_1_phi_fu_412_p8              |   15|          3|   32|         96|
    |ap_phi_mux_in_index_0_i_i29_phi_fu_212_p6       |   15|          3|   32|         96|
    |ap_phi_mux_p_Val2_20_01_i_phi_fu_538_p8         |   15|          3|   32|         96|
    |ap_phi_mux_p_Val2_20_13_i_phi_fu_520_p8         |   15|          3|   32|         96|
    |ap_phi_mux_p_Val2_20_25_i_phi_fu_502_p8         |   15|          3|   32|         96|
    |ap_phi_mux_p_Val2_20_37_i_phi_fu_484_p8         |   15|          3|   32|         96|
    |ap_phi_mux_w_index30_phi_fu_198_p6              |   15|          3|    7|         21|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_222  |  129|         28|   16|        448|
    |ap_return_0                                     |    9|          2|   16|         32|
    |ap_return_1                                     |    9|          2|   16|         32|
    |ap_return_2                                     |    9|          2|   16|         32|
    |ap_return_3                                     |    9|          2|   16|         32|
    |in_index_0_i_i29_reg_208                        |    9|          2|   32|         64|
    |p_Val2_20_0_i28_reg_296                         |    9|          2|   32|         64|
    |p_Val2_20_1_i26_reg_310                         |    9|          2|   32|         64|
    |p_Val2_20_2_i24_reg_324                         |    9|          2|   32|         64|
    |p_Val2_20_3_i22_reg_338                         |    9|          2|   32|         64|
    |w_index30_reg_194                               |    9|          2|    7|         14|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           |  438|         93|  673|       2058|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |acc_0_V_020_reg_352                             |  32|   0|   32|          0|
    |acc_1_V_019_reg_366                             |  32|   0|   32|          0|
    |acc_2_V_018_reg_380                             |  32|   0|   32|          0|
    |acc_3_V_017_reg_394                             |  32|   0|   32|          0|
    |ap_CS_fsm                                       |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_222  |  16|   0|   16|          0|
    |ap_return_0_preg                                |  16|   0|   16|          0|
    |ap_return_1_preg                                |  16|   0|   16|          0|
    |ap_return_2_preg                                |  16|   0|   16|          0|
    |ap_return_3_preg                                |  16|   0|   16|          0|
    |icmp_ln129_reg_981                              |   1|   0|    1|          0|
    |icmp_ln129_reg_981_pp0_iter1_reg                |   1|   0|    1|          0|
    |in_index_0_i_i29_reg_208                        |  32|   0|   32|          0|
    |mul_ln728_reg_990                               |  20|   0|   20|          0|
    |out_index_reg_985                               |   2|   0|    2|          0|
    |p_Val2_20_0_i28_reg_296                         |  32|   0|   32|          0|
    |p_Val2_20_1_i26_reg_310                         |  32|   0|   32|          0|
    |p_Val2_20_2_i24_reg_324                         |  32|   0|   32|          0|
    |p_Val2_20_3_i22_reg_338                         |  32|   0|   32|          0|
    |select_ln148_reg_976                            |  32|   0|   32|          0|
    |w_index30_reg_194                               |   7|   0|    7|          0|
    |w_index_reg_831                                 |   7|   0|    7|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 442|   0|  442|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_done             | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_return_0         | out |   16| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_return_1         | out |   16| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_return_2         | out |   16| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|ap_return_3         | out |   16| ap_ctrl_hs | dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> | return value |
|kernel_data_V_0     |  in |   16|   ap_none  |                                  kernel_data_V_0                                 |    pointer   |
|kernel_data_V_1285  |  in |   16|   ap_none  |                                kernel_data_V_1285                                |    pointer   |
|kernel_data_V_2286  |  in |   16|   ap_none  |                                kernel_data_V_2286                                |    pointer   |
|kernel_data_V_3287  |  in |   16|   ap_none  |                                kernel_data_V_3287                                |    pointer   |
|kernel_data_V_4     |  in |   16|   ap_none  |                                  kernel_data_V_4                                 |    pointer   |
|kernel_data_V_5     |  in |   16|   ap_none  |                                  kernel_data_V_5                                 |    pointer   |
|kernel_data_V_6     |  in |   16|   ap_none  |                                  kernel_data_V_6                                 |    pointer   |
|kernel_data_V_7     |  in |   16|   ap_none  |                                  kernel_data_V_7                                 |    pointer   |
|kernel_data_V_8     |  in |   16|   ap_none  |                                  kernel_data_V_8                                 |    pointer   |
|kernel_data_V_9     |  in |   16|   ap_none  |                                  kernel_data_V_9                                 |    pointer   |
|kernel_data_V_10    |  in |   16|   ap_none  |                                 kernel_data_V_10                                 |    pointer   |
|kernel_data_V_11    |  in |   16|   ap_none  |                                 kernel_data_V_11                                 |    pointer   |
|kernel_data_V_12    |  in |   16|   ap_none  |                                 kernel_data_V_12                                 |    pointer   |
|kernel_data_V_13    |  in |   16|   ap_none  |                                 kernel_data_V_13                                 |    pointer   |
|kernel_data_V_14    |  in |   16|   ap_none  |                                 kernel_data_V_14                                 |    pointer   |
|kernel_data_V_15    |  in |   16|   ap_none  |                                 kernel_data_V_15                                 |    pointer   |
|kernel_data_V_16    |  in |   16|   ap_none  |                                 kernel_data_V_16                                 |    pointer   |
|kernel_data_V_17    |  in |   16|   ap_none  |                                 kernel_data_V_17                                 |    pointer   |
|kernel_data_V_18    |  in |   16|   ap_none  |                                 kernel_data_V_18                                 |    pointer   |
|kernel_data_V_19    |  in |   16|   ap_none  |                                 kernel_data_V_19                                 |    pointer   |
|kernel_data_V_20    |  in |   16|   ap_none  |                                 kernel_data_V_20                                 |    pointer   |
|kernel_data_V_21    |  in |   16|   ap_none  |                                 kernel_data_V_21                                 |    pointer   |
|kernel_data_V_22    |  in |   16|   ap_none  |                                 kernel_data_V_22                                 |    pointer   |
|kernel_data_V_23    |  in |   16|   ap_none  |                                 kernel_data_V_23                                 |    pointer   |
|kernel_data_V_24    |  in |   16|   ap_none  |                                 kernel_data_V_24                                 |    pointer   |
|kernel_data_V_25    |  in |   16|   ap_none  |                                 kernel_data_V_25                                 |    pointer   |
|kernel_data_V_26    |  in |   16|   ap_none  |                                 kernel_data_V_26                                 |    pointer   |
+--------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index30 = phi i7 [ 0, %entry ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]"   --->   Operation 6 'phi' 'w_index30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%in_index_0_i_i29 = phi i32 [ 0, %entry ], [ %select_ln148, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 7 'phi' 'in_index_0_i_i29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i7 %w_index30 to i64" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 8 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%outidx3_addr = getelementptr [108 x i2]* @outidx3, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 9 'getelementptr' 'outidx3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (1.23ns)   --->   "%out_index = load i2* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 10 'load' 'out_index' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 108> <ROM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i32 %in_index_0_i_i29 to i5" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 11 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.77ns)   --->   "%w_index = add i7 1, %w_index30" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 12 'add' 'w_index' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.78ns)   --->   "switch i5 %trunc_ln139, label %case26.i.i [
    i5 0, label %case0.i.i
    i5 1, label %case1.i.i
    i5 2, label %case2.i.i
    i5 3, label %case3.i.i
    i5 4, label %case4.i.i
    i5 5, label %case5.i.i
    i5 6, label %case6.i.i
    i5 7, label %case7.i.i
    i5 8, label %case8.i.i
    i5 9, label %case9.i.i
    i5 10, label %case10.i.i
    i5 11, label %case11.i.i
    i5 12, label %case12.i.i
    i5 13, label %case13.i.i
    i5 14, label %case14.i.i
    i5 15, label %case15.i.i
    i5 -16, label %case16.i.i
    i5 -15, label %case17.i.i
    i5 -14, label %case18.i.i
    i5 -13, label %case19.i.i
    i5 -12, label %case20.i.i
    i5 -11, label %case21.i.i
    i5 -10, label %case22.i.i
    i5 -9, label %case23.i.i
    i5 -8, label %case24.i.i
    i5 -7, label %case25.i.i
  ]" [aesl_mux_load.27i16P.i5:55->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 13 'switch' <Predicate = true> <Delay = 0.78>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_25_load = load i16* @kernel_data_V_25, align 2" [aesl_mux_load.27i16P.i5:51->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 14 'load' 'kernel_data_V_25_load' <Predicate = (trunc_ln139 == 25)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 15 'br' <Predicate = (trunc_ln139 == 25)> <Delay = 1.45>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_24_load = load i16* @kernel_data_V_24, align 2" [aesl_mux_load.27i16P.i5:49->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 16 'load' 'kernel_data_V_24_load' <Predicate = (trunc_ln139 == 24)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 17 'br' <Predicate = (trunc_ln139 == 24)> <Delay = 1.45>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_23_load = load i16* @kernel_data_V_23, align 2" [aesl_mux_load.27i16P.i5:47->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 18 'load' 'kernel_data_V_23_load' <Predicate = (trunc_ln139 == 23)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 19 'br' <Predicate = (trunc_ln139 == 23)> <Delay = 1.45>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_22_load = load i16* @kernel_data_V_22, align 2" [aesl_mux_load.27i16P.i5:45->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 20 'load' 'kernel_data_V_22_load' <Predicate = (trunc_ln139 == 22)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 21 'br' <Predicate = (trunc_ln139 == 22)> <Delay = 1.45>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_21_load = load i16* @kernel_data_V_21, align 2" [aesl_mux_load.27i16P.i5:43->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 22 'load' 'kernel_data_V_21_load' <Predicate = (trunc_ln139 == 21)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 23 'br' <Predicate = (trunc_ln139 == 21)> <Delay = 1.45>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_20_load = load i16* @kernel_data_V_20, align 2" [aesl_mux_load.27i16P.i5:41->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 24 'load' 'kernel_data_V_20_load' <Predicate = (trunc_ln139 == 20)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 25 'br' <Predicate = (trunc_ln139 == 20)> <Delay = 1.45>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_19_load = load i16* @kernel_data_V_19, align 2" [aesl_mux_load.27i16P.i5:39->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 26 'load' 'kernel_data_V_19_load' <Predicate = (trunc_ln139 == 19)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 27 'br' <Predicate = (trunc_ln139 == 19)> <Delay = 1.45>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_18_load = load i16* @kernel_data_V_18, align 2" [aesl_mux_load.27i16P.i5:37->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 28 'load' 'kernel_data_V_18_load' <Predicate = (trunc_ln139 == 18)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 29 'br' <Predicate = (trunc_ln139 == 18)> <Delay = 1.45>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_17_load = load i16* @kernel_data_V_17, align 2" [aesl_mux_load.27i16P.i5:35->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 30 'load' 'kernel_data_V_17_load' <Predicate = (trunc_ln139 == 17)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 31 'br' <Predicate = (trunc_ln139 == 17)> <Delay = 1.45>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_16_load = load i16* @kernel_data_V_16, align 2" [aesl_mux_load.27i16P.i5:33->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 32 'load' 'kernel_data_V_16_load' <Predicate = (trunc_ln139 == 16)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 33 'br' <Predicate = (trunc_ln139 == 16)> <Delay = 1.45>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_15_load = load i16* @kernel_data_V_15, align 2" [aesl_mux_load.27i16P.i5:31->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 34 'load' 'kernel_data_V_15_load' <Predicate = (trunc_ln139 == 15)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 35 'br' <Predicate = (trunc_ln139 == 15)> <Delay = 1.45>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_14_load = load i16* @kernel_data_V_14, align 2" [aesl_mux_load.27i16P.i5:29->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 36 'load' 'kernel_data_V_14_load' <Predicate = (trunc_ln139 == 14)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 37 'br' <Predicate = (trunc_ln139 == 14)> <Delay = 1.45>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_13_load = load i16* @kernel_data_V_13, align 2" [aesl_mux_load.27i16P.i5:27->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 38 'load' 'kernel_data_V_13_load' <Predicate = (trunc_ln139 == 13)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 39 'br' <Predicate = (trunc_ln139 == 13)> <Delay = 1.45>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_12_load = load i16* @kernel_data_V_12, align 2" [aesl_mux_load.27i16P.i5:25->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 40 'load' 'kernel_data_V_12_load' <Predicate = (trunc_ln139 == 12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 41 'br' <Predicate = (trunc_ln139 == 12)> <Delay = 1.45>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_11_load = load i16* @kernel_data_V_11, align 2" [aesl_mux_load.27i16P.i5:23->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 42 'load' 'kernel_data_V_11_load' <Predicate = (trunc_ln139 == 11)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 43 'br' <Predicate = (trunc_ln139 == 11)> <Delay = 1.45>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_10_load = load i16* @kernel_data_V_10, align 2" [aesl_mux_load.27i16P.i5:21->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 44 'load' 'kernel_data_V_10_load' <Predicate = (trunc_ln139 == 10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 45 'br' <Predicate = (trunc_ln139 == 10)> <Delay = 1.45>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_9_load = load i16* @kernel_data_V_9, align 2" [aesl_mux_load.27i16P.i5:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 46 'load' 'kernel_data_V_9_load' <Predicate = (trunc_ln139 == 9)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 47 'br' <Predicate = (trunc_ln139 == 9)> <Delay = 1.45>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [aesl_mux_load.27i16P.i5:17->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 48 'load' 'kernel_data_V_8_load' <Predicate = (trunc_ln139 == 8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 49 'br' <Predicate = (trunc_ln139 == 8)> <Delay = 1.45>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [aesl_mux_load.27i16P.i5:15->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 50 'load' 'kernel_data_V_7_load' <Predicate = (trunc_ln139 == 7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 51 'br' <Predicate = (trunc_ln139 == 7)> <Delay = 1.45>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_6_load = load i16* @kernel_data_V_6, align 2" [aesl_mux_load.27i16P.i5:13->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 52 'load' 'kernel_data_V_6_load' <Predicate = (trunc_ln139 == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 53 'br' <Predicate = (trunc_ln139 == 6)> <Delay = 1.45>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [aesl_mux_load.27i16P.i5:11->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 54 'load' 'kernel_data_V_5_load' <Predicate = (trunc_ln139 == 5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 55 'br' <Predicate = (trunc_ln139 == 5)> <Delay = 1.45>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [aesl_mux_load.27i16P.i5:9->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 56 'load' 'kernel_data_V_4_load' <Predicate = (trunc_ln139 == 4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 57 'br' <Predicate = (trunc_ln139 == 4)> <Delay = 1.45>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_3287_load = load i16* @kernel_data_V_3287, align 2" [aesl_mux_load.27i16P.i5:7->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 58 'load' 'kernel_data_V_3287_load' <Predicate = (trunc_ln139 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 59 'br' <Predicate = (trunc_ln139 == 3)> <Delay = 1.45>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_2286_load = load i16* @kernel_data_V_2286, align 2" [aesl_mux_load.27i16P.i5:5->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 60 'load' 'kernel_data_V_2286_load' <Predicate = (trunc_ln139 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 61 'br' <Predicate = (trunc_ln139 == 2)> <Delay = 1.45>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_1285_load = load i16* @kernel_data_V_1285, align 2" [aesl_mux_load.27i16P.i5:3->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 62 'load' 'kernel_data_V_1285_load' <Predicate = (trunc_ln139 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 63 'br' <Predicate = (trunc_ln139 == 1)> <Delay = 1.45>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_0_load = load i16* @kernel_data_V_0, align 2" [aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 64 'load' 'kernel_data_V_0_load' <Predicate = (trunc_ln139 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 65 'br' <Predicate = (trunc_ln139 == 0)> <Delay = 1.45>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_26_load = load i16* @kernel_data_V_26, align 2" [aesl_mux_load.27i16P.i5:53->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 66 'load' 'kernel_data_V_26_load' <Predicate = (trunc_ln139 == 31) | (trunc_ln139 == 30) | (trunc_ln139 == 29) | (trunc_ln139 == 28) | (trunc_ln139 == 27) | (trunc_ln139 == 26)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.45ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 67 'br' <Predicate = (trunc_ln139 == 31) | (trunc_ln139 == 30) | (trunc_ln139 == 29) | (trunc_ln139 == 28) | (trunc_ln139 == 27) | (trunc_ln139 == 26)> <Delay = 1.45>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [108 x i6]* @w2_V, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 68 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%w2_V_load = load i6* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 69 'load' 'w2_V_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 108> <ROM>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i29, 1" [firmware/nnet_utils/nnet_dense_resource.h:147->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 70 'add' 'in_index' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.99ns)   --->   "%icmp_ln148 = icmp sgt i32 %in_index, 26" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 71 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.44ns)   --->   "%select_ln148 = select i1 %icmp_ln148, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 72 'select' 'select_ln148' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.81ns)   --->   "%icmp_ln129 = icmp eq i7 %w_index30, -21" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 73 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 74 'br' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.77>
ST_3 : Operation 75 [1/2] (1.23ns)   --->   "%out_index = load i2* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 75 'load' 'out_index' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 108> <ROM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i_i = phi i16 [ %kernel_data_V_0_load, %case0.i.i ], [ %kernel_data_V_1285_load, %case1.i.i ], [ %kernel_data_V_2286_load, %case2.i.i ], [ %kernel_data_V_3287_load, %case3.i.i ], [ %kernel_data_V_4_load, %case4.i.i ], [ %kernel_data_V_5_load, %case5.i.i ], [ %kernel_data_V_6_load, %case6.i.i ], [ %kernel_data_V_7_load, %case7.i.i ], [ %kernel_data_V_8_load, %case8.i.i ], [ %kernel_data_V_9_load, %case9.i.i ], [ %kernel_data_V_10_load, %case10.i.i ], [ %kernel_data_V_11_load, %case11.i.i ], [ %kernel_data_V_12_load, %case12.i.i ], [ %kernel_data_V_13_load, %case13.i.i ], [ %kernel_data_V_14_load, %case14.i.i ], [ %kernel_data_V_15_load, %case15.i.i ], [ %kernel_data_V_16_load, %case16.i.i ], [ %kernel_data_V_17_load, %case17.i.i ], [ %kernel_data_V_18_load, %case18.i.i ], [ %kernel_data_V_19_load, %case19.i.i ], [ %kernel_data_V_20_load, %case20.i.i ], [ %kernel_data_V_21_load, %case21.i.i ], [ %kernel_data_V_22_load, %case22.i.i ], [ %kernel_data_V_23_load, %case23.i.i ], [ %kernel_data_V_24_load, %case24.i.i ], [ %kernel_data_V_25_load, %case25.i.i ], [ %kernel_data_V_26_load, %case26.i.i ]" [aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 76 'phi' 'UnifiedRetVal_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%w2_V_load = load i6* %w2_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 77 'load' 'w2_V_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 108> <ROM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %UnifiedRetVal_i_i to i20" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 78 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i6 %w2_V_load to i20" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 79 'sext' 'sext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i20 %sext_ln728_13, %sext_ln728" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 80 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %entry ], [ false, %ReuseLoop_end ], [ true, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]"   --->   Operation 81 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_20_0_i28 = phi i32 [ -18432, %entry ], [ %p_Val2_20_01_i, %ReuseLoop_end ], [ -18432, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 82 'phi' 'p_Val2_20_0_i28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_20_1_i26 = phi i32 [ 0, %entry ], [ %p_Val2_20_13_i, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 83 'phi' 'p_Val2_20_1_i26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_20_2_i24 = phi i32 [ 6144, %entry ], [ %p_Val2_20_25_i, %ReuseLoop_end ], [ 6144, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 84 'phi' 'p_Val2_20_2_i24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_Val2_20_3_i22 = phi i32 [ 12288, %entry ], [ %p_Val2_20_37_i, %ReuseLoop_end ], [ 12288, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 85 'phi' 'p_Val2_20_3_i22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%acc_0_V_020 = phi i32 [ -18432, %entry ], [ %acc_0_V_1, %ReuseLoop_end ], [ -18432, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 86 'phi' 'acc_0_V_020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%acc_1_V_019 = phi i32 [ 0, %entry ], [ %acc_1_V_1, %ReuseLoop_end ], [ 0, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 87 'phi' 'acc_1_V_019' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%acc_2_V_018 = phi i32 [ 6144, %entry ], [ %acc_2_V_1, %ReuseLoop_end ], [ 6144, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 88 'phi' 'acc_2_V_018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%acc_3_V_017 = phi i32 [ 12288, %entry ], [ %acc_3_V_1, %ReuseLoop_end ], [ 12288, %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 89 'phi' 'acc_3_V_017' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %ReuseLoop_begin"   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 91 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str32) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 92 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str32)" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 93 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:130->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 94 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = call i21 @_ssdm_op_BitConcatenate.i21.i20.i1(i20 %mul_ln728, i1 false)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i21 %shl_ln to i32" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 96 'sext' 'sext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.39ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %acc_0_V_020, i32 %acc_1_V_019, i32 %acc_2_V_018, i32 %acc_3_V_017, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 97 'mux' 'tmp' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.01ns)   --->   "%acc_0_V = add i32 %sext_ln728_14, %tmp" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 98 'add' 'acc_0_V' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.72ns)   --->   "switch i2 %out_index, label %branch3.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 99 'switch' <Predicate = true> <Delay = 0.72>
ST_4 : Operation 100 [1/1] (0.65ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 100 'br' <Predicate = (out_index == 2)> <Delay = 0.65>
ST_4 : Operation 101 [1/1] (0.65ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 101 'br' <Predicate = (out_index == 1)> <Delay = 0.65>
ST_4 : Operation 102 [1/1] (0.65ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 102 'br' <Predicate = (out_index == 3)> <Delay = 0.65>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i32 [ %acc_0_V, %branch3.i ], [ %acc_3_V_017, %branch2.i ], [ %acc_3_V_017, %branch1.i ], [ %acc_3_V_017, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 103 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i32 [ %acc_2_V_018, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_018, %branch1.i ], [ %acc_2_V_018, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 104 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i32 [ %acc_1_V_019, %branch3.i ], [ %acc_1_V_019, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_019, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 105 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i32 [ %acc_0_V_020, %branch3.i ], [ %acc_0_V_020, %branch2.i ], [ %acc_0_V_020, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 106 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_Val2_20_37_i = phi i32 [ %acc_0_V, %branch3.i ], [ %p_Val2_20_3_i22, %branch2.i ], [ %p_Val2_20_3_i22, %branch1.i ], [ %p_Val2_20_3_i22, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 107 'phi' 'p_Val2_20_37_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_Val2_20_25_i = phi i32 [ %p_Val2_20_2_i24, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %p_Val2_20_2_i24, %branch1.i ], [ %p_Val2_20_2_i24, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 108 'phi' 'p_Val2_20_25_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_20_13_i = phi i32 [ %p_Val2_20_1_i26, %branch3.i ], [ %p_Val2_20_1_i26, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %p_Val2_20_1_i26, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 109 'phi' 'p_Val2_20_13_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_20_01_i = phi i32 [ %p_Val2_20_0_i28, %branch3.i ], [ %p_Val2_20_0_i28, %branch2.i ], [ %p_Val2_20_0_i28, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 110 'phi' 'p_Val2_20_01_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str32, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 111 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 108, i64 108, i64 108)"   --->   Operation 112 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_20_01_i, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 114 'partselect' 'res_0_V_write_assign' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_20_13_i, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 115 'partselect' 'res_1_V_write_assign' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_20_25_i, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 116 'partselect' 'res_2_V_write_assign' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_20_37_i, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 117 'partselect' 'res_3_V_write_assign' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 118 'insertvalue' 'mrv_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16, i16 } %mrv_i, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 119 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 120 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 121 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16 } %mrv_3_i)" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 122 'return' <Predicate = (icmp_ln129)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1285]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2286]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_3287]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln129                (br               ) [ 01111]
w_index30               (phi              ) [ 00100]
in_index_0_i_i29        (phi              ) [ 00100]
zext_ln133              (zext             ) [ 00000]
outidx3_addr            (getelementptr    ) [ 00110]
trunc_ln139             (trunc            ) [ 00111]
w_index                 (add              ) [ 01111]
switch_ln55             (switch           ) [ 00000]
kernel_data_V_25_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_24_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_23_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_22_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_21_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_20_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_19_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_18_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_17_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_16_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_15_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_14_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_13_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_12_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_11_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_10_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_9_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_8_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_7_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_6_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_5_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_4_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_3287_load (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_2286_load (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_1285_load (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_0_load    (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
kernel_data_V_26_load   (load             ) [ 00111]
br_ln54                 (br               ) [ 00111]
w2_V_addr               (getelementptr    ) [ 00110]
in_index                (add              ) [ 00000]
icmp_ln148              (icmp             ) [ 00000]
select_ln148            (select           ) [ 01111]
icmp_ln129              (icmp             ) [ 00111]
br_ln0                  (br               ) [ 01111]
out_index               (load             ) [ 00101]
UnifiedRetVal_i_i       (phi              ) [ 00110]
w2_V_load               (load             ) [ 00000]
sext_ln728              (sext             ) [ 00000]
sext_ln728_13           (sext             ) [ 00000]
mul_ln728               (mul              ) [ 00101]
do_init                 (phi              ) [ 00111]
p_Val2_20_0_i28         (phi              ) [ 00111]
p_Val2_20_1_i26         (phi              ) [ 00111]
p_Val2_20_2_i24         (phi              ) [ 00111]
p_Val2_20_3_i22         (phi              ) [ 00111]
acc_0_V_020             (phi              ) [ 00111]
acc_1_V_019             (phi              ) [ 00111]
acc_2_V_018             (phi              ) [ 00111]
acc_3_V_017             (phi              ) [ 00111]
br_ln0                  (br               ) [ 00000]
br_ln129                (br               ) [ 00000]
specloopname_ln129      (specloopname     ) [ 00000]
tmp_i                   (specregionbegin  ) [ 00000]
specpipeline_ln130      (specpipeline     ) [ 00000]
shl_ln                  (bitconcatenate   ) [ 00000]
sext_ln728_14           (sext             ) [ 00000]
tmp                     (mux              ) [ 00000]
acc_0_V                 (add              ) [ 00000]
switch_ln139            (switch           ) [ 00000]
br_ln139                (br               ) [ 00000]
br_ln139                (br               ) [ 00000]
br_ln139                (br               ) [ 00000]
acc_3_V_1               (phi              ) [ 01111]
acc_2_V_1               (phi              ) [ 01111]
acc_1_V_1               (phi              ) [ 01111]
acc_0_V_1               (phi              ) [ 01111]
p_Val2_20_37_i          (phi              ) [ 01111]
p_Val2_20_25_i          (phi              ) [ 01111]
p_Val2_20_13_i          (phi              ) [ 01111]
p_Val2_20_01_i          (phi              ) [ 01111]
empty                   (specregionend    ) [ 00000]
empty_104               (speclooptripcount) [ 00000]
br_ln129                (br               ) [ 01111]
res_0_V_write_assign    (partselect       ) [ 00000]
res_1_V_write_assign    (partselect       ) [ 00000]
res_2_V_write_assign    (partselect       ) [ 00000]
res_3_V_write_assign    (partselect       ) [ 00000]
mrv_i                   (insertvalue      ) [ 00000]
mrv_1_i                 (insertvalue      ) [ 00000]
mrv_2_i                 (insertvalue      ) [ 00000]
mrv_3_i                 (insertvalue      ) [ 00000]
return_ln259            (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_data_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_1285">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1285"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_2286">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2286"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_3287">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3287"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w2_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i20.i1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="outidx3_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx3_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="w2_V_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="w_index30_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="1"/>
<pin id="196" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_index30 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="w_index30_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="7" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="1" slack="0"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index30/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="in_index_0_i_i29_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i_i29 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="in_index_0_i_i29_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="4" bw="1" slack="0"/>
<pin id="218" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i_i29/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="UnifiedRetVal_i_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i_i (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="UnifiedRetVal_i_i_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="16" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="4" bw="16" slack="1"/>
<pin id="231" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="16" slack="1"/>
<pin id="233" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="8" bw="16" slack="1"/>
<pin id="235" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="10" bw="16" slack="1"/>
<pin id="237" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="12" bw="16" slack="1"/>
<pin id="239" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="14" bw="16" slack="1"/>
<pin id="241" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="16" bw="16" slack="1"/>
<pin id="243" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="18" bw="16" slack="1"/>
<pin id="245" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="20" bw="16" slack="1"/>
<pin id="247" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="22" bw="16" slack="1"/>
<pin id="249" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="24" bw="16" slack="1"/>
<pin id="251" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="26" bw="16" slack="1"/>
<pin id="253" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="28" bw="16" slack="1"/>
<pin id="255" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="30" bw="16" slack="1"/>
<pin id="257" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="32" bw="16" slack="1"/>
<pin id="259" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="34" bw="16" slack="1"/>
<pin id="261" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="36" bw="16" slack="1"/>
<pin id="263" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="38" bw="16" slack="1"/>
<pin id="265" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="40" bw="16" slack="1"/>
<pin id="267" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="42" bw="16" slack="1"/>
<pin id="269" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="44" bw="16" slack="1"/>
<pin id="271" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="46" bw="16" slack="1"/>
<pin id="273" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="48" bw="16" slack="1"/>
<pin id="275" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="50" bw="16" slack="1"/>
<pin id="277" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="52" bw="16" slack="1"/>
<pin id="279" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="54" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i_i/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="do_init_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="2"/>
<pin id="283" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="do_init_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="3"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="4" bw="1" slack="2"/>
<pin id="291" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="p_Val2_20_0_i28_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2"/>
<pin id="298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_20_0_i28 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Val2_20_0_i28_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="3"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="16" slack="2"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_0_i28/4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="p_Val2_20_1_i26_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2"/>
<pin id="312" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_20_1_i26 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Val2_20_1_i26_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="3"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="4" bw="1" slack="2"/>
<pin id="320" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_1_i26/4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_Val2_20_2_i24_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_20_2_i24 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Val2_20_2_i24_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="3"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="32" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="4" bw="14" slack="2"/>
<pin id="334" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_2_i24/4 "/>
</bind>
</comp>

<comp id="338" class="1005" name="p_Val2_20_3_i22_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2"/>
<pin id="340" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_20_3_i22 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Val2_20_3_i22_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="15" slack="3"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="32" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="4" bw="15" slack="2"/>
<pin id="348" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_3_i22/4 "/>
</bind>
</comp>

<comp id="352" class="1005" name="acc_0_V_020_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_0_V_020 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="acc_0_V_020_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="3"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="4" bw="16" slack="2"/>
<pin id="362" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_020/4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="acc_1_V_019_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_1_V_019 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="acc_1_V_019_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="3"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="32" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="4" bw="1" slack="2"/>
<pin id="376" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_019/4 "/>
</bind>
</comp>

<comp id="380" class="1005" name="acc_2_V_018_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2"/>
<pin id="382" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_2_V_018 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="acc_2_V_018_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="3"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="4" bw="14" slack="2"/>
<pin id="390" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_018/4 "/>
</bind>
</comp>

<comp id="394" class="1005" name="acc_3_V_017_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2"/>
<pin id="396" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_3_V_017 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="acc_3_V_017_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="15" slack="3"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="4" bw="15" slack="2"/>
<pin id="404" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_017/4 "/>
</bind>
</comp>

<comp id="408" class="1005" name="acc_3_V_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="acc_3_V_1_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="4" bw="32" slack="0"/>
<pin id="418" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="32" slack="0"/>
<pin id="420" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3_V_1/4 "/>
</bind>
</comp>

<comp id="426" class="1005" name="acc_2_V_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="acc_2_V_1_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="4" bw="32" slack="0"/>
<pin id="436" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="6" bw="32" slack="0"/>
<pin id="438" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/4 "/>
</bind>
</comp>

<comp id="444" class="1005" name="acc_1_V_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="acc_1_V_1_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="4" bw="32" slack="0"/>
<pin id="454" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="6" bw="32" slack="0"/>
<pin id="456" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/4 "/>
</bind>
</comp>

<comp id="462" class="1005" name="acc_0_V_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="acc_0_V_1_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="4" bw="32" slack="0"/>
<pin id="472" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="6" bw="32" slack="0"/>
<pin id="474" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/4 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_Val2_20_37_i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_20_37_i (phireg) "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Val2_20_37_i_phi_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="32" slack="0"/>
<pin id="488" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="4" bw="32" slack="0"/>
<pin id="490" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="6" bw="32" slack="0"/>
<pin id="492" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_37_i/4 "/>
</bind>
</comp>

<comp id="498" class="1005" name="p_Val2_20_25_i_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_20_25_i (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Val2_20_25_i_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="4" bw="32" slack="0"/>
<pin id="508" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="6" bw="32" slack="0"/>
<pin id="510" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_25_i/4 "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_Val2_20_13_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_20_13_i (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_Val2_20_13_i_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="32" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="4" bw="32" slack="0"/>
<pin id="526" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="32" slack="0"/>
<pin id="528" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_13_i/4 "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_Val2_20_01_i_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_20_01_i (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Val2_20_01_i_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="4" bw="32" slack="0"/>
<pin id="544" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="6" bw="32" slack="0"/>
<pin id="546" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_20_01_i/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln133_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln139_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="w_index_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="7" slack="0"/>
<pin id="565" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="kernel_data_V_25_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_25_load/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="kernel_data_V_24_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_24_load/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="kernel_data_V_23_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_23_load/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="kernel_data_V_22_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_22_load/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="kernel_data_V_21_load_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_21_load/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="kernel_data_V_20_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_20_load/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="kernel_data_V_19_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_19_load/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="kernel_data_V_18_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_18_load/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="kernel_data_V_17_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_17_load/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="kernel_data_V_16_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_16_load/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="kernel_data_V_15_load_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_15_load/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="kernel_data_V_14_load_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_14_load/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="kernel_data_V_13_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_13_load/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="kernel_data_V_12_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_12_load/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="kernel_data_V_11_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="0"/>
<pin id="626" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_11_load/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="kernel_data_V_10_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_10_load/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="kernel_data_V_9_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_9_load/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="kernel_data_V_8_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_load/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="kernel_data_V_7_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_load/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="kernel_data_V_6_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_6_load/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="kernel_data_V_5_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_5_load/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="kernel_data_V_4_load_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_load/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="kernel_data_V_3287_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="0"/>
<pin id="658" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3287_load/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="kernel_data_V_2286_load_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2286_load/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="kernel_data_V_1285_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1285_load/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="kernel_data_V_0_load_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_0_load/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="kernel_data_V_26_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_26_load/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="in_index_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln148_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="select_ln148_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="32" slack="0"/>
<pin id="692" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln129_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="0" index="1" bw="7" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sext_ln728_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="16" slack="0"/>
<pin id="704" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln728_13_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_13/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="shl_ln_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="21" slack="0"/>
<pin id="712" dir="0" index="1" bw="20" slack="1"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln728_14_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="21" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_14/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="0" index="2" bw="32" slack="0"/>
<pin id="725" dir="0" index="3" bw="32" slack="0"/>
<pin id="726" dir="0" index="4" bw="32" slack="0"/>
<pin id="727" dir="0" index="5" bw="2" slack="1"/>
<pin id="728" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="acc_0_V_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="21" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="res_0_V_write_assign_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="4" slack="0"/>
<pin id="752" dir="0" index="3" bw="6" slack="0"/>
<pin id="753" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="res_1_V_write_assign_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="4" slack="0"/>
<pin id="762" dir="0" index="3" bw="6" slack="0"/>
<pin id="763" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="res_2_V_write_assign_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="4" slack="0"/>
<pin id="772" dir="0" index="3" bw="6" slack="0"/>
<pin id="773" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="res_3_V_write_assign_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="0" index="2" bw="4" slack="0"/>
<pin id="782" dir="0" index="3" bw="6" slack="0"/>
<pin id="783" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="mrv_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="0"/>
<pin id="790" dir="0" index="1" bw="16" slack="0"/>
<pin id="791" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="mrv_1_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="0"/>
<pin id="796" dir="0" index="1" bw="16" slack="0"/>
<pin id="797" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="mrv_2_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="0"/>
<pin id="802" dir="0" index="1" bw="16" slack="0"/>
<pin id="803" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="mrv_3_i_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="0"/>
<pin id="808" dir="0" index="1" bw="16" slack="0"/>
<pin id="809" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="return_ln259_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="0"/>
<pin id="814" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln259/4 "/>
</bind>
</comp>

<comp id="816" class="1007" name="mul_ln728_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="6" slack="0"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/3 "/>
</bind>
</comp>

<comp id="822" class="1005" name="outidx3_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="1"/>
<pin id="824" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outidx3_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="trunc_ln139_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="1"/>
<pin id="829" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln139 "/>
</bind>
</comp>

<comp id="831" class="1005" name="w_index_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="836" class="1005" name="kernel_data_V_25_load_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_25_load "/>
</bind>
</comp>

<comp id="841" class="1005" name="kernel_data_V_24_load_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="1"/>
<pin id="843" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_24_load "/>
</bind>
</comp>

<comp id="846" class="1005" name="kernel_data_V_23_load_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_23_load "/>
</bind>
</comp>

<comp id="851" class="1005" name="kernel_data_V_22_load_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="1"/>
<pin id="853" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_22_load "/>
</bind>
</comp>

<comp id="856" class="1005" name="kernel_data_V_21_load_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_21_load "/>
</bind>
</comp>

<comp id="861" class="1005" name="kernel_data_V_20_load_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="1"/>
<pin id="863" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_20_load "/>
</bind>
</comp>

<comp id="866" class="1005" name="kernel_data_V_19_load_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_19_load "/>
</bind>
</comp>

<comp id="871" class="1005" name="kernel_data_V_18_load_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="1"/>
<pin id="873" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_18_load "/>
</bind>
</comp>

<comp id="876" class="1005" name="kernel_data_V_17_load_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_17_load "/>
</bind>
</comp>

<comp id="881" class="1005" name="kernel_data_V_16_load_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_16_load "/>
</bind>
</comp>

<comp id="886" class="1005" name="kernel_data_V_15_load_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="1"/>
<pin id="888" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_15_load "/>
</bind>
</comp>

<comp id="891" class="1005" name="kernel_data_V_14_load_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="1"/>
<pin id="893" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_14_load "/>
</bind>
</comp>

<comp id="896" class="1005" name="kernel_data_V_13_load_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="1"/>
<pin id="898" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_13_load "/>
</bind>
</comp>

<comp id="901" class="1005" name="kernel_data_V_12_load_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_12_load "/>
</bind>
</comp>

<comp id="906" class="1005" name="kernel_data_V_11_load_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="1"/>
<pin id="908" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_11_load "/>
</bind>
</comp>

<comp id="911" class="1005" name="kernel_data_V_10_load_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_10_load "/>
</bind>
</comp>

<comp id="916" class="1005" name="kernel_data_V_9_load_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="1"/>
<pin id="918" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_9_load "/>
</bind>
</comp>

<comp id="921" class="1005" name="kernel_data_V_8_load_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="1"/>
<pin id="923" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_8_load "/>
</bind>
</comp>

<comp id="926" class="1005" name="kernel_data_V_7_load_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="1"/>
<pin id="928" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_7_load "/>
</bind>
</comp>

<comp id="931" class="1005" name="kernel_data_V_6_load_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="1"/>
<pin id="933" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_6_load "/>
</bind>
</comp>

<comp id="936" class="1005" name="kernel_data_V_5_load_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="1"/>
<pin id="938" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_5_load "/>
</bind>
</comp>

<comp id="941" class="1005" name="kernel_data_V_4_load_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="1"/>
<pin id="943" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_4_load "/>
</bind>
</comp>

<comp id="946" class="1005" name="kernel_data_V_3287_load_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="1"/>
<pin id="948" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_3287_load "/>
</bind>
</comp>

<comp id="951" class="1005" name="kernel_data_V_2286_load_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="1"/>
<pin id="953" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2286_load "/>
</bind>
</comp>

<comp id="956" class="1005" name="kernel_data_V_1285_load_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="1"/>
<pin id="958" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1285_load "/>
</bind>
</comp>

<comp id="961" class="1005" name="kernel_data_V_0_load_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="1"/>
<pin id="963" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_0_load "/>
</bind>
</comp>

<comp id="966" class="1005" name="kernel_data_V_26_load_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="1"/>
<pin id="968" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_26_load "/>
</bind>
</comp>

<comp id="971" class="1005" name="w2_V_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="1"/>
<pin id="973" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="select_ln148_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln148 "/>
</bind>
</comp>

<comp id="981" class="1005" name="icmp_ln129_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="985" class="1005" name="out_index_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="2" slack="1"/>
<pin id="987" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="990" class="1005" name="mul_ln728_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="20" slack="1"/>
<pin id="992" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="284"><net_src comp="124" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="126" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="281" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="299"><net_src comp="128" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="296" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="322"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="310" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="327"><net_src comp="130" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="324" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="341"><net_src comp="132" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="342" pin=4"/></net>

<net id="355"><net_src comp="128" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="369"><net_src comp="60" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="366" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="383"><net_src comp="130" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="392"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="380" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="397"><net_src comp="132" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="394" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="422"><net_src comp="398" pin="6"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="398" pin="6"/><net_sink comp="412" pin=4"/></net>

<net id="424"><net_src comp="398" pin="6"/><net_sink comp="412" pin=6"/></net>

<net id="425"><net_src comp="412" pin="8"/><net_sink comp="408" pin=0"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="440"><net_src comp="384" pin="6"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="384" pin="6"/><net_sink comp="430" pin=4"/></net>

<net id="442"><net_src comp="384" pin="6"/><net_sink comp="430" pin=6"/></net>

<net id="443"><net_src comp="430" pin="8"/><net_sink comp="426" pin=0"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="458"><net_src comp="370" pin="6"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="370" pin="6"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="370" pin="6"/><net_sink comp="448" pin=6"/></net>

<net id="461"><net_src comp="448" pin="8"/><net_sink comp="444" pin=0"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="476"><net_src comp="356" pin="6"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="356" pin="6"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="356" pin="6"/><net_sink comp="466" pin=4"/></net>

<net id="479"><net_src comp="466" pin="8"/><net_sink comp="462" pin=0"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="494"><net_src comp="342" pin="6"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="342" pin="6"/><net_sink comp="484" pin=4"/></net>

<net id="496"><net_src comp="342" pin="6"/><net_sink comp="484" pin=6"/></net>

<net id="497"><net_src comp="484" pin="8"/><net_sink comp="480" pin=0"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="512"><net_src comp="328" pin="6"/><net_sink comp="502" pin=0"/></net>

<net id="513"><net_src comp="328" pin="6"/><net_sink comp="502" pin=4"/></net>

<net id="514"><net_src comp="328" pin="6"/><net_sink comp="502" pin=6"/></net>

<net id="515"><net_src comp="502" pin="8"/><net_sink comp="498" pin=0"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="530"><net_src comp="314" pin="6"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="314" pin="6"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="314" pin="6"/><net_sink comp="520" pin=6"/></net>

<net id="533"><net_src comp="520" pin="8"/><net_sink comp="516" pin=0"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="548"><net_src comp="300" pin="6"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="300" pin="6"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="300" pin="6"/><net_sink comp="538" pin=4"/></net>

<net id="551"><net_src comp="538" pin="8"/><net_sink comp="534" pin=0"/></net>

<net id="555"><net_src comp="198" pin="6"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="561"><net_src comp="212" pin="6"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="64" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="198" pin="6"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="50" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="48" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="46" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="44" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="42" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="40" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="36" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="34" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="32" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="30" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="28" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="26" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="24" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="22" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="20" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="18" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="16" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="14" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="12" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="10" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="8" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="6" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="4" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="2" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="212" pin="6"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="118" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="120" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="60" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="676" pin="2"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="198" pin="6"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="122" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="225" pin="54"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="188" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="144" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="126" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="720"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="729"><net_src comp="146" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="356" pin="6"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="370" pin="6"/><net_sink comp="721" pin=2"/></net>

<net id="732"><net_src comp="384" pin="6"/><net_sink comp="721" pin=3"/></net>

<net id="733"><net_src comp="398" pin="6"/><net_sink comp="721" pin=4"/></net>

<net id="738"><net_src comp="717" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="721" pin="6"/><net_sink comp="734" pin=1"/></net>

<net id="740"><net_src comp="734" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="741"><net_src comp="734" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="742"><net_src comp="734" pin="2"/><net_sink comp="448" pin=4"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="466" pin=6"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="745"><net_src comp="734" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="520" pin=4"/></net>

<net id="747"><net_src comp="734" pin="2"/><net_sink comp="538" pin=6"/></net>

<net id="754"><net_src comp="160" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="538" pin="8"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="162" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="164" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="764"><net_src comp="160" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="520" pin="8"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="162" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="164" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="774"><net_src comp="160" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="502" pin="8"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="162" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="777"><net_src comp="164" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="784"><net_src comp="160" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="484" pin="8"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="162" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="787"><net_src comp="164" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="792"><net_src comp="166" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="748" pin="4"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="758" pin="4"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="768" pin="4"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="778" pin="4"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="706" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="702" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="168" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="830"><net_src comp="558" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="562" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="839"><net_src comp="568" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="225" pin=50"/></net>

<net id="844"><net_src comp="572" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="225" pin=48"/></net>

<net id="849"><net_src comp="576" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="225" pin=46"/></net>

<net id="854"><net_src comp="580" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="225" pin=44"/></net>

<net id="859"><net_src comp="584" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="225" pin=42"/></net>

<net id="864"><net_src comp="588" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="225" pin=40"/></net>

<net id="869"><net_src comp="592" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="225" pin=38"/></net>

<net id="874"><net_src comp="596" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="225" pin=36"/></net>

<net id="879"><net_src comp="600" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="225" pin=34"/></net>

<net id="884"><net_src comp="604" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="225" pin=32"/></net>

<net id="889"><net_src comp="608" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="225" pin=30"/></net>

<net id="894"><net_src comp="612" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="225" pin=28"/></net>

<net id="899"><net_src comp="616" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="225" pin=26"/></net>

<net id="904"><net_src comp="620" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="225" pin=24"/></net>

<net id="909"><net_src comp="624" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="225" pin=22"/></net>

<net id="914"><net_src comp="628" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="225" pin=20"/></net>

<net id="919"><net_src comp="632" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="225" pin=18"/></net>

<net id="924"><net_src comp="636" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="225" pin=16"/></net>

<net id="929"><net_src comp="640" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="225" pin=14"/></net>

<net id="934"><net_src comp="644" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="225" pin=12"/></net>

<net id="939"><net_src comp="648" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="225" pin=10"/></net>

<net id="944"><net_src comp="652" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="225" pin=8"/></net>

<net id="949"><net_src comp="656" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="225" pin=6"/></net>

<net id="954"><net_src comp="660" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="959"><net_src comp="664" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="964"><net_src comp="668" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="969"><net_src comp="672" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="225" pin=52"/></net>

<net id="974"><net_src comp="181" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="979"><net_src comp="688" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="984"><net_src comp="696" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="175" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="721" pin=5"/></net>

<net id="993"><net_src comp="816" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="710" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx3 | {}
	Port: kernel_data_V_0 | {}
	Port: kernel_data_V_1285 | {}
	Port: kernel_data_V_2286 | {}
	Port: kernel_data_V_3287 | {}
	Port: kernel_data_V_4 | {}
	Port: kernel_data_V_5 | {}
	Port: kernel_data_V_6 | {}
	Port: kernel_data_V_7 | {}
	Port: kernel_data_V_8 | {}
	Port: kernel_data_V_9 | {}
	Port: kernel_data_V_10 | {}
	Port: kernel_data_V_11 | {}
	Port: kernel_data_V_12 | {}
	Port: kernel_data_V_13 | {}
	Port: kernel_data_V_14 | {}
	Port: kernel_data_V_15 | {}
	Port: kernel_data_V_16 | {}
	Port: kernel_data_V_17 | {}
	Port: kernel_data_V_18 | {}
	Port: kernel_data_V_19 | {}
	Port: kernel_data_V_20 | {}
	Port: kernel_data_V_21 | {}
	Port: kernel_data_V_22 | {}
	Port: kernel_data_V_23 | {}
	Port: kernel_data_V_24 | {}
	Port: kernel_data_V_25 | {}
	Port: kernel_data_V_26 | {}
	Port: w2_V | {}
 - Input state : 
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : outidx3 | {2 3 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_0 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_1285 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_2286 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_3287 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_4 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_5 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_6 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_7 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_8 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_9 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_10 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_11 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_12 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_13 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_14 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_15 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_16 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_17 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_18 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_19 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_20 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_21 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_22 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_23 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_24 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_25 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : kernel_data_V_26 | {2 }
	Port: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult> : w2_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln133 : 1
		outidx3_addr : 2
		out_index : 3
		trunc_ln139 : 1
		w_index : 1
		switch_ln55 : 2
		w2_V_addr : 2
		w2_V_load : 3
		in_index : 1
		icmp_ln148 : 2
		select_ln148 : 3
		icmp_ln129 : 1
	State 3
		sext_ln728 : 1
		sext_ln728_13 : 1
		mul_ln728 : 2
	State 4
		br_ln0 : 1
		sext_ln728_14 : 1
		tmp : 1
		acc_0_V : 2
		acc_3_V_1 : 3
		acc_2_V_1 : 3
		acc_1_V_1 : 3
		acc_0_V_1 : 3
		p_Val2_20_37_i : 3
		p_Val2_20_25_i : 3
		p_Val2_20_13_i : 3
		p_Val2_20_01_i : 3
		empty : 1
		res_0_V_write_assign : 4
		res_1_V_write_assign : 4
		res_2_V_write_assign : 4
		res_3_V_write_assign : 4
		mrv_i : 5
		mrv_1_i : 6
		mrv_2_i : 7
		mrv_3_i : 8
		return_ln259 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        w_index_fu_562       |    0    |    0    |    15   |
|    add   |       in_index_fu_676       |    0    |    0    |    39   |
|          |        acc_0_V_fu_734       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |          tmp_fu_721         |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln148_fu_688     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln148_fu_682      |    0    |    0    |    20   |
|          |      icmp_ln129_fu_696      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln728_fu_816      |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln133_fu_552      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln139_fu_558     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln728_fu_702      |    0    |    0    |    0    |
|   sext   |     sext_ln728_13_fu_706    |    0    |    0    |    0    |
|          |     sext_ln728_14_fu_717    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_710        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | res_0_V_write_assign_fu_748 |    0    |    0    |    0    |
|partselect| res_1_V_write_assign_fu_758 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_768 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_778 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mrv_i_fu_788        |    0    |    0    |    0    |
|insertvalue|        mrv_1_i_fu_794       |    0    |    0    |    0    |
|          |        mrv_2_i_fu_800       |    0    |    0    |    0    |
|          |        mrv_3_i_fu_806       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  return  |     return_ln259_fu_812     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   221   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   UnifiedRetVal_i_i_reg_222   |   16   |
|      acc_0_V_020_reg_352      |   32   |
|       acc_0_V_1_reg_462       |   32   |
|      acc_1_V_019_reg_366      |   32   |
|       acc_1_V_1_reg_444       |   32   |
|      acc_2_V_018_reg_380      |   32   |
|       acc_2_V_1_reg_426       |   32   |
|      acc_3_V_017_reg_394      |   32   |
|       acc_3_V_1_reg_408       |   32   |
|        do_init_reg_281        |    1   |
|       icmp_ln129_reg_981      |    1   |
|    in_index_0_i_i29_reg_208   |   32   |
|  kernel_data_V_0_load_reg_961 |   16   |
| kernel_data_V_10_load_reg_911 |   16   |
| kernel_data_V_11_load_reg_906 |   16   |
|kernel_data_V_1285_load_reg_956|   16   |
| kernel_data_V_12_load_reg_901 |   16   |
| kernel_data_V_13_load_reg_896 |   16   |
| kernel_data_V_14_load_reg_891 |   16   |
| kernel_data_V_15_load_reg_886 |   16   |
| kernel_data_V_16_load_reg_881 |   16   |
| kernel_data_V_17_load_reg_876 |   16   |
| kernel_data_V_18_load_reg_871 |   16   |
| kernel_data_V_19_load_reg_866 |   16   |
| kernel_data_V_20_load_reg_861 |   16   |
| kernel_data_V_21_load_reg_856 |   16   |
|kernel_data_V_2286_load_reg_951|   16   |
| kernel_data_V_22_load_reg_851 |   16   |
| kernel_data_V_23_load_reg_846 |   16   |
| kernel_data_V_24_load_reg_841 |   16   |
| kernel_data_V_25_load_reg_836 |   16   |
| kernel_data_V_26_load_reg_966 |   16   |
|kernel_data_V_3287_load_reg_946|   16   |
|  kernel_data_V_4_load_reg_941 |   16   |
|  kernel_data_V_5_load_reg_936 |   16   |
|  kernel_data_V_6_load_reg_931 |   16   |
|  kernel_data_V_7_load_reg_926 |   16   |
|  kernel_data_V_8_load_reg_921 |   16   |
|  kernel_data_V_9_load_reg_916 |   16   |
|       mul_ln728_reg_990       |   20   |
|       out_index_reg_985       |    2   |
|      outidx3_addr_reg_822     |    7   |
|     p_Val2_20_01_i_reg_534    |   32   |
|    p_Val2_20_0_i28_reg_296    |   32   |
|     p_Val2_20_13_i_reg_516    |   32   |
|    p_Val2_20_1_i26_reg_310    |   32   |
|     p_Val2_20_25_i_reg_498    |   32   |
|    p_Val2_20_2_i24_reg_324    |   32   |
|     p_Val2_20_37_i_reg_480    |   32   |
|    p_Val2_20_3_i22_reg_338    |   32   |
|      select_ln148_reg_976     |   32   |
|      trunc_ln139_reg_827      |    5   |
|       w2_V_addr_reg_971       |    7   |
|       w_index30_reg_194       |    7   |
|        w_index_reg_831        |    7   |
+-------------------------------+--------+
|             Total             |  1081  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_175 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  1.312  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   221  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |  1081  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |  1081  |   239  |
+-----------+--------+--------+--------+--------+
