ram_u_tile.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/ram_u_tile/sim/ram_u_tile.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
