-- generated by newgenasym Thu Mar 17 16:22:19 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity RG_LEDS_CC is
    port (    
	A:         INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	K:         INOUT  STD_LOGIC);
end RG_LEDS_CC;
