
*** Running vivado
    with args -log TicTacToe.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TicTacToe.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TicTacToe.tcl -notrace
Command: synth_design -top TicTacToe -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 689.902 ; gain = 178.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TicTacToe' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/TicTacToe.v:1]
INFO: [Synth 8-6157] synthesizing module 'rx' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/txrx.v:105]
	Parameter DIV_CNT bound to: 10'b1101100011 
	Parameter HDIV_CNT bound to: 10'b0110110001 
	Parameter RX_CNT bound to: 4'b1000 
	Parameter C_IDLE bound to: 1'b0 
	Parameter C_RX bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/txrx.v:180]
INFO: [Synth 8-6155] done synthesizing module 'rx' (1#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/txrx.v:105]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/signal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'ai' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/ai.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/ai.v:286]
INFO: [Synth 8-6155] done synthesizing module 'ai' (3#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/ai.v:1]
INFO: [Synth 8-6157] synthesizing module 'judge' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/ai.v:344]
INFO: [Synth 8-6155] done synthesizing module 'judge' (4#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/ai.v:344]
INFO: [Synth 8-6157] synthesizing module 'error' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/output.v:1]
INFO: [Synth 8-6157] synthesizing module 'tx' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/txrx.v:1]
	Parameter DIV_CNT bound to: 10'b1101100011 
	Parameter HDIV_CNT bound to: 10'b0110110001 
	Parameter TX_CNT bound to: 4'b1001 
	Parameter C_IDLE bound to: 1'b0 
	Parameter C_TX bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/txrx.v:89]
WARNING: [Synth 8-6014] Unused sequential element tx_rd_reg was removed.  [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/txrx.v:68]
INFO: [Synth 8-6155] done synthesizing module 'tx' (5#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/txrx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'error' (6#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/output.v:1]
INFO: [Synth 8-6157] synthesizing module 'help' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/output.v:67]
INFO: [Synth 8-6155] done synthesizing module 'help' (7#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/output.v:67]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/output.v:861]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/output.v:861]
INFO: [Synth 8-6157] synthesizing module 'info' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/output.v:1263]
INFO: [Synth 8-6155] done synthesizing module 'info' (9#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/output.v:1263]
INFO: [Synth 8-226] default block is never used [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/TicTacToe.v:64]
INFO: [Synth 8-6155] done synthesizing module 'TicTacToe' (10#1) [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/TicTacToe.v:1]
WARNING: [Synth 8-3331] design ai has unconnected port line22[7]
WARNING: [Synth 8-3331] design ai has unconnected port line22[6]
WARNING: [Synth 8-3331] design ai has unconnected port line22[5]
WARNING: [Synth 8-3331] design ai has unconnected port line22[4]
WARNING: [Synth 8-3331] design ai has unconnected port line22[3]
WARNING: [Synth 8-3331] design ai has unconnected port line22[2]
WARNING: [Synth 8-3331] design ai has unconnected port line22[1]
WARNING: [Synth 8-3331] design ai has unconnected port line22[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 754.836 ; gain = 243.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 754.836 ; gain = 243.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 754.836 ; gain = 243.105
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wangc/TicTacToe/TicTacToe.srcs/constrs_1/new/cos.xdc]
Finished Parsing XDC File [C:/Users/wangc/TicTacToe/TicTacToe.srcs/constrs_1/new/cos.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wangc/TicTacToe/TicTacToe.srcs/constrs_1/new/cos.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TicTacToe_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TicTacToe_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 885.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 885.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 885.762 ; gain = 374.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 885.762 ; gain = 374.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 885.762 ; gain = 374.031
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "pos1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'help'
INFO: [Synth 8-5546] ROM "tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'display'
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'info'
INFO: [Synth 8-5546] ROM "tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'pos1_reg' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/ai.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'pos2_reg' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/ai.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [C:/Users/wangc/TicTacToe/TicTacToe.srcs/sources_1/new/ai.v:17]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE25 |                          0000000 |                         11111111
                iSTATE27 |                          0000001 |                         11111110
                iSTATE32 |                          0000010 |                         11111101
                iSTATE34 |                          0000011 |                         11111100
                iSTATE42 |                          0000100 |                         11111011
                iSTATE43 |                          0000101 |                         11111010
                iSTATE47 |                          0000110 |                         11111001
                iSTATE49 |                          0000111 |                         11111000
               iSTATE101 |                          0001000 |                         11110111
               iSTATE102 |                          0001001 |                         11110110
               iSTATE107 |                          0001010 |                         11110101
               iSTATE108 |                          0001011 |                         11110100
                 iSTATE3 |                          0001100 |                         11110011
                 iSTATE5 |                          0001101 |                         11110010
                iSTATE11 |                          0001110 |                         11110001
                iSTATE13 |                          0001111 |                         11110000
                iSTATE97 |                          0010000 |                         11101111
                iSTATE99 |                          0010001 |                         11101110
               iSTATE103 |                          0010010 |                         11101101
               iSTATE105 |                          0010011 |                         11101100
                 iSTATE0 |                          0010100 |                         11101011
                 iSTATE1 |                          0010101 |                         11101010
                 iSTATE6 |                          0010110 |                         11101001
                 iSTATE8 |                          0010111 |                         11101000
                iSTATE59 |                          0011000 |                         11100111
                iSTATE60 |                          0011001 |                         11100110
                iSTATE61 |                          0011010 |                         11100101
                iSTATE62 |                          0011011 |                         11100100
                iSTATE79 |                          0011100 |                         11100011
                iSTATE81 |                          0011101 |                         11100010
                iSTATE85 |                          0011110 |                         11100001
                iSTATE86 |                          0011111 |                         11100000
                iSTATE89 |                          0100000 |                         11011111
                iSTATE91 |                          0100001 |                         11011110
                iSTATE93 |                          0100010 |                         11011101
                iSTATE94 |                          0100011 |                         11011100
               iSTATE109 |                          0100100 |                         11011011
               iSTATE111 |                          0100101 |                         11011010
               iSTATE113 |                          0100110 |                         11011001
               iSTATE114 |                          0100111 |                         11011000
                iSTATE48 |                          0101000 |                         11010111
                iSTATE51 |                          0101001 |                         11010110
                iSTATE55 |                          0101010 |                         11010101
                iSTATE57 |                          0101011 |                         11010100
                iSTATE65 |                          0101100 |                         11010011
                iSTATE67 |                          0101101 |                         11010010
                iSTATE71 |                          0101110 |                         11010001
                iSTATE74 |                          0101111 |                         11010000
                iSTATE44 |                          0110000 |                         11001111
                iSTATE45 |                          0110001 |                         11001110
                iSTATE53 |                          0110010 |                         11001101
                iSTATE54 |                          0110011 |                         11001100
                iSTATE63 |                          0110100 |                         11001011
                iSTATE64 |                          0110101 |                         11001010
                iSTATE69 |                          0110110 |                         11001001
                iSTATE70 |                          0110111 |                         11001000
                 iSTATE7 |                          0111000 |                         11000111
                iSTATE10 |                          0111001 |                         11000110
                iSTATE16 |                          0111010 |                         11000101
                iSTATE18 |                          0111011 |                         11000100
                iSTATE28 |                          0111100 |                         11000011
                iSTATE30 |                          0111101 |                         11000010
                iSTATE36 |                          0111110 |                         11000001
                iSTATE38 |                          0111111 |                         11000000
                iSTATE50 |                          1000000 |                         10111111
                iSTATE52 |                          1000001 |                         10111110
                iSTATE56 |                          1000010 |                         10111101
                iSTATE58 |                          1000011 |                         10111100
                iSTATE66 |                          1000100 |                         10111011
                iSTATE68 |                          1000101 |                         10111010
                iSTATE73 |                          1000110 |                         10111001
                iSTATE76 |                          1000111 |                         10111000
                iSTATE14 |                          1001000 |                         10110111
                iSTATE15 |                          1001001 |                         10110110
                iSTATE20 |                          1001010 |                         10110101
                iSTATE21 |                          1001011 |                         10110100
                iSTATE33 |                          1001100 |                         10110011
                iSTATE35 |                          1001101 |                         10110010
                iSTATE40 |                          1001110 |                         10110001
                iSTATE41 |                          1001111 |                         10110000
                 iSTATE9 |                          1010000 |                         10101111
                iSTATE12 |                          1010001 |                         10101110
                iSTATE17 |                          1010010 |                         10101101
                iSTATE19 |                          1010011 |                         10101100
                iSTATE29 |                          1010100 |                         10101011
                iSTATE31 |                          1010101 |                         10101010
                iSTATE37 |                          1010110 |                         10101001
                iSTATE39 |                          1010111 |                         10101000
                iSTATE87 |                          1011000 |                         10100111
                iSTATE88 |                          1011001 |                         10100110
                iSTATE90 |                          1011010 |                         10100101
                iSTATE92 |                          1011011 |                         10100100
               iSTATE104 |                          1011100 |                         10100011
               iSTATE106 |                          1011101 |                         10100010
               iSTATE110 |                          1011110 |                         10100001
               iSTATE112 |                          1011111 |                         10100000
               iSTATE115 |                          1100000 |                         10011111
                  iSTATE |                          1100001 |                         10011110
                 iSTATE2 |                          1100010 |                         10011101
                 iSTATE4 |                          1100011 |                         10011100
                iSTATE22 |                          1100100 |                         10011011
                iSTATE23 |                          1100101 |                         10011010
                iSTATE24 |                          1100110 |                         10011001
                iSTATE26 |                          1100111 |                         10011000
                iSTATE77 |                          1101000 |                         10010111
                iSTATE78 |                          1101001 |                         10010110
                iSTATE83 |                          1101010 |                         10010101
                iSTATE84 |                          1101011 |                         10010100
                iSTATE95 |                          1101100 |                         10010011
                iSTATE96 |                          1101101 |                         10010010
                iSTATE98 |                          1101110 |                         10010001
               iSTATE100 |                          1101111 |                         10010000
                iSTATE72 |                          1110000 |                         10001111
                iSTATE75 |                          1110001 |                         10001110
                iSTATE80 |                          1110010 |                         10001101
                iSTATE82 |                          1110011 |                         10001100
                iSTATE46 |                          1110100 |                         00000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'help'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 | 0000000000000000000000000000000000000000000000000000001 |                           000001
                  iSTATE | 0000000000000000000000000000000000000000000000000000010 |                           000010
                iSTATE53 | 0000000000000000000000000000000000000000000000000000100 |                           000011
                iSTATE37 | 0000000000000000000000000000000000000000000000000001000 |                           000100
                iSTATE34 | 0000000000000000000000000000000000000000000000000010000 |                           000101
                iSTATE32 | 0000000000000000000000000000000000000000000000000100000 |                           000110
                iSTATE29 | 0000000000000000000000000000000000000000000000001000000 |                           000111
                iSTATE35 | 0000000000000000000000000000000000000000000000010000000 |                           001000
                iSTATE33 | 0000000000000000000000000000000000000000000000100000000 |                           001001
                iSTATE30 | 0000000000000000000000000000000000000000000001000000000 |                           001010
                iSTATE27 | 0000000000000000000000000000000000000000000010000000000 |                           001011
                iSTATE17 | 0000000000000000000000000000000000000000000100000000000 |                           001100
                iSTATE16 | 0000000000000000000000000000000000000000001000000000000 |                           001101
                iSTATE15 | 0000000000000000000000000000000000000000010000000000000 |                           001110
                iSTATE12 | 0000000000000000000000000000000000000000100000000000000 |                           001111
                iSTATE31 | 0000000000000000000000000000000000000001000000000000000 |                           010000
                iSTATE28 | 0000000000000000000000000000000000000010000000000000000 |                           010001
                iSTATE24 | 0000000000000000000000000000000000000100000000000000000 |                           010010
                iSTATE23 | 0000000000000000000000000000000000001000000000000000000 |                           010011
                iSTATE14 | 0000000000000000000000000000000000010000000000000000000 |                           010100
                iSTATE10 | 0000000000000000000000000000000000100000000000000000000 |                           010101
                 iSTATE7 | 0000000000000000000000000000000001000000000000000000000 |                           010110
                 iSTATE5 | 0000000000000000000000000000000010000000000000000000000 |                           010111
                iSTATE51 | 0000000000000000000000000000000100000000000000000000000 |                           101000
                iSTATE47 | 0000000000000000000000000000001000000000000000000000000 |                           101001
                iSTATE42 | 0000000000000000000000000000010000000000000000000000000 |                           101010
                iSTATE39 | 0000000000000000000000000000100000000000000000000000000 |                           101011
                iSTATE11 | 0000000000000000000000000001000000000000000000000000000 |                           011000
                 iSTATE8 | 0000000000000000000000000010000000000000000000000000000 |                           011001
                 iSTATE4 | 0000000000000000000000000100000000000000000000000000000 |                           011010
                 iSTATE2 | 0000000000000000000000001000000000000000000000000000000 |                           011011
                iSTATE50 | 0000000000000000000000010000000000000000000000000000000 |                           011100
                iSTATE48 | 0000000000000000000000100000000000000000000000000000000 |                           011101
                iSTATE44 | 0000000000000000000001000000000000000000000000000000000 |                           011110
                iSTATE40 | 0000000000000000000010000000000000000000000000000000000 |                           011111
                iSTATE13 | 0000000000000000000100000000000000000000000000000000000 |                           100000
                 iSTATE9 | 0000000000000000001000000000000000000000000000000000000 |                           100001
                 iSTATE6 | 0000000000000000010000000000000000000000000000000000000 |                           100010
                 iSTATE3 | 0000000000000000100000000000000000000000000000000000000 |                           100011
                iSTATE52 | 0000000000000001000000000000000000000000000000000000000 |                           100100
                iSTATE49 | 0000000000000010000000000000000000000000000000000000000 |                           100101
                iSTATE46 | 0000000000000100000000000000000000000000000000000000000 |                           100110
                iSTATE43 | 0000000000001000000000000000000000000000000000000000000 |                           100111
                iSTATE26 | 0000000000010000000000000000000000000000000000000000000 |                           101100
                iSTATE25 | 0000000000100000000000000000000000000000000000000000000 |                           101101
                iSTATE21 | 0000000001000000000000000000000000000000000000000000000 |                           101110
                iSTATE19 | 0000000010000000000000000000000000000000000000000000000 |                           101111
                iSTATE45 | 0000000100000000000000000000000000000000000000000000000 |                           110000
                iSTATE41 | 0000001000000000000000000000000000000000000000000000000 |                           110001
                iSTATE38 | 0000010000000000000000000000000000000000000000000000000 |                           110010
                iSTATE36 | 0000100000000000000000000000000000000000000000000000000 |                           110011
                iSTATE22 | 0001000000000000000000000000000000000000000000000000000 |                           110100
                iSTATE20 | 0010000000000000000000000000000000000000000000000000000 |                           110101
                iSTATE18 | 0100000000000000000000000000000000000000000000000000000 |                           110110
                 iSTATE1 | 1000000000000000000000000000000000000000000000000000000 |                           000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE41 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 |                         00000001
                iSTATE37 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 |                         00000010
                iSTATE35 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 |                         00000011
                iSTATE26 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 |                         00000100
                iSTATE25 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 |                         00000101
                iSTATE23 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 |                         00000110
                iSTATE21 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 |                         00000111
                iSTATE72 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 |                         00001000
                iSTATE71 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 |                         00001001
                iSTATE68 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 |                         00001010
                iSTATE67 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 |                         00001011
                iSTATE60 | 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 |                         00001100
                iSTATE59 | 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 |                         00001101
                iSTATE55 | 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 |                         00001110
                iSTATE52 | 0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 |                         00001111
                iSTATE74 | 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 |                         00010000
                iSTATE73 | 0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 |                         00010001
                iSTATE70 | 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 |                         00010010
                iSTATE69 | 0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 |                         00010011
                iSTATE62 | 0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 |                         00010100
                iSTATE61 | 0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 |                         00010101
                iSTATE58 | 0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 |                         00010110
                iSTATE57 | 0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 |                         00010111
                iSTATE10 | 0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 |                         00011000
                 iSTATE9 | 0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 |                         00011001
                 iSTATE8 | 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 |                         00011010
                 iSTATE7 | 0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 |                         00011011
                iSTATE85 | 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 |                         00011100
                iSTATE84 | 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 |                         00011101
                iSTATE83 | 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 |                         00011110
                iSTATE82 | 0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 |                         00011111
                iSTATE79 | 0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 |                         00100000
                iSTATE78 | 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 |                         00100001
                iSTATE76 | 0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 |                         00100010
                iSTATE75 | 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 |                         00100011
                iSTATE66 | 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 |                         00100100
                iSTATE65 | 0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 |                         00100101
                iSTATE64 | 0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 |                         00100110
                iSTATE63 | 0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 |                         00100111
                iSTATE20 | 0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 |                         00101000
                iSTATE19 | 0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 |                         00101001
                iSTATE14 | 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 |                         00101010
                iSTATE13 | 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 |                         00101011
                 iSTATE4 | 0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 |                         00101100
                 iSTATE3 | 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 |                         00101101
                iSTATE89 | 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 |                         00101110
                iSTATE87 | 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 |                         00101111
                iSTATE24 | 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 |                         00110000
                iSTATE22 | 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 |                         00110001
                iSTATE17 | 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 |                         00110010
                iSTATE15 | 0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 |                         00110011
                 iSTATE6 | 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 |                         00110100
                 iSTATE5 | 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 |                         00110101
                 iSTATE0 | 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 |                         00110110
                  iSTATE | 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 |                         00110111
                iSTATE56 | 0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 |                         00111000
                iSTATE54 | 0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 |                         00111001
                iSTATE49 | 0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 |                         00111010
                iSTATE47 | 0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 |                         00111011
                iSTATE40 | 0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 |                         00111100
                iSTATE39 | 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 |                         00111101
                iSTATE33 | 0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 |                         00111110
                iSTATE31 | 0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 |                         00111111
                iSTATE18 | 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 |                         01000000
                iSTATE16 | 0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 |                         01000001
                iSTATE12 | 0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 |                         01000010
                iSTATE11 | 0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 |                         01000011
                 iSTATE2 | 0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 |                         01000100
                 iSTATE1 | 0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 |                         01000101
                iSTATE88 | 0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 |                         01000110
                iSTATE86 | 0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 |                         01000111
                iSTATE50 | 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 |                         01001000
                iSTATE48 | 0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001001
                iSTATE44 | 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001010
                iSTATE43 | 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001011
                iSTATE34 | 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001100
                iSTATE32 | 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001101
                iSTATE28 | 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001110
                iSTATE27 | 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01001111
                iSTATE53 | 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010000
                iSTATE51 | 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010001
                iSTATE46 | 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010010
                iSTATE45 | 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010011
                iSTATE38 | 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010100
                iSTATE36 | 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010101
                iSTATE30 | 0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010110
                iSTATE29 | 0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01010111
                iSTATE81 | 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011000
                iSTATE80 | 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011001
                iSTATE77 | 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         01011010
                iSTATE42 | 1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 |                         00000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'info'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:17 . Memory (MB): peak = 885.762 ; gain = 374.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 19    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---RAMs : 
	               18 Bit         RAMs := 2     
+---Muxes : 
	  55 Input     55 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	 117 Input     32 Bit        Muxes := 1     
	  55 Input     32 Bit        Muxes := 1     
	  91 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   6 Input      8 Bit        Muxes := 1     
	 117 Input      8 Bit        Muxes := 1     
	  55 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  91 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	 117 Input      7 Bit        Muxes := 1     
	  55 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 39    
	   3 Input      5 Bit        Muxes := 3     
	   9 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	  14 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 36    
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 76    
	   3 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
	 117 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 18    
	  55 Input      1 Bit        Muxes := 5     
	  91 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TicTacToe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               18 Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	  14 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   3 Input      5 Bit        Muxes := 3     
	   9 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	  14 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module signal_edge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ai 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 33    
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
Module judge 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
Module error 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module help 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	 117 Input     32 Bit        Muxes := 1     
	 117 Input      8 Bit        Muxes := 1     
	 117 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	 117 Input      1 Bit        Muxes := 4     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  55 Input     55 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 5     
	  55 Input     32 Bit        Muxes := 1     
	  55 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  55 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  55 Input      1 Bit        Muxes := 5     
Module info 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  91 Input     32 Bit        Muxes := 1     
	  91 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  91 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Why this net has no driver: _order_recur <const0>
WARNING: [Synth 8-3331] design ai has unconnected port line22[7]
WARNING: [Synth 8-3331] design ai has unconnected port line22[6]
WARNING: [Synth 8-3331] design ai has unconnected port line22[5]
WARNING: [Synth 8-3331] design ai has unconnected port line22[4]
WARNING: [Synth 8-3331] design ai has unconnected port line22[3]
WARNING: [Synth 8-3331] design ai has unconnected port line22[2]
WARNING: [Synth 8-3331] design ai has unconnected port line22[1]
WARNING: [Synth 8-3331] design ai has unconnected port line22[0]
INFO: [Synth 8-3886] merging instance 'error/tx_data_reg[7]' (FDRE) to 'error/tx_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'error/tx_data_reg[6]' (FDSE) to 'error/tx_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (error/\tx_data_reg[4] )
INFO: [Synth 8-3886] merging instance 'error/tx_data_reg[3]' (FDRE) to 'error/tx_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (help/\tx_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (info/\tx_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'piece_reg[6]' (FDSE) to 'piece_reg[3]'
INFO: [Synth 8-3886] merging instance 'piece_reg[7]' (FDRE) to 'piece_reg[5]'
INFO: [Synth 8-3886] merging instance 'piece_reg[2]' (FDSE) to 'piece_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\piece_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\piece_reg[5] )
INFO: [Synth 8-3886] merging instance 'piece_reg[1]' (FDSE) to 'piece_reg[0]'
INFO: [Synth 8-3886] merging instance 'error/tx/tx_reg_reg[7]' (FDE) to 'error/tx/tx_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'error/tx/tx_reg_reg[6]' (FDE) to 'error/tx/tx_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'error/tx/tx_reg_reg[3]' (FDE) to 'error/tx/tx_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (display/\tx_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (error/\tx/tx_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (help/\tx/tx_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (info/\tx/tx_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'line11_reg[6]' (FDRE) to 'line11_reg[3]'
INFO: [Synth 8-3886] merging instance 'line11_reg[1]' (FDSE) to 'line11_reg[0]'
INFO: [Synth 8-3886] merging instance 'line13_reg[0]' (FDSE) to 'line13_reg[1]'
INFO: [Synth 8-3886] merging instance 'line13_reg[3]' (FDRE) to 'line13_reg[6]'
INFO: [Synth 8-3886] merging instance 'line12_reg[6]' (FDRE) to 'line12_reg[3]'
INFO: [Synth 8-3886] merging instance 'line12_reg[1]' (FDSE) to 'line12_reg[0]'
INFO: [Synth 8-3886] merging instance 'line31_reg[6]' (FDRE) to 'line31_reg[3]'
INFO: [Synth 8-3886] merging instance 'line31_reg[1]' (FDSE) to 'line31_reg[0]'
INFO: [Synth 8-3886] merging instance 'line33_reg[0]' (FDSE) to 'line33_reg[1]'
INFO: [Synth 8-3886] merging instance 'line33_reg[3]' (FDRE) to 'line33_reg[6]'
INFO: [Synth 8-3886] merging instance 'line32_reg[6]' (FDRE) to 'line32_reg[3]'
INFO: [Synth 8-3886] merging instance 'line32_reg[1]' (FDSE) to 'line32_reg[0]'
INFO: [Synth 8-3886] merging instance 'line21_reg[6]' (FDRE) to 'line21_reg[3]'
INFO: [Synth 8-3886] merging instance 'line21_reg[1]' (FDSE) to 'line21_reg[0]'
INFO: [Synth 8-3886] merging instance 'line23_reg[0]' (FDSE) to 'line23_reg[1]'
INFO: [Synth 8-3886] merging instance 'line23_reg[3]' (FDRE) to 'line23_reg[6]'
INFO: [Synth 8-3886] merging instance 'line22_reg[6]' (FDRE) to 'line22_reg[3]'
INFO: [Synth 8-3886] merging instance 'line22_reg[1]' (FDSE) to 'line22_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (display/\tx/tx_reg_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:33 . Memory (MB): peak = 885.762 ; gain = 374.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|help        | tx_data0_in0 | 128x8         | LUT            | 
+------------+--------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|TicTacToe   | last1_reg  | Implied   | 16 x 2               | RAM16X1D x 2   | 
|TicTacToe   | last2_reg  | Implied   | 16 x 2               | RAM16X1D x 2   | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:45 . Memory (MB): peak = 885.762 ; gain = 374.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:46 . Memory (MB): peak = 885.762 ; gain = 374.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|TicTacToe   | last1_reg  | Implied   | 16 x 2               | RAM16X1D x 2   | 
|TicTacToe   | last2_reg  | Implied   | 16 x 2               | RAM16X1D x 2   | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:47 . Memory (MB): peak = 906.355 ; gain = 394.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:50 . Memory (MB): peak = 911.578 ; gain = 399.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:50 . Memory (MB): peak = 911.578 ; gain = 399.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:50 . Memory (MB): peak = 911.578 ; gain = 399.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:50 . Memory (MB): peak = 911.578 ; gain = 399.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:50 . Memory (MB): peak = 911.578 ; gain = 399.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:50 . Memory (MB): peak = 911.578 ; gain = 399.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT1     |    14|
|4     |LUT2     |   170|
|5     |LUT3     |    78|
|6     |LUT4     |   123|
|7     |LUT5     |   145|
|8     |LUT6     |   320|
|9     |MUXF7    |     1|
|10    |RAM16X1D |     4|
|11    |FDCE     |    20|
|12    |FDPE     |     4|
|13    |FDRE     |   452|
|14    |FDSE     |    55|
|15    |LD       |     3|
|16    |LDC      |     1|
|17    |LDP      |     3|
|18    |IBUF     |     3|
|19    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  1430|
|2     |  ai            |ai            |    61|
|3     |  display       |display       |   334|
|4     |    signal_edge |signal_edge_5 |    45|
|5     |    tx          |tx_6          |    64|
|6     |  error         |error         |   160|
|7     |    signal_edge |signal_edge_3 |     7|
|8     |    tx          |tx_4          |    58|
|9     |  help          |help          |   192|
|10    |    signal_edge |signal_edge_1 |     4|
|11    |    tx          |tx_2          |    55|
|12    |  info          |info          |   311|
|13    |    signal_edge |signal_edge_0 |     4|
|14    |    tx          |tx            |    56|
|15    |  rx            |rx            |   204|
|16    |  signal_edge   |signal_edge   |     7|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:50 . Memory (MB): peak = 911.578 ; gain = 399.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 911.578 ; gain = 268.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:51 . Memory (MB): peak = 911.578 ; gain = 399.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 911.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 1 instances
  LDP => LDPE: 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:02:00 . Memory (MB): peak = 911.578 ; gain = 620.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 911.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wangc/TicTacToe/TicTacToe.runs/synth_1/TicTacToe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TicTacToe_utilization_synth.rpt -pb TicTacToe_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 20 22:36:58 2021...
