Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 15 15:39:29 2023
| Host         : SU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     5 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             893 |          207 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             381 |          138 |
| Yes          | No                    | No                     |             520 |          118 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             491 |          107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                   |                2 |              4 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                       |                2 |              4 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                         |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                         |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                               | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                               | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                           |                1 |              4 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                2 |              5 |         2.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                1 |              5 |         5.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/PS7/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |         6.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                            |                2 |              8 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                4 |             10 |         2.50 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |                4 |             11 |         2.75 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                         |                6 |             12 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                         |                2 |             12 |         6.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                                         |                4 |             12 |         3.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                         |                2 |             12 |         6.00 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                  | system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                7 |             13 |         1.86 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                  | system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                5 |             13 |         2.60 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                         |                4 |             13 |         3.25 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                         |                7 |             14 |         2.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                         |                2 |             14 |         7.00 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                         |                8 |             14 |         1.75 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                         |                2 |             14 |         7.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                         |                4 |             15 |         3.75 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                         |                3 |             16 |         5.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |                7 |             19 |         2.71 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                         |                8 |             24 |         3.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                         |               10 |             24 |         2.40 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                  | system_i/dac/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                                                             |                9 |             28 |         3.11 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                6 |             28 |         4.67 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                5 |             28 |         5.60 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                      | system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                8 |             28 |         3.50 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                      | system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0 |                9 |             28 |         3.11 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/GPIO_change_0/inst/p_0_in                                                                                                                               |                                                                                                                                                                         |                6 |             32 |         5.33 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/FIFO_delay_port1/counter_trig_PORT1/inst/sel                                                                                                            | system_i/FIFO_delay_port1/counter_trig_PORT1/inst/clear                                                                                                                 |                8 |             32 |         4.00 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  | system_i/FIFO_delay_port2/counter_trig_PORT2/inst/sel                                                                                                            | system_i/FIFO_delay_port2/counter_trig_PORT2/inst/clear                                                                                                                 |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                        | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                4 |             32 |         8.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                         | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                5 |             32 |         6.40 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                5 |             32 |         6.40 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                          | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                4 |             32 |         8.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                        | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                6 |             32 |         5.33 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                          | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                8 |             32 |         4.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                         | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                         |                9 |             34 |         3.78 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                         |                6 |             35 |         5.83 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |               15 |             47 |         3.13 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                         |                7 |             47 |         6.71 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                         |                8 |             47 |         5.88 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                         |               18 |             47 |         2.61 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                         |               11 |             48 |         4.36 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                                                         |                7 |             48 |         6.86 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                         |                8 |             48 |         6.00 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 | system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                         |               10 |             48 |         4.80 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                  |               33 |             96 |         2.91 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                  |               36 |             96 |         2.67 |
|  system_i/adc/axis_red_pitaya_adc_0/inst/adc_clk  |                                                                                                                                                                  |                                                                                                                                                                         |               31 |            106 |         3.42 |
|  system_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                                         |              177 |            790 |         4.46 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


