// Seed: 1104283727
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_2 = 1 - 1;
endmodule
macromodule module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input tri0 id_3
);
  wire id_5;
  supply1 id_6;
  module_0(
      id_5, id_6, id_6, id_6
  );
  wire id_7;
  assign id_6 = id_6;
  assign id_6 = 1 != 1;
  uwire id_9;
  wire  id_10;
  assign id_9 = id_3;
  if (id_2) begin
    genvar id_11;
  end else begin
    wire id_12;
  end
  wire id_13;
endmodule
