{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 19:59:32 2013 " "Info: Processing started: Mon Apr 29 19:59:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FaceDetection -c FaceDetection " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FaceDetection -c FaceDetection" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ClockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Info: Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/ClockDivider.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" FaceDetection.v(221) " "Error (10170): Verilog HDL syntax error at FaceDetection.v(221) near text \"end\";  expecting \";\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 221 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ImageProcessor FaceDetection.v(101) " "Error (10112): Ignored design unit \"ImageProcessor\" at FaceDetection.v(101) due to previous errors" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 101 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ReadWritePixel FaceDetection.v(255) " "Error (10112): Ignored design unit \"ReadWritePixel\" at FaceDetection.v(255) due to previous errors" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 255 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CaptureCamera FaceDetection.v(430) " "Error (10112): Ignored design unit \"CaptureCamera\" at FaceDetection.v(430) due to previous errors" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 430 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VGAController FaceDetection.v(548) " "Error (10112): Ignored design unit \"VGAController\" at FaceDetection.v(548) due to previous errors" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/FaceDetection.v" 548 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FaceDetection.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file FaceDetection.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 19:59:34 2013 " "Error: Processing ended: Mon Apr 29 19:59:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
