#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Jun 24 15:54:49 2016
# Process ID: 1988
# Current directory: C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.runs/synth_1
# Command line: vivado.exe -log main.vds -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.runs/synth_1/main.vds
# Journal file: C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 278.145 ; gain = 71.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd:23]
INFO: [Synth 8-3491] module 'JK_FF' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/JK_FF.vhd:17' bound to instance 'FF1' of component 'JK_FF' [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd:40]
INFO: [Synth 8-638] synthesizing module 'JK_FF' [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/JK_FF.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'JK_FF' (1#1) [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/JK_FF.vhd:27]
INFO: [Synth 8-3491] module 'JK_FF' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/JK_FF.vhd:17' bound to instance 'FF2' of component 'JK_FF' [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd:42]
INFO: [Synth 8-3491] module 'JK_FF' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/JK_FF.vhd:17' bound to instance 'FF3' of component 'JK_FF' [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd:44]
INFO: [Synth 8-3491] module 'JK_FF' declared at 'C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/JK_FF.vhd:17' bound to instance 'FF4' of component 'JK_FF' [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd:46]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/exp6_simu2.srcs/sources_1/new/main.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 315.516 ; gain = 108.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 315.516 ; gain = 108.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Mac/Home/Desktop/SD1/VHDL/exp6_simu2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 585.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 585.730 ; gain = 378.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 585.730 ; gain = 378.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 585.730 ; gain = 378.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 585.730 ; gain = 378.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module JK_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 585.730 ; gain = 378.875
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 585.730 ; gain = 378.875
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 585.730 ; gain = 378.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 585.730 ; gain = 378.875
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 585.730 ; gain = 378.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
