Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 3E8A3DA5C1
	for <lists+qemu-devel@lfdr.de>; Thu, 17 Oct 2019 08:49:23 +0200 (CEST)
Received: from localhost ([::1]:37630 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1iKzb8-0000AV-Az
	for lists+qemu-devel@lfdr.de; Thu, 17 Oct 2019 02:49:22 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:58254)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <slp@redhat.com>) id 1iKzZt-00088O-2u
 for qemu-devel@nongnu.org; Thu, 17 Oct 2019 02:48:07 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <slp@redhat.com>) id 1iKzZq-0003KC-0E
 for qemu-devel@nongnu.org; Thu, 17 Oct 2019 02:48:05 -0400
Received: from mx1.redhat.com ([209.132.183.28]:38226)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <slp@redhat.com>) id 1iKzZp-0003Js-Md
 for qemu-devel@nongnu.org; Thu, 17 Oct 2019 02:48:01 -0400
Received: from mail-wm1-f72.google.com (mail-wm1-f72.google.com
 [209.85.128.72])
 (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
 (No client certificate requested)
 by mx1.redhat.com (Postfix) with ESMTPS id 5CAD8C059758
 for <qemu-devel@nongnu.org>; Thu, 17 Oct 2019 06:48:00 +0000 (UTC)
Received: by mail-wm1-f72.google.com with SMTP id r21so584757wme.5
 for <qemu-devel@nongnu.org>; Wed, 16 Oct 2019 23:48:00 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:references:user-agent:from:to:cc:subject
 :in-reply-to:date:message-id:mime-version;
 bh=DrncJisX0u98Xe6msTR7BEvmXqzZkzpOgU5iTHnmFfA=;
 b=bN2GTfEnv7f9JGITX1ZUjG4qK37iRtKrU9qbkgFTlQDhQZSuOxXkpmizBnyl5Jdack
 IKL2ky1R3tIuMf7UNk8FdJ8bYBdj8Y+/406P9Lb33oJgd6DOBdYui7q4aKcGWIborFrK
 KnPlLCCAi9A11ZYlaKsS31lpaF5091zty8LjLEiJFDGfGHX8HqcJL4kJO7zIP3EBTslg
 hubrCBeFigmdP16x/05mWyd9R+/q+X+Shkbr0BvQAI7ivpCW8/6s2fjmvcGOIDq89NMB
 6wX5Kkm6jAaalcFpgF9EVg5BsrqFWCwNLWOwGJ4UW0BcJimICLjGKL6wkJYQNRPeivVC
 yApQ==
X-Gm-Message-State: APjAAAWQc7jzDbDLOGK1CnZubedogXyDOzUWP1UXdVg8DZMKLmKmWhnT
 PL03com1qhHXoOsXyx0NwlNa8zuNRIsyExT6Q2QVn7wW7gco+BWT8GHbU/4MhQWFtSS5WF9dLMH
 dZA7FIiFxQg7dmd0=
X-Received: by 2002:a1c:e08a:: with SMTP id x132mr1351029wmg.155.1571294878807; 
 Wed, 16 Oct 2019 23:47:58 -0700 (PDT)
X-Google-Smtp-Source: APXvYqyzqzl9LncmZ1RFRNnAANiWEjEQmKYl36eGVIyD134MRc8zKFBmx0TkWpVhKPVdNOWYUQcc6w==
X-Received: by 2002:a1c:e08a:: with SMTP id x132mr1350989wmg.155.1571294878261; 
 Wed, 16 Oct 2019 23:47:58 -0700 (PDT)
Received: from dritchie.redhat.com (139.red-95-120-215.dynamicip.rima-tde.net.
 [95.120.215.139])
 by smtp.gmail.com with ESMTPSA id v8sm1190373wra.79.2019.10.16.23.47.55
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Wed, 16 Oct 2019 23:47:57 -0700 (PDT)
References: <20191016101241.24405-1-slp@redhat.com>
 <20191016101241.24405-15-slp@redhat.com>
 <CAJ+F1CK4ph1sF=XH7hMHJ4+vMmRAY-9K8+zdkd-aMLvA5DOZuw@mail.gmail.com>
User-agent: mu4e 1.2.0; emacs 26.2
From: Sergio Lopez <slp@redhat.com>
To: qemu-devel@nongnu.org
Subject: Re: [PATCH v10 14/15] hw/i386: Introduce the microvm machine type
In-reply-to: <CAJ+F1CK4ph1sF=XH7hMHJ4+vMmRAY-9K8+zdkd-aMLvA5DOZuw@mail.gmail.com>
Date: Thu, 17 Oct 2019 08:47:54 +0200
Message-ID: <87imonhnqd.fsf@redhat.com>
MIME-Version: 1.0
Content-Type: multipart/signed; boundary="=-=-=";
 micalg=pgp-sha256; protocol="application/pgp-signature"
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 209.132.183.28
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Eduardo Habkost <ehabkost@redhat.com>,
 "Michael S. Tsirkin" <mst@redhat.com>, Laszlo Ersek <lersek@redhat.com>,
 groug@kaod.org, Gerd Hoffmann <kraxel@redhat.com>,
 Paolo Bonzini <pbonzini@redhat.com>, Igor Mammedov <imammedo@redhat.com>,
 Stefano Garzarella <sgarzare@redhat.com>,
 Philippe =?utf-8?Q?Mathieu-Daud=C3=A9?= <philmd@redhat.com>,
 Richard Henderson <rth@twiddle.net>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--=-=-=
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable


Marc-Andr=C3=A9 Lureau <marcandre.lureau@gmail.com> writes:

> Hi
>
> On Wed, Oct 16, 2019 at 12:24 PM Sergio Lopez <slp@redhat.com> wrote:
>>
>> microvm is a machine type inspired by Firecracker and constructed
>> after its machine model.
>>
>> It's a minimalist machine type without PCI nor ACPI support, designed
>> for short-lived guests. microvm also establishes a baseline for
>> benchmarking and optimizing both QEMU and guest operating systems,
>> since it is optimized for both boot time and footprint.
>>
>> Signed-off-by: Sergio Lopez <slp@redhat.com>
>> Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
>> ---
>>  default-configs/i386-softmmu.mak |   1 +
>>  include/hw/i386/microvm.h        |  83 +++++
>>  hw/i386/microvm.c                | 572 +++++++++++++++++++++++++++++++
>>  hw/i386/Kconfig                  |  10 +
>>  hw/i386/Makefile.objs            |   1 +
>>  5 files changed, 667 insertions(+)
>>  create mode 100644 include/hw/i386/microvm.h
>>  create mode 100644 hw/i386/microvm.c
>>
>> diff --git a/default-configs/i386-softmmu.mak b/default-configs/i386-sof=
tmmu.mak
>> index 4229900f57..4cc64dafa2 100644
>> --- a/default-configs/i386-softmmu.mak
>> +++ b/default-configs/i386-softmmu.mak
>> @@ -28,3 +28,4 @@
>>  CONFIG_ISAPC=3Dy
>>  CONFIG_I440FX=3Dy
>>  CONFIG_Q35=3Dy
>> +CONFIG_MICROVM=3Dy
>> diff --git a/include/hw/i386/microvm.h b/include/hw/i386/microvm.h
>> new file mode 100644
>> index 0000000000..54cf599f4e
>> --- /dev/null
>> +++ b/include/hw/i386/microvm.h
>> @@ -0,0 +1,83 @@
>> +/*
>> + * Copyright (c) 2018 Intel Corporation
>> + * Copyright (c) 2019 Red Hat, Inc.
>> + *
>> + * This program is free software; you can redistribute it and/or modify=
 it
>> + * under the terms and conditions of the GNU General Public License,
>> + * version 2 or later, as published by the Free Software Foundation.
>> + *
>> + * This program is distributed in the hope it will be useful, but WITHO=
UT
>> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
>> + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public Licens=
e for
>> + * more details.
>> + *
>> + * You should have received a copy of the GNU General Public License al=
ong with
>> + * this program.  If not, see <http://www.gnu.org/licenses/>.
>> + */
>> +
>> +#ifndef HW_I386_MICROVM_H
>> +#define HW_I386_MICROVM_H
>> +
>> +#include "qemu-common.h"
>> +#include "exec/hwaddr.h"
>> +#include "qemu/notify.h"
>> +
>> +#include "hw/boards.h"
>> +#include "hw/i386/x86.h"
>> +
>> +/* microvm memory layout */
>> +#define PVH_START_INFO        0x6000
>> +#define MEMMAP_START          0x7000
>> +#define MODLIST_START         0x7800
>> +#define BOOT_STACK_POINTER    0x8ff0
>> +#define PML4_START            0x9000
>> +#define PDPTE_START           0xa000
>> +#define PDE_START             0xb000
>> +#define KERNEL_CMDLINE_START  0x20000
>> +#define EBDA_START            0x9fc00
>> +#define HIMEM_START           0x100000
>
> Those define looks outdated, or am I missing something?

You're right, those are leftovers from pre-v4 patch series. I'll drop
them.

Thanks,
Sergio.

>> +
>> +/* Platform virtio definitions */
>> +#define VIRTIO_MMIO_BASE      0xc0000000
>> +#define VIRTIO_IRQ_BASE       5
>> +#define VIRTIO_NUM_TRANSPORTS 8
>> +#define VIRTIO_CMDLINE_MAXLEN 64
>> +
>> +/* Machine type options */
>> +#define MICROVM_MACHINE_PIT                 "pit"
>> +#define MICROVM_MACHINE_PIC                 "pic"
>> +#define MICROVM_MACHINE_RTC                 "rtc"
>> +#define MICROVM_MACHINE_ISA_SERIAL          "isa-serial"
>> +#define MICROVM_MACHINE_OPTION_ROMS         "x-option-roms"
>> +#define MICROVM_MACHINE_AUTO_KERNEL_CMDLINE "auto-kernel-cmdline"
>> +
>> +typedef struct {
>> +    X86MachineClass parent;
>> +    HotplugHandler *(*orig_hotplug_handler)(MachineState *machine,
>> +                                           DeviceState *dev);
>> +} MicrovmMachineClass;
>> +
>> +typedef struct {
>> +    X86MachineState parent;
>> +
>> +    /* Machine type options */
>> +    OnOffAuto pic;
>> +    OnOffAuto pit;
>> +    OnOffAuto rtc;
>> +    bool isa_serial;
>> +    bool option_roms;
>> +    bool auto_kernel_cmdline;
>> +
>> +    /* Machine state */
>> +    bool kernel_cmdline_fixed;
>> +} MicrovmMachineState;
>> +
>> +#define TYPE_MICROVM_MACHINE   MACHINE_TYPE_NAME("microvm")
>> +#define MICROVM_MACHINE(obj) \
>> +    OBJECT_CHECK(MicrovmMachineState, (obj), TYPE_MICROVM_MACHINE)
>> +#define MICROVM_MACHINE_GET_CLASS(obj) \
>> +    OBJECT_GET_CLASS(MicrovmMachineClass, obj, TYPE_MICROVM_MACHINE)
>> +#define MICROVM_MACHINE_CLASS(class) \
>> +    OBJECT_CLASS_CHECK(MicrovmMachineClass, class, TYPE_MICROVM_MACHINE)
>> +
>> +#endif
>> diff --git a/hw/i386/microvm.c b/hw/i386/microvm.c
>> new file mode 100644
>> index 0000000000..20d2189ea8
>> --- /dev/null
>> +++ b/hw/i386/microvm.c
>> @@ -0,0 +1,572 @@
>> +/*
>> + * Copyright (c) 2018 Intel Corporation
>> + * Copyright (c) 2019 Red Hat, Inc.
>> + *
>> + * This program is free software; you can redistribute it and/or modify=
 it
>> + * under the terms and conditions of the GNU General Public License,
>> + * version 2 or later, as published by the Free Software Foundation.
>> + *
>> + * This program is distributed in the hope it will be useful, but WITHO=
UT
>> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
>> + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public Licens=
e for
>> + * more details.
>> + *
>> + * You should have received a copy of the GNU General Public License al=
ong with
>> + * this program.  If not, see <http://www.gnu.org/licenses/>.
>> + */
>> +
>> +#include "qemu/osdep.h"
>> +#include "qemu/error-report.h"
>> +#include "qemu/cutils.h"
>> +#include "qemu/units.h"
>> +#include "qapi/error.h"
>> +#include "qapi/visitor.h"
>> +#include "qapi/qapi-visit-common.h"
>> +#include "sysemu/sysemu.h"
>> +#include "sysemu/cpus.h"
>> +#include "sysemu/numa.h"
>> +#include "sysemu/reset.h"
>> +
>> +#include "hw/loader.h"
>> +#include "hw/irq.h"
>> +#include "hw/kvm/clock.h"
>> +#include "hw/i386/microvm.h"
>> +#include "hw/i386/x86.h"
>> +#include "hw/i386/pc.h"
>> +#include "target/i386/cpu.h"
>> +#include "hw/timer/i8254.h"
>> +#include "hw/timer/mc146818rtc.h"
>> +#include "hw/char/serial.h"
>> +#include "hw/i386/topology.h"
>> +#include "hw/i386/e820_memory_layout.h"
>> +#include "hw/i386/fw_cfg.h"
>> +#include "hw/virtio/virtio-mmio.h"
>> +
>> +#include "cpu.h"
>> +#include "elf.h"
>> +#include "kvm_i386.h"
>> +#include "hw/xen/start_info.h"
>> +
>> +#define MICROVM_BIOS_FILENAME "bios-microvm.bin"
>> +
>> +static void microvm_set_rtc(MicrovmMachineState *mms, ISADevice *s)
>> +{
>> +    X86MachineState *x86ms =3D X86_MACHINE(mms);
>> +    int val;
>> +
>> +    val =3D MIN(x86ms->below_4g_mem_size / KiB, 640);
>> +    rtc_set_memory(s, 0x15, val);
>> +    rtc_set_memory(s, 0x16, val >> 8);
>> +    /* extended memory (next 64MiB) */
>> +    if (x86ms->below_4g_mem_size > 1 * MiB) {
>> +        val =3D (x86ms->below_4g_mem_size - 1 * MiB) / KiB;
>> +    } else {
>> +        val =3D 0;
>> +    }
>> +    if (val > 65535) {
>> +        val =3D 65535;
>> +    }
>> +    rtc_set_memory(s, 0x17, val);
>> +    rtc_set_memory(s, 0x18, val >> 8);
>> +    rtc_set_memory(s, 0x30, val);
>> +    rtc_set_memory(s, 0x31, val >> 8);
>> +    /* memory between 16MiB and 4GiB */
>> +    if (x86ms->below_4g_mem_size > 16 * MiB) {
>> +        val =3D (x86ms->below_4g_mem_size - 16 * MiB) / (64 * KiB);
>> +    } else {
>> +        val =3D 0;
>> +    }
>> +    if (val > 65535) {
>> +        val =3D 65535;
>> +    }
>> +    rtc_set_memory(s, 0x34, val);
>> +    rtc_set_memory(s, 0x35, val >> 8);
>> +    /* memory above 4GiB */
>> +    val =3D x86ms->above_4g_mem_size / 65536;
>> +    rtc_set_memory(s, 0x5b, val);
>> +    rtc_set_memory(s, 0x5c, val >> 8);
>> +    rtc_set_memory(s, 0x5d, val >> 16);
>> +}
>> +
>> +static void microvm_gsi_handler(void *opaque, int n, int level)
>> +{
>> +    GSIState *s =3D opaque;
>> +
>> +    qemu_set_irq(s->ioapic_irq[n], level);
>> +}
>> +
>> +static void microvm_devices_init(MicrovmMachineState *mms)
>> +{
>> +    X86MachineState *x86ms =3D X86_MACHINE(mms);
>> +    ISABus *isa_bus;
>> +    ISADevice *rtc_state;
>> +    GSIState *gsi_state;
>> +    int i;
>> +
>> +    /* Core components */
>> +
>> +    gsi_state =3D g_malloc0(sizeof(*gsi_state));
>> +    if (mms->pic =3D=3D ON_OFF_AUTO_ON || mms->pic =3D=3D ON_OFF_AUTO_A=
UTO) {
>> +        x86ms->gsi =3D qemu_allocate_irqs(gsi_handler, gsi_state, GSI_N=
UM_PINS);
>> +    } else {
>> +        x86ms->gsi =3D qemu_allocate_irqs(microvm_gsi_handler,
>> +                                        gsi_state, GSI_NUM_PINS);
>> +    }
>> +
>> +    isa_bus =3D isa_bus_new(NULL, get_system_memory(), get_system_io(),
>> +                          &error_abort);
>> +    isa_bus_irqs(isa_bus, x86ms->gsi);
>> +
>> +    ioapic_init_gsi(gsi_state, "machine");
>> +
>> +    kvmclock_create();
>> +
>> +    for (i =3D 0; i < VIRTIO_NUM_TRANSPORTS; i++) {
>> +        sysbus_create_simple("virtio-mmio",
>> +                             VIRTIO_MMIO_BASE + i * 512,
>> +                             x86ms->gsi[VIRTIO_IRQ_BASE + i]);
>> +    }
>> +
>> +    /* Optional and legacy devices */
>> +
>> +    if (mms->pic =3D=3D ON_OFF_AUTO_ON || mms->pic =3D=3D ON_OFF_AUTO_A=
UTO) {
>> +        qemu_irq *i8259;
>> +
>> +        i8259 =3D i8259_init(isa_bus, pc_allocate_cpu_irq());
>> +        for (i =3D 0; i < ISA_NUM_IRQS; i++) {
>> +            gsi_state->i8259_irq[i] =3D i8259[i];
>> +        }
>> +        g_free(i8259);
>> +    }
>> +
>> +    if (mms->pit =3D=3D ON_OFF_AUTO_ON || mms->pit =3D=3D ON_OFF_AUTO_A=
UTO) {
>> +        if (kvm_pit_in_kernel()) {
>> +            kvm_pit_init(isa_bus, 0x40);
>> +        } else {
>> +            i8254_pit_init(isa_bus, 0x40, 0, NULL);
>> +        }
>> +    }
>> +
>> +    if (mms->rtc =3D=3D ON_OFF_AUTO_ON ||
>> +        (mms->rtc =3D=3D ON_OFF_AUTO_AUTO && !kvm_enabled())) {
>> +        rtc_state =3D mc146818_rtc_init(isa_bus, 2000, NULL);
>> +        microvm_set_rtc(mms, rtc_state);
>> +    }
>> +
>> +    if (mms->isa_serial) {
>> +        serial_hds_isa_init(isa_bus, 0, 1);
>> +    }
>> +
>> +    if (bios_name =3D=3D NULL) {
>> +        bios_name =3D MICROVM_BIOS_FILENAME;
>> +    }
>> +    x86_bios_rom_init(get_system_memory(), true);
>> +}
>> +
>> +static void microvm_memory_init(MicrovmMachineState *mms)
>> +{
>> +    MachineState *machine =3D MACHINE(mms);
>> +    X86MachineState *x86ms =3D X86_MACHINE(mms);
>> +    MemoryRegion *ram, *ram_below_4g, *ram_above_4g;
>> +    MemoryRegion *system_memory =3D get_system_memory();
>> +    FWCfgState *fw_cfg;
>> +    ram_addr_t lowmem;
>> +    int i;
>> +
>> +    /*
>> +     * Check whether RAM fits below 4G (leaving 1/2 GByte for IO memory
>> +     * and 256 Mbytes for PCI Express Enhanced Configuration Access Map=
ping
>> +     * also known as MMCFG).
>> +     * If it doesn't, we need to split it in chunks below and above 4G.
>> +     * In any case, try to make sure that guest addresses aligned at
>> +     * 1G boundaries get mapped to host addresses aligned at 1G boundar=
ies.
>> +     */
>> +    if (machine->ram_size >=3D 0xb0000000) {
>> +        lowmem =3D 0x80000000;
>> +    } else {
>> +        lowmem =3D 0xb0000000;
>> +    }
>> +
>> +    /*
>> +     * Handle the machine opt max-ram-below-4g.  It is basically doing
>> +     * min(qemu limit, user limit).
>> +     */
>> +    if (!x86ms->max_ram_below_4g) {
>> +        x86ms->max_ram_below_4g =3D 4 * GiB;
>> +    }
>> +    if (lowmem > x86ms->max_ram_below_4g) {
>> +        lowmem =3D x86ms->max_ram_below_4g;
>> +        if (machine->ram_size - lowmem > lowmem &&
>> +            lowmem & (1 * GiB - 1)) {
>> +            warn_report("There is possibly poor performance as the ram =
size "
>> +                        " (0x%" PRIx64 ") is more then twice the size o=
f"
>> +                        " max-ram-below-4g (%"PRIu64") and"
>> +                        " max-ram-below-4g is not a multiple of 1G.",
>> +                        (uint64_t)machine->ram_size, x86ms->max_ram_bel=
ow_4g);
>> +        }
>> +    }
>> +
>> +    if (machine->ram_size > lowmem) {
>> +        x86ms->above_4g_mem_size =3D machine->ram_size - lowmem;
>> +        x86ms->below_4g_mem_size =3D lowmem;
>> +    } else {
>> +        x86ms->above_4g_mem_size =3D 0;
>> +        x86ms->below_4g_mem_size =3D machine->ram_size;
>> +    }
>> +
>> +    ram =3D g_malloc(sizeof(*ram));
>> +    memory_region_allocate_system_memory(ram, NULL, "microvm.ram",
>> +                                         machine->ram_size);
>> +
>> +    ram_below_4g =3D g_malloc(sizeof(*ram_below_4g));
>> +    memory_region_init_alias(ram_below_4g, NULL, "ram-below-4g", ram,
>> +                             0, x86ms->below_4g_mem_size);
>> +    memory_region_add_subregion(system_memory, 0, ram_below_4g);
>> +
>> +    e820_add_entry(0, x86ms->below_4g_mem_size, E820_RAM);
>> +
>> +    if (x86ms->above_4g_mem_size > 0) {
>> +        ram_above_4g =3D g_malloc(sizeof(*ram_above_4g));
>> +        memory_region_init_alias(ram_above_4g, NULL, "ram-above-4g", ra=
m,
>> +                                 x86ms->below_4g_mem_size,
>> +                                 x86ms->above_4g_mem_size);
>> +        memory_region_add_subregion(system_memory, 0x100000000ULL,
>> +                                    ram_above_4g);
>> +        e820_add_entry(0x100000000ULL, x86ms->above_4g_mem_size, E820_R=
AM);
>> +    }
>> +
>> +    fw_cfg =3D fw_cfg_init_io_dma(FW_CFG_IO_BASE, FW_CFG_IO_BASE + 4,
>> +                                &address_space_memory);
>> +
>> +    fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, machine->smp.cpus);
>> +    fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, machine->smp.max_cpus);
>> +    fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)machine->ram_size=
);
>> +    fw_cfg_add_i32(fw_cfg, FW_CFG_IRQ0_OVERRIDE, kvm_allows_irq0_overri=
de());
>> +    fw_cfg_add_bytes(fw_cfg, FW_CFG_E820_TABLE,
>> +                     &e820_reserve, sizeof(e820_reserve));
>> +    fw_cfg_add_file(fw_cfg, "etc/e820", e820_table,
>> +                    sizeof(struct e820_entry) * e820_get_num_entries());
>> +
>> +    rom_set_fw(fw_cfg);
>> +
>> +    if (machine->kernel_filename !=3D NULL) {
>> +        x86_load_linux(x86ms, fw_cfg, 0, true, true);
>> +    }
>> +
>> +    if (mms->option_roms) {
>> +        for (i =3D 0; i < nb_option_roms; i++) {
>> +            rom_add_option(option_rom[i].name, option_rom[i].bootindex);
>> +        }
>> +    }
>> +
>> +    x86ms->fw_cfg =3D fw_cfg;
>> +    x86ms->ioapic_as =3D &address_space_memory;
>> +}
>> +
>> +static gchar *microvm_get_mmio_cmdline(gchar *name)
>> +{
>> +    gchar *cmdline;
>> +    gchar *separator;
>> +    long int index;
>> +    int ret;
>> +
>> +    separator =3D g_strrstr(name, ".");
>> +    if (!separator) {
>> +        return NULL;
>> +    }
>> +
>> +    if (qemu_strtol(separator + 1, NULL, 10, &index) !=3D 0) {
>> +        return NULL;
>> +    }
>> +
>> +    cmdline =3D g_malloc0(VIRTIO_CMDLINE_MAXLEN);
>> +    ret =3D g_snprintf(cmdline, VIRTIO_CMDLINE_MAXLEN,
>> +                     " virtio_mmio.device=3D512@0x%lx:%ld",
>> +                     VIRTIO_MMIO_BASE + index * 512,
>> +                     VIRTIO_IRQ_BASE + index);
>> +    if (ret < 0 || ret >=3D VIRTIO_CMDLINE_MAXLEN) {
>> +        g_free(cmdline);
>> +        return NULL;
>> +    }
>> +
>> +    return cmdline;
>> +}
>> +
>> +static void microvm_fix_kernel_cmdline(MachineState *machine)
>> +{
>> +    X86MachineState *x86ms =3D X86_MACHINE(machine);
>> +    BusState *bus;
>> +    BusChild *kid;
>> +    char *cmdline;
>> +
>> +    /*
>> +     * Find MMIO transports with attached devices, and add them to the =
kernel
>> +     * command line.
>> +     *
>> +     * Yes, this is a hack, but one that heavily improves the UX without
>> +     * introducing any significant issues.
>> +     */
>> +    cmdline =3D g_strdup(machine->kernel_cmdline);
>> +    bus =3D sysbus_get_default();
>> +    QTAILQ_FOREACH(kid, &bus->children, sibling) {
>> +        DeviceState *dev =3D kid->child;
>> +        ObjectClass *class =3D object_get_class(OBJECT(dev));
>> +
>> +        if (class =3D=3D object_class_by_name(TYPE_VIRTIO_MMIO)) {
>> +            VirtIOMMIOProxy *mmio =3D VIRTIO_MMIO(OBJECT(dev));
>> +            VirtioBusState *mmio_virtio_bus =3D &mmio->bus;
>> +            BusState *mmio_bus =3D &mmio_virtio_bus->parent_obj;
>> +
>> +            if (!QTAILQ_EMPTY(&mmio_bus->children)) {
>> +                gchar *mmio_cmdline =3D microvm_get_mmio_cmdline(mmio_b=
us->name);
>> +                if (mmio_cmdline) {
>> +                    char *newcmd =3D g_strjoin(NULL, cmdline, mmio_cmdl=
ine, NULL);
>> +                    g_free(mmio_cmdline);
>> +                    g_free(cmdline);
>> +                    cmdline =3D newcmd;
>> +                }
>> +            }
>> +        }
>> +    }
>> +
>> +    fw_cfg_modify_i32(x86ms->fw_cfg, FW_CFG_CMDLINE_SIZE, strlen(cmdlin=
e) + 1);
>> +    fw_cfg_modify_string(x86ms->fw_cfg, FW_CFG_CMDLINE_DATA, cmdline);
>> +}
>> +
>> +static void microvm_machine_state_init(MachineState *machine)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(machine);
>> +    X86MachineState *x86ms =3D X86_MACHINE(machine);
>> +    Error *local_err =3D NULL;
>> +
>> +    microvm_memory_init(mms);
>> +
>> +    x86_cpus_init(x86ms, CPU_VERSION_LATEST);
>> +    if (local_err) {
>> +        error_report_err(local_err);
>> +        exit(1);
>> +    }
>> +
>> +    microvm_devices_init(mms);
>> +}
>> +
>> +static void microvm_machine_reset(MachineState *machine)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(machine);
>> +    CPUState *cs;
>> +    X86CPU *cpu;
>> +
>> +    if (machine->kernel_filename !=3D NULL &&
>> +        mms->auto_kernel_cmdline && !mms->kernel_cmdline_fixed) {
>> +        microvm_fix_kernel_cmdline(machine);
>> +        mms->kernel_cmdline_fixed =3D true;
>> +    }
>> +
>> +    qemu_devices_reset();
>> +
>> +    CPU_FOREACH(cs) {
>> +        cpu =3D X86_CPU(cs);
>> +
>> +        if (cpu->apic_state) {
>> +            device_reset(cpu->apic_state);
>> +        }
>> +    }
>> +}
>> +
>> +static void microvm_machine_get_pic(Object *obj, Visitor *v, const char=
 *name,
>> +                                    void *opaque, Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +    OnOffAuto pic =3D mms->pic;
>> +
>> +    visit_type_OnOffAuto(v, name, &pic, errp);
>> +}
>> +
>> +static void microvm_machine_set_pic(Object *obj, Visitor *v, const char=
 *name,
>> +                                    void *opaque, Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    visit_type_OnOffAuto(v, name, &mms->pic, errp);
>> +}
>> +
>> +static void microvm_machine_get_pit(Object *obj, Visitor *v, const char=
 *name,
>> +                                    void *opaque, Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +    OnOffAuto pit =3D mms->pit;
>> +
>> +    visit_type_OnOffAuto(v, name, &pit, errp);
>> +}
>> +
>> +static void microvm_machine_set_pit(Object *obj, Visitor *v, const char=
 *name,
>> +                                    void *opaque, Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    visit_type_OnOffAuto(v, name, &mms->pit, errp);
>> +}
>> +
>> +static void microvm_machine_get_rtc(Object *obj, Visitor *v, const char=
 *name,
>> +                                    void *opaque, Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +    OnOffAuto rtc =3D mms->rtc;
>> +
>> +    visit_type_OnOffAuto(v, name, &rtc, errp);
>> +}
>> +
>> +static void microvm_machine_set_rtc(Object *obj, Visitor *v, const char=
 *name,
>> +                                    void *opaque, Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    visit_type_OnOffAuto(v, name, &mms->rtc, errp);
>> +}
>> +
>> +static bool microvm_machine_get_isa_serial(Object *obj, Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    return mms->isa_serial;
>> +}
>> +
>> +static void microvm_machine_set_isa_serial(Object *obj, bool value,
>> +                                           Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    mms->isa_serial =3D value;
>> +}
>> +
>> +static bool microvm_machine_get_option_roms(Object *obj, Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    return mms->option_roms;
>> +}
>> +
>> +static void microvm_machine_set_option_roms(Object *obj, bool value,
>> +                                            Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    mms->option_roms =3D value;
>> +}
>> +
>> +static bool microvm_machine_get_auto_kernel_cmdline(Object *obj, Error =
**errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    return mms->auto_kernel_cmdline;
>> +}
>> +
>> +static void microvm_machine_set_auto_kernel_cmdline(Object *obj, bool v=
alue,
>> +                                                    Error **errp)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    mms->auto_kernel_cmdline =3D value;
>> +}
>> +
>> +static void microvm_machine_initfn(Object *obj)
>> +{
>> +    MicrovmMachineState *mms =3D MICROVM_MACHINE(obj);
>> +
>> +    /* Configuration */
>> +    mms->pic =3D ON_OFF_AUTO_AUTO;
>> +    mms->pit =3D ON_OFF_AUTO_AUTO;
>> +    mms->rtc =3D ON_OFF_AUTO_AUTO;
>> +    mms->isa_serial =3D true;
>> +    mms->option_roms =3D true;
>> +    mms->auto_kernel_cmdline =3D true;
>> +
>> +    /* State */
>> +    mms->kernel_cmdline_fixed =3D false;
>> +}
>> +
>> +static void microvm_class_init(ObjectClass *oc, void *data)
>> +{
>> +    MachineClass *mc =3D MACHINE_CLASS(oc);
>> +
>> +    mc->init =3D microvm_machine_state_init;
>> +
>> +    mc->family =3D "microvm_i386";
>> +    mc->desc =3D "microvm (i386)";
>> +    mc->units_per_default_bus =3D 1;
>> +    mc->no_floppy =3D 1;
>> +    mc->max_cpus =3D 288;
>> +    mc->has_hotpluggable_cpus =3D false;
>> +    mc->auto_enable_numa_with_memhp =3D false;
>> +    mc->default_cpu_type =3D TARGET_DEFAULT_CPU_TYPE;
>> +    mc->nvdimm_supported =3D false;
>> +
>> +    /* Avoid relying too much on kernel components */
>> +    mc->default_kernel_irqchip_split =3D true;
>> +
>> +    /* Machine class handlers */
>> +    mc->reset =3D microvm_machine_reset;
>> +
>> +    object_class_property_add(oc, MICROVM_MACHINE_PIC, "OnOffAuto",
>> +                              microvm_machine_get_pic,
>> +                              microvm_machine_set_pic,
>> +                              NULL, NULL, &error_abort);
>> +    object_class_property_set_description(oc, MICROVM_MACHINE_PIC,
>> +        "Enable i8259 PIC", &error_abort);
>> +
>> +    object_class_property_add(oc, MICROVM_MACHINE_PIT, "OnOffAuto",
>> +                              microvm_machine_get_pit,
>> +                              microvm_machine_set_pit,
>> +                              NULL, NULL, &error_abort);
>> +    object_class_property_set_description(oc, MICROVM_MACHINE_PIT,
>> +        "Enable i8254 PIT", &error_abort);
>> +
>> +    object_class_property_add(oc, MICROVM_MACHINE_RTC, "OnOffAuto",
>> +                              microvm_machine_get_rtc,
>> +                              microvm_machine_set_rtc,
>> +                              NULL, NULL, &error_abort);
>> +    object_class_property_set_description(oc, MICROVM_MACHINE_RTC,
>> +        "Enable MC146818 RTC", &error_abort);
>> +
>> +    object_class_property_add_bool(oc, MICROVM_MACHINE_ISA_SERIAL,
>> +                                   microvm_machine_get_isa_serial,
>> +                                   microvm_machine_set_isa_serial,
>> +                                   &error_abort);
>> +    object_class_property_set_description(oc, MICROVM_MACHINE_ISA_SERIA=
L,
>> +        "Set off to disable the instantiation an ISA serial port",
>> +        &error_abort);
>> +
>> +    object_class_property_add_bool(oc, MICROVM_MACHINE_OPTION_ROMS,
>> +                                   microvm_machine_get_option_roms,
>> +                                   microvm_machine_set_option_roms,
>> +                                   &error_abort);
>> +    object_class_property_set_description(oc, MICROVM_MACHINE_OPTION_RO=
MS,
>> +        "Set off to disable loading option ROMs", &error_abort);
>> +
>> +    object_class_property_add_bool(oc, MICROVM_MACHINE_AUTO_KERNEL_CMDL=
INE,
>> +                                   microvm_machine_get_auto_kernel_cmdl=
ine,
>> +                                   microvm_machine_set_auto_kernel_cmdl=
ine,
>> +                                   &error_abort);
>> +    object_class_property_set_description(oc,
>> +        MICROVM_MACHINE_AUTO_KERNEL_CMDLINE,
>> +        "Set off to disable adding virtio-mmio devices to the kernel cm=
dline",
>> +        &error_abort);
>> +}
>> +
>> +static const TypeInfo microvm_machine_info =3D {
>> +    .name          =3D TYPE_MICROVM_MACHINE,
>> +    .parent        =3D TYPE_X86_MACHINE,
>> +    .instance_size =3D sizeof(MicrovmMachineState),
>> +    .instance_init =3D microvm_machine_initfn,
>> +    .class_size    =3D sizeof(MicrovmMachineClass),
>> +    .class_init    =3D microvm_class_init,
>> +    .interfaces =3D (InterfaceInfo[]) {
>> +         { }
>> +    },
>> +};
>> +
>> +static void microvm_machine_init(void)
>> +{
>> +    type_register_static(&microvm_machine_info);
>> +}
>> +type_init(microvm_machine_init);
>> diff --git a/hw/i386/Kconfig b/hw/i386/Kconfig
>> index c5c9d4900e..b25bb6d78a 100644
>> --- a/hw/i386/Kconfig
>> +++ b/hw/i386/Kconfig
>> @@ -92,6 +92,16 @@ config Q35
>>      select SMBIOS
>>      select FW_CFG_DMA
>>
>> +config MICROVM
>> +    bool
>> +    imply SERIAL_ISA
>> +    select ISA_BUS
>> +    select APIC
>> +    select IOAPIC
>> +    select I8259
>> +    select MC146818RTC
>> +    select VIRTIO_MMIO
>> +
>>  config VTD
>>      bool
>>
>> diff --git a/hw/i386/Makefile.objs b/hw/i386/Makefile.objs
>> index 7ed80a4853..0d195b5210 100644
>> --- a/hw/i386/Makefile.objs
>> +++ b/hw/i386/Makefile.objs
>> @@ -4,6 +4,7 @@ obj-y +=3D x86.o
>>  obj-y +=3D pc.o
>>  obj-$(CONFIG_I440FX) +=3D pc_piix.o
>>  obj-$(CONFIG_Q35) +=3D pc_q35.o
>> +obj-$(CONFIG_MICROVM) +=3D microvm.o
>>  obj-y +=3D fw_cfg.o pc_sysfw.o
>>  obj-y +=3D x86-iommu.o
>>  obj-$(CONFIG_VTD) +=3D intel_iommu.o
>> --
>> 2.21.0
>>
>>


--=-=-=
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEvtX891EthoCRQuii9GknjS8MAjUFAl2oDpoACgkQ9GknjS8M
AjUDrg//SDHmXTE8zopvQMvlQeGdnbZCYF5vBdzkheeeKoSSN5iUOfFL5aOFq+J2
waPOpw7OwazTiE3+eQuPDfhlqxF0VjWThCLSEOV0I/Mk6qxX1DIx08xZj+vMSr+6
ZnvBru7EErBhyNBCNO5U6/3bx0Jfts345DQrSpSdIzbpFHO+AxcQl0LtiK80YhXA
xFixXwINBVGPBzKFhnNBb2Bal3e+GCsxUIrmsmKAoLhqjw5xF6xyime767zVxS/7
aO9QB8P/ROfu/bhgQy/T/CeqBqjTOS7UdugvTz3v/UNZ5elL8IkU8oAryZHGAM1T
ss7oHfgS/zppp0kEh9KkzbO5ha576tgayTACLNnWtcEKc5KLwG6k1GvIgueC6yHk
4JGVFP/m7obEufNVffht61ogapnDc3Lezs/ffDHfRD4vtwX1b2kEx3mgFgkf8opm
qC6oBWr3UXBc9BR3ar9J3Mx3+JG3jElzB9Vctkmhi8QbhMwxFXg88ATUWYJPwxEg
W4HlSCgPscAGb6XiVbWmpfqlWG0vsOgTxQO9W3JWFiTJ74ZnYGl+P8O6VfMShUDY
O5bQ8yzPrbJTJWDR5XOdS8/4znIUqt046XK4ioC19ZztS/HVjm2YHJERy4FVw2P/
k00FYx9DbbE5lj5A0ze0THWzL1W1Ffy3yeOThLJ7kkyxByIkTPs=
=D4LR
-----END PGP SIGNATURE-----
--=-=-=--

