10:24:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\temp_xsdb_launch_script.tcl
10:24:47 INFO  : Registering command handlers for Vitis TCF services
10:24:50 INFO  : XSCT server has started successfully.
10:24:50 INFO  : Successfully done setting XSCT server connection channel  
10:24:50 INFO  : plnx-install-location is set to ''
10:24:50 INFO  : Platform repository initialization has completed.
10:24:50 INFO  : Successfully done setting workspace for the tool. 
10:24:50 INFO  : Successfully done query RDI_DATADIR 
10:26:36 INFO  : Result from executing command 'getProjects': drone_PS
10:26:36 INFO  : Result from executing command 'getPlatforms': 
10:29:10 INFO  : Result from executing command 'getProjects': drone_PS
10:29:10 INFO  : Result from executing command 'getPlatforms': drone_PS|C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/drone_PS.xpfm
10:29:10 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
10:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:19 INFO  : 'jtag frequency' command is executed.
10:30:19 INFO  : Context for 'APU' is selected.
10:30:19 INFO  : System reset is completed.
10:30:22 INFO  : 'after 3000' command is executed.
10:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:30:25 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
10:30:25 INFO  : Context for 'APU' is selected.
10:30:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
10:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:25 INFO  : Context for 'APU' is selected.
10:30:25 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
10:30:25 INFO  : 'ps7_init' command is executed.
10:30:25 INFO  : 'ps7_post_config' command is executed.
10:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:26 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:26 INFO  : 'con' command is executed.
10:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:30:26 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_standalone.tcl'
10:31:26 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
10:31:43 INFO  : Disconnected from the channel tcfchan#3.
10:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:45 INFO  : 'jtag frequency' command is executed.
10:31:45 INFO  : Context for 'APU' is selected.
10:31:45 INFO  : System reset is completed.
10:31:48 INFO  : 'after 3000' command is executed.
10:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:31:50 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
10:31:50 INFO  : Context for 'APU' is selected.
10:31:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
10:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:50 INFO  : Context for 'APU' is selected.
10:31:50 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
10:31:51 INFO  : 'ps7_init' command is executed.
10:31:51 INFO  : 'ps7_post_config' command is executed.
10:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:51 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:51 INFO  : 'con' command is executed.
10:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:31:51 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_1_standalone.tcl'
10:42:36 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
10:42:52 INFO  : Disconnected from the channel tcfchan#5.
10:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:53 INFO  : 'jtag frequency' command is executed.
10:42:53 INFO  : Context for 'APU' is selected.
10:42:53 INFO  : System reset is completed.
10:42:56 INFO  : 'after 3000' command is executed.
10:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:42:58 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
10:42:59 INFO  : Context for 'APU' is selected.
10:42:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
10:42:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:59 INFO  : Context for 'APU' is selected.
10:42:59 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
10:42:59 INFO  : 'ps7_init' command is executed.
10:42:59 INFO  : 'ps7_post_config' command is executed.
10:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:59 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:59 INFO  : 'con' command is executed.
10:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:59 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_2_standalone.tcl'
10:56:29 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
10:56:45 INFO  : Disconnected from the channel tcfchan#7.
10:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:56:47 INFO  : 'jtag frequency' command is executed.
10:56:47 INFO  : Context for 'APU' is selected.
10:56:47 INFO  : System reset is completed.
10:56:50 INFO  : 'after 3000' command is executed.
10:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:56:52 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
10:56:52 INFO  : Context for 'APU' is selected.
10:56:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
10:56:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:52 INFO  : Context for 'APU' is selected.
10:56:52 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
10:56:53 INFO  : 'ps7_init' command is executed.
10:56:53 INFO  : 'ps7_post_config' command is executed.
10:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:53 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:53 INFO  : 'con' command is executed.
10:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:53 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_3_standalone.tcl'
11:00:49 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
11:01:04 INFO  : Disconnected from the channel tcfchan#9.
11:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:01:05 INFO  : 'jtag frequency' command is executed.
11:01:05 INFO  : Context for 'APU' is selected.
11:01:05 INFO  : System reset is completed.
11:01:08 INFO  : 'after 3000' command is executed.
11:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:01:11 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
11:01:11 INFO  : Context for 'APU' is selected.
11:01:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
11:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:11 INFO  : Context for 'APU' is selected.
11:01:11 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
11:01:11 INFO  : 'ps7_init' command is executed.
11:01:11 INFO  : 'ps7_post_config' command is executed.
11:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:12 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:12 INFO  : 'con' command is executed.
11:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:01:12 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_4_standalone.tcl'
11:07:24 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
11:07:38 INFO  : Disconnected from the channel tcfchan#11.
11:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:39 INFO  : 'jtag frequency' command is executed.
11:07:39 INFO  : Context for 'APU' is selected.
11:07:39 INFO  : System reset is completed.
11:07:42 INFO  : 'after 3000' command is executed.
11:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:07:45 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
11:07:45 INFO  : Context for 'APU' is selected.
11:07:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
11:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:45 INFO  : Context for 'APU' is selected.
11:07:45 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
11:07:45 INFO  : 'ps7_init' command is executed.
11:07:45 INFO  : 'ps7_post_config' command is executed.
11:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:45 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:46 INFO  : 'con' command is executed.
11:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:46 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_5_standalone.tcl'
11:15:47 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
11:16:04 INFO  : Disconnected from the channel tcfchan#13.
11:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:05 INFO  : 'jtag frequency' command is executed.
11:16:05 INFO  : Context for 'APU' is selected.
11:16:05 INFO  : System reset is completed.
11:16:09 INFO  : 'after 3000' command is executed.
11:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:16:11 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
11:16:11 INFO  : Context for 'APU' is selected.
11:16:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
11:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:11 INFO  : Context for 'APU' is selected.
11:16:11 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
11:16:11 INFO  : 'ps7_init' command is executed.
11:16:11 INFO  : 'ps7_post_config' command is executed.
11:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:12 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:12 INFO  : 'con' command is executed.
11:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:16:12 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_6_standalone.tcl'
11:49:39 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
11:50:00 INFO  : Disconnected from the channel tcfchan#15.
11:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:02 INFO  : 'jtag frequency' command is executed.
11:50:02 INFO  : Context for 'APU' is selected.
11:50:02 INFO  : System reset is completed.
11:50:05 INFO  : 'after 3000' command is executed.
11:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:50:07 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
11:50:07 INFO  : Context for 'APU' is selected.
11:50:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
11:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:08 INFO  : Context for 'APU' is selected.
11:50:08 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
11:50:08 INFO  : 'ps7_init' command is executed.
11:50:08 INFO  : 'ps7_post_config' command is executed.
11:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:08 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:08 INFO  : 'con' command is executed.
11:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:08 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_7_standalone.tcl'
12:10:56 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
12:11:15 INFO  : Disconnected from the channel tcfchan#17.
12:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:16 INFO  : 'jtag frequency' command is executed.
12:11:16 INFO  : Context for 'APU' is selected.
12:11:16 INFO  : System reset is completed.
12:11:19 INFO  : 'after 3000' command is executed.
12:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:11:22 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
12:11:22 INFO  : Context for 'APU' is selected.
12:11:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
12:11:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:22 INFO  : Context for 'APU' is selected.
12:11:22 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
12:11:24 INFO  : 'ps7_init' command is executed.
12:11:24 INFO  : 'ps7_post_config' command is executed.
12:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:24 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:25 INFO  : 'con' command is executed.
12:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:25 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_8_standalone.tcl'
12:48:47 INFO  : Disconnected from the channel tcfchan#19.
