$date
	Sat Oct 22 23:03:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#510691
b1111 !
1"
#510694
b1111 &
b1111 %
1$
#510695
0"
#510698
b101110 &
b101110 %
#510702
b10111 &
b10111 %
#510706
b1000110 &
b1000110 %
#510710
b100011 &
b100011 %
#510714
b1101010 &
b1101010 %
#510718
b110101 &
b110101 %
#510722
b10100000 &
b10100000 %
#510726
b1010000 &
b1010000 %
#510730
b101000 &
b101000 %
#510734
b10100 &
b10100 %
#510738
b1010 &
b1010 %
#510742
b101 &
b101 %
#510746
b10000 &
b10000 %
#510750
b1000 &
b1000 %
#510754
b100 &
b100 %
#510758
b10 &
b10 %
#510762
b1 &
b1 %
1#
#510766
b0 &
0#
b0 %
0$
#1558270
b10111 &
b10111 %
1$
b10111 !
1"
#1558271
0"
#1558274
b1000110 &
b1000110 %
#1558278
b100011 &
b100011 %
#1558282
b1101010 &
b1101010 %
#1558286
b110101 &
b110101 %
#1558290
b10100000 &
b10100000 %
#1558294
b1010000 &
b1010000 %
#1558298
b101000 &
b101000 %
#1558302
b10100 &
b10100 %
#1558306
b1010 &
b1010 %
#1558310
b101 &
b101 %
#1558314
b10000 &
b10000 %
#1558318
b1000 &
b1000 %
#1558322
b100 &
b100 %
#1558326
b10 &
b10 %
#1558330
b1 &
b1 %
1#
#1558334
b0 &
0#
b0 %
0$
#2588252
b10 !
1"
#2588254
b10 &
b10 %
1$
#2588255
0"
#2588258
b1 &
b1 %
1#
#2588262
b0 &
0#
b0 %
0$
#4500012
