library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux4a1 is
generic ( n: integer:=4);
port (
      i : in std_logic_vector(n-1 downto 0);
     sel : in std_logic_vector(1 downto 0);
     bitout : out std_logic
     );
end mux4a1;

architecture Behavioral of mux4a1 is
begin

process(i,sel)
begin
case sel is
  when "00" => bitout <= i(0);
  when "01" => bitout <= i(1);
  when "10" => bitout <= i(2);
  when others => bitout <= i(3); 
end case; 
end process;

end Behavioral;