Time resolution is 1 ps
$finish called at time : 55 ns : File "C:/Harman/Verilog/2024_05_13/2024_05_13.srcs/sim_1/new/siso_tb.v" Line 24
