// Seed: 3121843306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd80
) (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri _id_4,
    input supply0 id_5,
    input wor id_6,
    output uwire id_7
);
  logic id_9;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_10
  );
  assign id_3 = (id_10) != id_6;
  logic [id_4 : {  -1  ,  -1  }] id_11 = ~id_2;
  wire id_12;
endmodule
