# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica_9.srcs/sources_1/new/arreglo.vhd" \
"../../../../practica_9.srcs/sim_1/new/tb_arreglo.vhd" \

# Do not sort compile order
nosort
