// Seed: 737235921
`define pp_5 0
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4
);
  logic id_5;
  assign id_5 = id_1;
  logic id_6;
endmodule
module module_1 (
    input id_0
    , id_5,
    inout id_1,
    output id_2,
    input logic id_3
    , id_6
);
  logic id_7;
  type_13 id_8 (
      .id_0(id_6),
      .id_1(1),
      .id_2(id_5),
      .id_3(id_6)
  );
  defparam id_9.id_10 = id_0;
endmodule
