Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2136 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x3a309db2

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x1afd6ef4

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2861/ 5280    54%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2760 cells, random placement wirelen = 69662.
Info:     at initial placer iter 0, wirelen = 755
Info:     at initial placer iter 1, wirelen = 788
Info:     at initial placer iter 2, wirelen = 752
Info:     at initial placer iter 3, wirelen = 752
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 752, spread = 24553, legal = 25989; time = 0.07s
Info:     at iteration #2, type ALL: wirelen solved = 1079, spread = 19048, legal = 20691; time = 0.08s
Info:     at iteration #3, type ALL: wirelen solved = 1967, spread = 18121, legal = 19253; time = 0.08s
Info:     at iteration #4, type ALL: wirelen solved = 2203, spread = 18387, legal = 19339; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 2922, spread = 18014, legal = 19315; time = 0.07s
Info:     at iteration #6, type ALL: wirelen solved = 3616, spread = 16817, legal = 17528; time = 0.07s
Info:     at iteration #7, type ALL: wirelen solved = 4716, spread = 16185, legal = 17120; time = 0.07s
Info:     at iteration #8, type ALL: wirelen solved = 5201, spread = 16171, legal = 16595; time = 0.07s
Info:     at iteration #9, type ALL: wirelen solved = 5974, spread = 15540, legal = 16534; time = 0.07s
Info:     at iteration #10, type ALL: wirelen solved = 6377, spread = 15466, legal = 15695; time = 0.07s
Info:     at iteration #11, type ALL: wirelen solved = 6882, spread = 15131, legal = 15606; time = 0.07s
Info:     at iteration #12, type ALL: wirelen solved = 7335, spread = 14797, legal = 15286; time = 0.07s
Info:     at iteration #13, type ALL: wirelen solved = 7586, spread = 14658, legal = 15576; time = 0.07s
Info:     at iteration #14, type ALL: wirelen solved = 7885, spread = 14841, legal = 15446; time = 0.07s
Info:     at iteration #15, type ALL: wirelen solved = 8085, spread = 14724, legal = 15353; time = 0.07s
Info:     at iteration #16, type ALL: wirelen solved = 8262, spread = 14908, legal = 15021; time = 0.07s
Info:     at iteration #17, type ALL: wirelen solved = 8629, spread = 14520, legal = 15030; time = 0.07s
Info:     at iteration #18, type ALL: wirelen solved = 8660, spread = 15371, legal = 15483; time = 0.07s
Info:     at iteration #19, type ALL: wirelen solved = 9090, spread = 14259, legal = 15398; time = 0.07s
Info:     at iteration #20, type ALL: wirelen solved = 9405, spread = 14585, legal = 15290; time = 0.07s
Info:     at iteration #21, type ALL: wirelen solved = 9487, spread = 14205, legal = 15396; time = 0.07s
Info: HeAP Placer Time: 2.13s
Info:   of which solving equations: 1.14s
Info:   of which spreading cells: 0.26s
Info:   of which strict legalisation: 0.12s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1713, wirelen = 15021
Info:   at iteration #5: temp = 0.000000, timing cost = 1751, wirelen = 12824
Info:   at iteration #10: temp = 0.000000, timing cost = 1641, wirelen = 12328
Info:   at iteration #15: temp = 0.000000, timing cost = 1590, wirelen = 11963
Info:   at iteration #20: temp = 0.000000, timing cost = 1574, wirelen = 11742
Info:   at iteration #25: temp = 0.000000, timing cost = 1585, wirelen = 11663
Info:   at iteration #30: temp = 0.000000, timing cost = 1588, wirelen = 11623
Info:   at iteration #30: temp = 0.000000, timing cost = 1588, wirelen = 11625 
Info: SA placement time 4.94s

Info: Max frequency for clock               'clk': 15.99 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 15.31 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.61 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 57.04 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 70.82 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 18001,  25272) |+
Info: [ 25272,  32543) |***+
Info: [ 32543,  39814) |****+
Info: [ 39814,  47085) |*+
Info: [ 47085,  54356) |*********+
Info: [ 54356,  61627) |**************************+
Info: [ 61627,  68898) |*****************************************+
Info: [ 68898,  76169) |************************************+
Info: [ 76169,  83440) |************************************************************ 
Info: [ 83440,  90711) | 
Info: [ 90711,  97982) |+
Info: [ 97982, 105253) |+
Info: [105253, 112524) |+
Info: [112524, 119795) |*+
Info: [119795, 127066) |*+
Info: [127066, 134337) | 
Info: [134337, 141608) |*******+
Info: [141608, 148879) |*******************+
Info: [148879, 156150) |************+
Info: [156150, 163421) |************************+
Info: Checksum: 0x663810ec

Info: Routing..
Info: Setting up routing queue.
Info: Routing 9055 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       33        966 |   33   966 |      8114|       0.26       0.26|
Info:       2000 |      114       1885 |   81   919 |      7240|       0.19       0.45|
Info:       3000 |      359       2640 |  245   755 |      6522|       0.20       0.65|
Info:       4000 |      627       3372 |  268   732 |      5839|       0.22       0.87|
Info:       5000 |      717       4282 |   90   910 |      4986|       0.36       1.23|
Info:       6000 |      785       5214 |   68   932 |      4093|       0.19       1.41|
Info:       7000 |     1000       5999 |  215   785 |      3508|       0.41       1.82|
Info:       8000 |     1182       6817 |  182   818 |      2797|       0.30       2.12|
Info:       9000 |     1409       7590 |  227   773 |      2206|       0.45       2.57|
Info:      10000 |     1639       8360 |  230   770 |      1595|       0.50       3.07|
Info:      11000 |     1997       9002 |  358   642 |      1257|       0.61       3.68|
Info:      12000 |     2426       9573 |  429   571 |      1058|       0.75       4.43|
Info:      13000 |     2869      10130 |  443   557 |       907|       0.69       5.13|
Info:      14000 |     3248      10751 |  379   621 |       627|       0.56       5.69|
Info:      15000 |     3681      11318 |  433   567 |       484|       0.79       6.48|
Info:      16000 |     4037      11962 |  356   644 |        91|       1.01       7.49|
Info:      16165 |     4081      12084 |   44   122 |         0|       0.16       7.65|
Info: Routing complete.
Info: Router1 time 7.65s
Info: Checksum: 0x0c474af0

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.6  5.0    Net data_out[0] budget 3.186000 ns (4,18) -> (8,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[0] budget 2.633000 ns (8,12) -> (7,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  9.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 11.0    Net processor.mem_fwd2_mux_out[0] budget 1.817000 ns (7,12) -> (8,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 16.3    Net data_WrData[0] budget 1.817000 ns (8,12) -> (14,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 17.5  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8 20.4    Net processor.alu_mux_out[0] budget 2.636000 ns (14,17) -> (11,17)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 21.2  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 23.0    Net processor.alu_main.adder_input_b[0] budget 1.817000 ns (11,17) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 23.7  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 23.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 24.0  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 24.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 24.2  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 24.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 24.5  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 24.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 24.8  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 24.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 25.1  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 25.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.6 25.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (10,16) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 26.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_LC.CIN
Info:  0.3 26.5  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_LC.COUT
Info:  0.0 26.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 27.6  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 27.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.6 28.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (10,17) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 29.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.7 31.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.660000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.I3
Info:  0.9 31.9  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.O
Info:  1.8 33.7    Net processor.alu_main.adder_output[21] budget 2.291000 ns (10,18) -> (11,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 34.9  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 36.7    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3 budget 2.133000 ns (11,19) -> (12,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_LC.I3
Info:  0.9 37.6  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_LC.O
Info:  1.8 39.3    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3 budget 2.370000 ns (12,20) -> (12,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_LC.I3
Info:  0.9 40.2  Source processor.alu_main.ALUOut_SB_LUT4_O_17_LC.O
Info:  1.8 42.0    Net processor.alu_result[21] budget 3.262000 ns (12,21) -> (11,21)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_10_LC.I1
Info:  1.2 43.2  Source processor.lui_mux.out_SB_LUT4_O_10_LC.O
Info:  1.8 45.0    Net data_addr[21] budget 4.902000 ns (11,21) -> (11,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 45.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.7 49.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.902000 ns (11,21) -> (12,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 50.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 52.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.902000 ns (12,13) -> (12,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 53.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.7 57.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.901000 ns (12,13) -> (12,23)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 58.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.1 64.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.747000 ns (12,23) -> (5,4)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 64.6  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 22.8 ns logic, 41.7 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 2.110000 ns (1,18) -> (1,17)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  2.3  6.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 2.237000 ns (1,17) -> (2,17)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.9  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.817000 ns (2,17) -> (2,18)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.3    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 2.312000 ns (2,18) -> (3,18)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 13.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 17.2    Net processor.mfwd2 budget 3.244000 ns (3,18) -> (7,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 18.0  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 19.8    Net processor.mem_fwd2_mux_out[0] budget 1.817000 ns (7,12) -> (8,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 21.0  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 25.2    Net data_WrData[0] budget 1.817000 ns (8,12) -> (14,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 26.4  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8 29.2    Net processor.alu_mux_out[0] budget 2.636000 ns (14,17) -> (11,17)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 30.1  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 31.8    Net processor.alu_main.adder_input_b[0] budget 1.817000 ns (11,17) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 32.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 32.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 32.8  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 32.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 33.3  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 33.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.6 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (10,16) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 35.0  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 35.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_LC.CIN
Info:  0.3 35.3  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_LC.COUT
Info:  0.0 35.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 35.6  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 35.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 35.9  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 35.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 36.1  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 36.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 36.4  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 36.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 36.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 36.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 37.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.6 37.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (10,17) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 37.8  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 37.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.1  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 38.4  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 38.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 38.6  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 38.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 38.9  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 38.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 39.2  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 39.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 39.5  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 39.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 39.7  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.6 40.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (10,18) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 40.6  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 40.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 40.9  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 40.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_29_LC.CIN
Info:  0.3 41.1  Source processor.alu_main.adder_output_SB_LUT4_O_29_LC.COUT
Info:  0.0 41.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_28_LC.CIN
Info:  0.3 41.4  Source processor.alu_main.adder_output_SB_LUT4_O_28_LC.COUT
Info:  0.0 41.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_27_LC.CIN
Info:  0.3 41.7  Source processor.alu_main.adder_output_SB_LUT4_O_27_LC.COUT
Info:  0.0 41.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 42.0  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 42.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 42.2  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 42.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 42.5  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  1.2 43.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (10,19) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.I3
Info:  0.9 44.6  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.O
Info:  3.6 48.2    Net processor.alu_main.adder_output[31] budget 3.109000 ns (10,20) -> (13,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 49.4  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 51.2    Net processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2 budget 2.110000 ns (13,14) -> (13,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_LC.I2
Info:  1.2 52.4  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_LC.O
Info:  1.8 54.2    Net processor.alu_main.ALUOut_SB_LUT4_O_10_I3 budget 2.109000 ns (13,13) -> (14,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_LC.I3
Info:  0.9 55.0  Source processor.alu_main.ALUOut_SB_LUT4_O_10_LC.O
Info:  1.8 56.8    Net processor.alu_result[0] budget 2.500000 ns (14,13) -> (13,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 58.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 59.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 2.109000 ns (13,14) -> (13,15)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 61.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 62.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.733000 ns (13,15) -> (14,15)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 64.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 67.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 1.817000 ns (14,15) -> (16,13)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 68.1  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 28.2 ns logic, 39.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_5_DFFLC.O
Info:  4.2  5.6    Net led[2]$SB_IO_OUT budget 81.943001 ns (14,9) -> (19,0)
Info:                Sink led[2]$sb_io.D_OUT_0
Info: 1.4 ns logic, 4.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.6  5.0    Net data_out[0] budget 3.186000 ns (4,18) -> (8,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[0] budget 2.633000 ns (8,12) -> (7,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  9.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 11.0    Net processor.mem_fwd2_mux_out[0] budget 1.817000 ns (7,12) -> (8,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 16.3    Net data_WrData[0] budget 1.817000 ns (8,12) -> (14,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 17.5  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8 20.4    Net processor.alu_mux_out[0] budget 2.636000 ns (14,17) -> (11,17)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 21.2  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 23.0    Net processor.alu_main.adder_input_b[0] budget 1.817000 ns (11,17) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 23.7  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 23.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 24.0  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 24.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 24.2  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 24.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 24.5  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 24.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 24.8  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 24.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 25.1  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 25.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.6 25.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (10,16) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 26.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_LC.CIN
Info:  0.3 26.5  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_LC.COUT
Info:  0.0 26.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.3  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 27.6  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 27.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.6 28.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (10,17) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 29.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 29.8  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 29.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 30.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.6 31.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (10,18) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_29_LC.CIN
Info:  0.3 32.3  Source processor.alu_main.adder_output_SB_LUT4_O_29_LC.COUT
Info:  0.0 32.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_28_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.adder_output_SB_LUT4_O_28_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_27_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.adder_output_SB_LUT4_O_27_LC.COUT
Info:  0.0 32.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.4  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 33.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (10,19) -> (10,19)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 33.7  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  1.2 34.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (10,19) -> (10,20)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.I3
Info:  0.9 35.8  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.O
Info:  3.6 39.4    Net processor.alu_main.adder_output[31] budget 3.109000 ns (10,20) -> (13,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 40.6  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 42.4    Net processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2 budget 2.110000 ns (13,14) -> (13,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_LC.I2
Info:  1.2 43.6  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_LC.O
Info:  1.8 45.3    Net processor.alu_main.ALUOut_SB_LUT4_O_10_I3 budget 2.109000 ns (13,13) -> (14,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_LC.I3
Info:  0.9 46.2  Source processor.alu_main.ALUOut_SB_LUT4_O_10_LC.O
Info:  1.8 48.0    Net processor.alu_result[0] budget 2.500000 ns (14,13) -> (13,14)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 49.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 51.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 2.109000 ns (13,14) -> (13,15)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 52.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 54.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.733000 ns (13,15) -> (14,15)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 55.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 58.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 1.817000 ns (14,15) -> (16,13)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 59.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.2 ns logic, 34.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[151] budget 2.110000 ns (1,18) -> (1,17)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  2.3  6.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 2.237000 ns (1,17) -> (2,17)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.9  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.817000 ns (2,17) -> (2,18)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.3    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 2.312000 ns (2,18) -> (3,18)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 13.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.6 17.2    Net processor.mfwd2 budget 3.244000 ns (3,18) -> (7,12)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 18.0  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 19.8    Net processor.mem_fwd2_mux_out[0] budget 1.817000 ns (7,12) -> (8,12)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 21.0  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 25.2    Net data_WrData[0] budget 1.817000 ns (8,12) -> (14,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 26.4  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  2.8 29.2    Net processor.alu_mux_out[0] budget 2.636000 ns (14,17) -> (11,17)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 30.1  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 31.8    Net processor.alu_main.adder_input_b[0] budget 1.817000 ns (11,17) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.I1
Info:  0.7 32.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 32.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 32.8  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 32.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 33.3  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  0.0 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 33.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (10,16) -> (10,16)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.6 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (10,16) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 35.0  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 35.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_LC.CIN
Info:  0.3 35.3  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_LC.COUT
Info:  0.0 35.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 35.6  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 35.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 35.9  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 35.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 36.1  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 36.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 36.4  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 36.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 36.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 36.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (10,17) -> (10,17)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 37.0  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.6 37.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (10,17) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 37.8  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 37.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.1  Source processor.alu_main.ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 38.4  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 38.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 38.6  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 38.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.CIN
Info:  0.3 38.9  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 38.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 39.2  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.7 39.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.660000 ns (10,18) -> (10,18)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.I3
Info:  0.9 40.7  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.O
Info:  1.8 42.5    Net processor.alu_main.adder_output[21] budget 2.291000 ns (10,18) -> (11,19)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 43.8  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.5    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3 budget 2.133000 ns (11,19) -> (12,20)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.4  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_LC.O
Info:  1.8 48.2    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3 budget 2.370000 ns (12,20) -> (12,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_LC.I3
Info:  0.9 49.0  Source processor.alu_main.ALUOut_SB_LUT4_O_17_LC.O
Info:  1.8 50.8    Net processor.alu_result[21] budget 3.262000 ns (12,21) -> (11,21)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_10_LC.I1
Info:  1.2 52.0  Source processor.lui_mux.out_SB_LUT4_O_10_LC.O
Info:  1.8 53.8    Net data_addr[21] budget 4.902000 ns (11,21) -> (11,21)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 54.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.7 58.4    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.902000 ns (11,21) -> (12,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 59.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 61.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.902000 ns (12,13) -> (12,13)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 62.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.7 65.9    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.901000 ns (12,13) -> (12,23)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 67.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.1 73.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.747000 ns (12,23) -> (5,4)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 73.4  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 25.9 ns logic, 47.6 ns routing

Info: Max frequency for clock               'clk': 15.48 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.68 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.64 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 59.30 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 73.43 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 15202,  22613) |+
Info: [ 22613,  30024) |**+
Info: [ 30024,  37435) |***+
Info: [ 37435,  44846) |**+
Info: [ 44846,  52257) |***+
Info: [ 52257,  59668) |***************************+
Info: [ 59668,  67079) |************************+
Info: [ 67079,  74490) |***********************************************+
Info: [ 74490,  81901) |************************************************************ 
Info: [ 81901,  89312) | 
Info: [ 89312,  96723) |+
Info: [ 96723, 104134) |*+
Info: [104134, 111545) | 
Info: [111545, 118956) |*+
Info: [118956, 126367) |*+
Info: [126367, 133778) |+
Info: [133778, 141189) |*+
Info: [141189, 148600) |*****************+
Info: [148600, 156011) |*****************+
Info: [156011, 163422) |**********************+
