// Seed: 3585428896
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    output tri id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd26
) (
    input uwire id_0,
    output uwire id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4
    , id_15,
    output wor id_5,
    input wor id_6,
    output wor id_7,
    output uwire id_8,
    output uwire id_9,
    input uwire _id_10,
    output supply0 id_11,
    output tri id_12,
    output tri id_13
);
  parameter id_16 = 1;
  wire [(  -1  )  ==?  -1 : 1] id_17;
  assign id_7 = id_15[id_10 : 1];
  always force id_7 = -1;
  module_0 modCall_1 (
      id_9,
      id_3,
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
