;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 3, 20
	SUB @-127, 100
	ADD 240, 60
	SUB #0, -0
	MOV -4, <-20
	SUB #0, <-4
	SUB #0, <-4
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	SLT 400, 0
	CMP @0, @-0
	CMP @0, @-0
	SUB -0, 0
	SUB -0, 0
	SUB @-127, 100
	CMP @124, 106
	SLT 400, 0
	SUB @124, 106
	SUB 33, -202
	ADD -1, <-20
	ADD 400, 0
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	SUB @0, @2
	SUB 400, 0
	SPL 0, <-2
	SUB 210, 60
	SLT -1, <-20
	DJN -1, @-20
	CMP @121, 103
	SLT 503, 0
	DJN -1, @-20
	SUB @124, 106
	DJN -1, @-20
	SLT 400, 0
	ADD 210, 31
	CMP -207, <-120
	CMP 30, 202
	ADD 130, 9
	SUB 30, 202
	CMP 30, 202
	MOV -4, <-20
	ADD 30, 0
	MOV -4, <-20
