// Seed: 723211078
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri1 id_7,
    output tri1 id_8
);
  wire id_10;
  assign id_8 = 1'd0 - id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1
);
  static id_3(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(1), .id_4(id_0), .id_5(1), .id_6(1), .id_7(id_0)
  ); module_0(
      id_1, id_0, id_1, id_0, id_1, id_1, id_0, id_1, id_0
  );
endmodule
