{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457442052584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457442052585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 22:00:52 2016 " "Processing started: Tue Mar 08 22:00:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457442052585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457442052585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader " "Command: quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457442052585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457442053288 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "plltest.qsys " "Elaborating Qsys system entity \"plltest.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442053387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:00:54 Progress: Loading msxslot/plltest.qsys " "2016.03.08.22:00:54 Progress: Loading msxslot/plltest.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442054868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:00:55 Progress: Reading input file " "2016.03.08.22:00:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442055228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:00:55 Progress: Adding clk_0 \[clock_source 13.1\] " "2016.03.08.22:00:55 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442055287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:00:55 Progress: Parameterizing module clk_0 " "2016.03.08.22:00:55 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442055649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:00:55 Progress: Building connections " "2016.03.08.22:00:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442055649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:00:55 Progress: Parameterizing connections " "2016.03.08.22:00:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442055649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:00:55 Progress: Validating " "2016.03.08.22:00:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442055649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:00:55 Progress: Done reading input file " "2016.03.08.22:00:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442055712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Plltest: Generating plltest \"plltest\" for QUARTUS_SYNTH " "Plltest: Generating plltest \"plltest\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442057684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442057840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442057854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Plltest: Done \"plltest\" with 1 modules, 1 files, 323 bytes " "Plltest: Done \"plltest\" with 1 modules, 1 files, 323 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457442058000 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "plltest.qsys " "Finished elaborating Qsys system entity \"plltest.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus.v(53) " "Verilog HDL warning at msxbus.v(53): extended using \"x\" or \"z\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1457442058678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus.v(83) " "Verilog HDL information at msxbus.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1457442058678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus.v(121) " "Verilog HDL information at msxbus.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1457442058678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxbus.v 1 1 " "Found 1 design units, including 1 entities, in source file msxbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 msxbus " "Found entity 1: msxbus" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457442058678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457442058678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_to_msx_test.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_to_msx_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_to_MSX_test " "Found entity 1: SPI_to_MSX_test" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457442058706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457442058706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/plltest/plltest.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/plltest/plltest.v" { { "Info" "ISGN_ENTITY_NAME" "1 plltest " "Found entity 1: plltest" {  } { { "db/ip/plltest/plltest.v" "" { Text "C:/altera/13.1/msxslot/db/ip/plltest/plltest.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457442058714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457442058714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"address\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_bus SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"data_bus\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"rd\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"wr\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058716 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorq SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"iorq\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058716 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "merq SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"merq\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058716 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs1 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058716 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs2 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs2\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058716 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs12 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs12\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sltsl SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"sltsl\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m1 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"m1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"reset\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rfsh SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"rfsh\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058718 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "msx_clk SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"msx_clk\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058718 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nwait SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"nwait\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058720 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busdir SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"busdir\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058720 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interrupt SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"interrupt\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1 SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"sw1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw2 SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"sw2\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "swout SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"swout\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"clk\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442058722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msxbus " "Elaborating entity \"msxbus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457442058801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 msxbus.v(52) " "Verilog HDL assignment warning at msxbus.v(52): truncated value with size 32 to match size of target (8)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457442058832 "|msxbus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 msxbus.v(53) " "Verilog HDL assignment warning at msxbus.v(53): truncated value with size 16 to match size of target (8)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457442058834 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset msxbus.v(70) " "Inferred latch for \"reset\" at msxbus.v(70)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058846 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sltsl msxbus.v(69) " "Inferred latch for \"sltsl\" at msxbus.v(69)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058847 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "merq msxbus.v(68) " "Inferred latch for \"merq\" at msxbus.v(68)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058847 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iorq msxbus.v(67) " "Inferred latch for \"iorq\" at msxbus.v(67)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058848 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr msxbus.v(66) " "Inferred latch for \"wr\" at msxbus.v(66)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058848 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd msxbus.v(65) " "Inferred latch for \"rd\" at msxbus.v(65)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058848 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] msxbus.v(64) " "Inferred latch for \"address\[0\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058848 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] msxbus.v(64) " "Inferred latch for \"address\[1\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058849 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] msxbus.v(64) " "Inferred latch for \"address\[2\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058849 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] msxbus.v(64) " "Inferred latch for \"address\[3\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058849 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] msxbus.v(64) " "Inferred latch for \"address\[4\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058849 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] msxbus.v(64) " "Inferred latch for \"address\[5\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058850 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] msxbus.v(64) " "Inferred latch for \"address\[6\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058850 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] msxbus.v(64) " "Inferred latch for \"address\[7\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058850 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] msxbus.v(64) " "Inferred latch for \"address\[8\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058850 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] msxbus.v(64) " "Inferred latch for \"address\[9\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058850 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] msxbus.v(64) " "Inferred latch for \"address\[10\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058851 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] msxbus.v(64) " "Inferred latch for \"address\[11\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058851 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] msxbus.v(64) " "Inferred latch for \"address\[12\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058851 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] msxbus.v(64) " "Inferred latch for \"address\[13\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058851 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] msxbus.v(64) " "Inferred latch for \"address\[14\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058852 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] msxbus.v(64) " "Inferred latch for \"address\[15\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457442058852 "|msxbus"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[0\] " "Inserted always-enabled tri-state buffer between \"mdata\[0\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[1\] " "Inserted always-enabled tri-state buffer between \"mdata\[1\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[2\] " "Inserted always-enabled tri-state buffer between \"mdata\[2\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[3\] " "Inserted always-enabled tri-state buffer between \"mdata\[3\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[4\] " "Inserted always-enabled tri-state buffer between \"mdata\[4\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[5\] " "Inserted always-enabled tri-state buffer between \"mdata\[5\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[6\] " "Inserted always-enabled tri-state buffer between \"mdata\[6\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[7\] " "Inserted always-enabled tri-state buffer between \"mdata\[7\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457442059468 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1457442059468 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[0\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[1\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[2\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[3\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[4\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[5\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[6\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457442059468 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[7\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457442059468 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1457442059468 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[0\]~synth " "Node \"mdata\[0\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442059554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[1\]~synth " "Node \"mdata\[1\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442059554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[2\]~synth " "Node \"mdata\[2\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442059554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[3\]~synth " "Node \"mdata\[3\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442059554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[4\]~synth " "Node \"mdata\[4\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442059554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[5\]~synth " "Node \"mdata\[5\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442059554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[6\]~synth " "Node \"mdata\[6\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442059554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[7\]~synth " "Node \"mdata\[7\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457442059554 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1457442059554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m1 VCC " "Pin \"m1\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457442059556 "|msxbus|m1"} { "Warning" "WMLS_MLS_STUCK_PIN" "rfsh VCC " "Pin \"rfsh\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457442059556 "|msxbus|rfsh"} { "Warning" "WMLS_MLS_STUCK_PIN" "swout VCC " "Pin \"swout\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457442059556 "|msxbus|swout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457442059556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457442059614 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457442059614 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1457442059614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457442059614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457442059614 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltest " "Ignored assignments for entity \"plltest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457442059645 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457442059645 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457442059645 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1457442055\" -entity plltest -library plltest " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1457442055\" -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457442059645 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1457442059645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/msxslot/output_files/msxslotreader.map.smsg " "Generated suppressed messages file C:/altera/13.1/msxslot/output_files/msxslotreader.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1457442059728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457442059837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 22:00:59 2016 " "Processing ended: Tue Mar 08 22:00:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457442059837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457442059837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457442059837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457442059837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457442063779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457442063780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 22:01:02 2016 " "Processing started: Tue Mar 08 22:01:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457442063780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1457442063780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off msxslotreader -c msxslotreader " "Command: quartus_fit --read_settings_files=off --write_settings_files=off msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1457442063781 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1457442063998 ""}
{ "Info" "0" "" "Project  = msxslotreader" {  } {  } 0 0 "Project  = msxslotreader" 0 0 "Fitter" 0 0 1457442063998 ""}
{ "Info" "0" "" "Revision = msxslotreader" {  } {  } 0 0 "Revision = msxslotreader" 0 0 "Fitter" 0 0 1457442063998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1457442064168 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msxslotreader EPM240T100C5 " "Selected device EPM240T100C5 for design \"msxslotreader\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1457442064173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457442064281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457442064281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1457442064358 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1457442064377 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457442064608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457442064608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457442064608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457442064608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457442064608 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1457442064608 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 56 " "No exact pin location assignment(s) for 14 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[0\] " "Pin mdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[0] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[1\] " "Pin mdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[1] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[2\] " "Pin mdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[2] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[3\] " "Pin mdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[3] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[4\] " "Pin mdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[4] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[5\] " "Pin mdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[5] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[6\] " "Pin mdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[6] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdata\[7\] " "Pin mdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[7] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mclk " "Pin mclk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mclk } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 15 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maddr\[1\] " "Pin maddr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[1] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "maddr\[0\] " "Pin maddr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { maddr[0] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { maddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mcs " "Pin mcs not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mcs } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mcs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mrw " "Pin mrw not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mrw } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mrw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nwait " "Pin nwait not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { nwait } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nwait } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457442064654 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1457442064654 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1457442064761 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msxslotreader.sdc " "Synopsys Design Constraints File file not found: 'msxslotreader.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1457442064763 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1457442064765 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1457442064772 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1457442064772 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457442064772 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457442064772 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457442064772 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         mclk " "   1.000         mclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457442064772 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        ready " "   1.000        ready" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457442064772 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1457442064772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457442064777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457442064777 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1457442064782 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mclk Global clock in PIN 14 " "Automatically promoted signal \"mclk\" to use Global clock in PIN 14" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 15 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1457442064789 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 19 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1457442064790 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ready Global clock " "Automatically promoted some destinations of signal \"ready\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ready " "Destination \"ready\" may be non-global or may not use global clock" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 46 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1457442064790 ""}  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 46 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1457442064790 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1457442064790 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1457442064792 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1457442064808 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1457442064852 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1457442064853 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1457442064853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1457442064853 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 5 0 8 " "Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 5 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1457442064859 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1457442064859 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1457442064859 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 17 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457442064859 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 22 20 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457442064859 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1457442064859 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1457442064859 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cs " "Node \"cs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457442064928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "miso " "Node \"miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457442064928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mosi " "Node \"mosi\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457442064928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sclk " "Node \"sclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457442064928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "valid " "Node \"valid\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "valid" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457442064928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wait_n " "Node \"wait_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wait_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457442064928 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1457442064928 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457442064928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1457442065108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457442065273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1457442065289 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1457442066431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457442066432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1457442066492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/altera/13.1/msxslot/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1457442066758 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1457442066758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457442067008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1457442067008 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1457442067008 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1457442067037 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457442067038 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1457442067108 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mdata\[0\] a permanently enabled " "Pin mdata\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[0] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1457442067108 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mdata\[1\] a permanently enabled " "Pin mdata\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[1] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1457442067108 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mdata\[2\] a permanently enabled " "Pin mdata\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[2] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1457442067108 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mdata\[3\] a permanently enabled " "Pin mdata\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[3] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1457442067108 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mdata\[4\] a permanently enabled " "Pin mdata\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[4] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1457442067108 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mdata\[5\] a permanently enabled " "Pin mdata\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[5] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1457442067108 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mdata\[6\] a permanently enabled " "Pin mdata\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[6] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1457442067108 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mdata\[7\] a permanently enabled " "Pin mdata\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mdata[7] } } } { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/msxslot/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1457442067108 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1457442067108 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1457442067108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/msxslot/output_files/msxslotreader.fit.smsg " "Generated suppressed messages file C:/altera/13.1/msxslot/output_files/msxslotreader.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1457442067248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457442067358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 22:01:07 2016 " "Processing ended: Tue Mar 08 22:01:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457442067358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457442067358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457442067358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1457442067358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1457442070245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457442070246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 22:01:09 2016 " "Processing started: Tue Mar 08 22:01:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457442070246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1457442070246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off msxslotreader -c msxslotreader " "Command: quartus_asm --read_settings_files=off --write_settings_files=off msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1457442070246 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1457442070899 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1457442070911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457442071388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 22:01:11 2016 " "Processing ended: Tue Mar 08 22:01:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457442071388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457442071388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457442071388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1457442071388 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1457442072113 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1457442074770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457442074771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 22:01:13 2016 " "Processing started: Tue Mar 08 22:01:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457442074771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457442074771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta msxslotreader -c msxslotreader " "Command: quartus_sta msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457442074771 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1457442074988 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltest " "Ignored assignments for entity \"plltest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457442075057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457442075057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457442075057 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1457442055\" -entity plltest -library plltest " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1457442055\" -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457442075057 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1457442075057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457442075359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457442075454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457442075455 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1457442075558 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1457442075870 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1457442075935 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msxslotreader.sdc " "Synopsys Design Constraints File file not found: 'msxslotreader.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1457442075966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1457442075966 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ready ready " "create_clock -period 1.000 -name ready ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457442075968 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457442075968 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mclk mclk " "create_clock -period 1.000 -name mclk mclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457442075968 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457442075968 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1457442075972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457442075988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.714 " "Worst-case setup slack is -3.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.714             -77.175 mclk  " "   -3.714             -77.175 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.834              -6.423 clk  " "   -1.834              -6.423 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675             -25.598 ready  " "   -1.675             -25.598 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457442076013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.597 " "Worst-case hold slack is -1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597              -1.597 mclk  " "   -1.597              -1.597 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 ready  " "    0.008               0.000 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 clk  " "    1.697               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457442076025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457442076036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457442076046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 mclk  " "   -2.289              -2.289 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 ready  " "    0.500               0.000 ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457442076056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457442076056 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1457442076208 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457442076308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457442076308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457442076506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 22:01:16 2016 " "Processing ended: Tue Mar 08 22:01:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457442076506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457442076506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457442076506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457442076506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457442079392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457442079393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 22:01:18 2016 " "Processing started: Tue Mar 08 22:01:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457442079393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457442079393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off msxslotreader -c msxslotreader " "Command: quartus_eda --read_settings_files=off --write_settings_files=off msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457442079393 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "msxslotreader.vo msxslotreader_v.sdo C:/altera/13.1/msxslot/simulation/modelsim/ simulation " "Generated files \"msxslotreader.vo\" and \"msxslotreader_v.sdo\" in directory \"C:/altera/13.1/msxslot/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1457442080154 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/altera/13.1/msxslot/timing/stamp//msxslotreader_5_board_slow.mod C:/altera/13.1/msxslot/timing/stamp//msxslotreader_5_board_slow.data " "Generated files \"C:/altera/13.1/msxslot/timing/stamp//msxslotreader_5_board_slow.mod\" and \"C:/altera/13.1/msxslot/timing/stamp//msxslotreader_5_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457442080158 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/altera/13.1/msxslot/timing/stamp//msxslotreader_board.mod C:/altera/13.1/msxslot/timing/stamp//msxslotreader_board.data " "Generated files \"C:/altera/13.1/msxslot/timing/stamp//msxslotreader_board.mod\" and \"C:/altera/13.1/msxslot/timing/stamp//msxslotreader_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457442080179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457442080277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 22:01:20 2016 " "Processing ended: Tue Mar 08 22:01:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457442080277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457442080277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457442080277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457442080277 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus II Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457442081000 ""}
