/*
 * clsic-alg.c -- ALSA SoC CLSIC ALGORITHM SERVICE
 *
 * Copyright (C) 2015-2018 Cirrus Logic, Inc. and
 *			   Cirrus Logic International Semiconductor Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/regmap.h>

#include <linux/mfd/tacna/core.h>
#include <linux/mfd/tacna/registers.h>
#include "tacna.h"
#include "wm_adsp.h"

#include <linux/mfd/clsic/core.h>
#include <linux/mfd/clsic/clsicmessagedefines_RAS.h>
#include "clsic-alg-msg.h"
#include "../../../drivers/mfd/clsic/clsic-trace.h"
#include <linux/mfd/clsic/message.h>

#define CLSIC_ALG_MAX_BULK_SZ  (CLSIC_FIFO_TRANSACTION_MAX / BITS_PER_BYTE)

#define CLSIC_ALG_REG_BITS	32
#define CLSIC_ALG_REG_BYTES	(CLSIC_ALG_REG_BITS/BITS_PER_BYTE)
#define CLSIC_ALG_VAL_BITS	32
#define CLSIC_ALG_VAL_BYTES	(CLSIC_ALG_VAL_BITS/BITS_PER_BYTE)

#define CLSIC_DSP1_N_RX_CHANNELS	9
#define CLSIC_DSP1_N_TX_CHANNELS	9
#define CLSIC_DSP2_N_RX_CHANNELS	8
#define CLSIC_DSP2_N_TX_CHANNELS	8

static const struct wm_adsp_region clsic_alg_vpu_regions[] = {
	{ .type = WMFW_VPU_DM, .base = 0x20000000 },
};

static const struct wm_adsp_region clsic_dsp1_regions[] = {
	{ .type = WMFW_HALO_PM_PACKED, .base = 0x3800000 },
	{ .type = WMFW_HALO_XM_PACKED, .base = 0x2000000 },
	{ .type = WMFW_ADSP2_XM, .base = 0x2800000 },
	{ .type = WMFW_HALO_YM_PACKED, .base = 0x2C00000 },
	{ .type = WMFW_ADSP2_YM, .base = 0x3400000 },
};

static const struct wm_adsp_region clsic_dsp2_regions[] = {
	{ .type = WMFW_HALO_PM_PACKED, .base = 0x5800000 },
	{ .type = WMFW_HALO_XM_PACKED, .base = 0x4000000 },
	{ .type = WMFW_ADSP2_XM, .base = 0x4800000 },
	{ .type = WMFW_HALO_YM_PACKED, .base = 0x4C00000 },
	{ .type = WMFW_ADSP2_YM, .base = 0x5400000 },
};

struct clsic_alg {
	/*
	 * wm_adsp struct must be the first element in codec private data
	 * because adsp driver will cast this private data to wm_adsp to handle
	 * dsp calls
	 */
	struct wm_adsp dsp[3];
	struct clsic *clsic;

	/* Instance specific information about a service handler */
	struct clsic_service *service;

	/* SoC Audio Codec device */
	struct snd_soc_codec *codec;

	struct regmap *regmap;
	struct mutex regmapMutex;

#ifdef CONFIG_DEBUG_FS
	struct dentry *rawMsgFile;
#endif
	struct mutex dspRateLock;
};

/**
 * clsic_alg_simple_readregister() - Single 32bit word read over SPI
 * @alg:	The main instance of struct clsic_alg used in this driver.
 * @address:	Address of 32bit word to be read.
 * @value:	Pointer to address at which read value is returned
 *
 * Return: 0 success, -EIO on error.
 */
static int clsic_alg_simple_readregister(struct clsic_alg *alg,
					 uint32_t address, __be32 *value)
{
	union clsic_ras_msg msg_cmd;
	union clsic_ras_msg msg_rsp;
	int ret;

	clsic_init_message((union t_clsic_generic_message *) &msg_cmd,
			   alg->service->service_instance,
			   CLSIC_RAS_MSG_CR_RDREG);

	msg_cmd.cmd_rdreg.addr = address;

	/* Clear err to avoid confusion as it is always included in the trace */
	msg_rsp.rsp_wrreg.hdr.err = 0;

	ret = clsic_send_msg_sync(alg->clsic,
				  (union t_clsic_generic_message *) &msg_cmd,
				  (union t_clsic_generic_message *) &msg_rsp,
				  CLSIC_NO_TXBUF, CLSIC_NO_TXBUF_LEN,
				  CLSIC_NO_RXBUF, CLSIC_NO_RXBUF_LEN);

	/*
	 *  Clients to this function can't interpret detailed error codes so
	 *  map error to -EIO
	 */
	if (ret != 0) {
		clsic_dbg(alg->clsic, "0x%x ret %d\n", address, ret);
		ret = -EIO;
	} else if (msg_rsp.rsp_rdreg.hdr.err != 0) {
		clsic_dbg(alg->clsic, "addr: 0x%x status %d\n", address,
			  msg_rsp.rsp_rdreg.hdr.err);
		ret = -EIO;
	} else {
		/* The request succeeded */
		ret = 0;

		clsic_dbg(alg->clsic, "addr: 0x%x value: 0x%x status %d\n",
			  address,
			  msg_rsp.rsp_rdreg.value,
			  msg_rsp.rsp_rdreg.hdr.err);

		*value = cpu_to_be32(msg_rsp.rsp_rdreg.value);
	}

	trace_clsic_alg_simple_readregister(msg_cmd.cmd_rdreg.addr,
					    msg_rsp.rsp_rdreg.value, ret,
					    msg_rsp.rsp_rdreg.hdr.err);

	return ret;
}

/**
 * clsic_alg_simple_writeregister() - Single 32bit word write over SPI
 * @alg:	The main instance of struct clsic_alg used in this driver.
 * @address:	Address of 32bit word to be written.
 * @value:	Value to be written.
 *
 * Return: 0 success, -EIO on error.
 */
static int clsic_alg_simple_writeregister(struct clsic_alg *alg,
					  uint32_t address, uint32_t value)
{
	struct clsic *clsic;
	union clsic_ras_msg msg_cmd;
	union clsic_ras_msg msg_rsp;
	int ret = 0;

	if (alg == NULL)
		return -EINVAL;

	clsic = alg->clsic;

	/* Format and send a message to the remote access service */
	clsic_init_message((union t_clsic_generic_message *)&msg_cmd,
			   alg->service->service_instance,
			   CLSIC_RAS_MSG_CR_WRREG);
	msg_cmd.cmd_wrreg.addr = address;
	msg_cmd.cmd_wrreg.value = value;

	/* Clear err to avoid confusion as it is always included in the trace */
	msg_rsp.rsp_wrreg.hdr.err = 0;

	ret = clsic_send_msg_sync(clsic,
				  (union t_clsic_generic_message *) &msg_cmd,
				  (union t_clsic_generic_message *) &msg_rsp,
				  CLSIC_NO_TXBUF, CLSIC_NO_TXBUF_LEN,
				  CLSIC_NO_RXBUF, CLSIC_NO_RXBUF_LEN);
	/*
	 *  Clients to this function can't interpret detailed error codes so
	 *  map error to -EIO
	 */
	if (ret != 0) {
		clsic_dbg(clsic, "0x%x ret %d", address, ret);
		ret = -EIO;
	} else if (msg_rsp.rsp_wrreg.hdr.err != 0) {
		clsic_dbg(clsic, "addr: 0x%x status %d\n", address,
			  msg_rsp.rsp_wrreg.hdr.err);
		ret = -EIO;
	} else {
		/* The request succeeded */
		ret = 0;
	}

	trace_clsic_alg_simple_writeregister(msg_cmd.cmd_wrreg.addr,
					     msg_cmd.cmd_wrreg.value,
					     ret, msg_rsp.rsp_wrreg.hdr.err);
	return ret;
}

/**
 * clsic_alg_read() - Read data over SPI
 *
 * This function is called via the regmap_bus interface when a number of
 * sequential register reads are requested on the regmap, it has to iterate
 * through the request making individual register read requests.
 *
 * As with the sub functions it uses, the values passed to this function are in
 * the regmap bus order that we're exposing (big endian) so the function needs
 * to translate the address to read to the native cpu ordering before sending
 * on the request.
 *
 * If/when the register access service gets multiple register read/write
 * operations this could be made more efficient.
 *
 * Return: 0 success, -EIO on error.
 */
static int clsic_alg_read(void *context, const void *reg_buf,
			  const size_t reg_size, void *val_buf,
			  const size_t val_size)
{
	struct clsic *clsic;
	struct clsic_alg *alg = context;
	u32 reg = be32_to_cpu(*(const __be32 *) reg_buf);
	int ret = 0;
	size_t i;
	size_t frag_sz;
	union clsic_ras_msg msg_cmd;
	union clsic_ras_msg msg_rsp;
	uint8_t err = 0;

	if (alg == NULL)
		return -EINVAL;

	clsic = alg->clsic;

	if (val_size == CLSIC_ALG_VAL_BYTES)
		return clsic_alg_simple_readregister(alg, reg,
						     (__be32 *) val_buf);

	for (i = 0; i < val_size; i += CLSIC_ALG_MAX_BULK_SZ) {
		/* Format and send a message to the remote access service */
		clsic_init_message((union t_clsic_generic_message *)&msg_cmd,
				   alg->service->service_instance,
				   CLSIC_RAS_MSG_CR_RDREG_BULK);
		frag_sz = min(val_size - i, (size_t) CLSIC_ALG_MAX_BULK_SZ);
		msg_cmd.cmd_rdreg_bulk.addr = reg + i;
		msg_cmd.cmd_rdreg_bulk.byte_count = frag_sz;

		ret = clsic_send_msg_sync(
				    clsic,
				    (union t_clsic_generic_message *) &msg_cmd,
				    (union t_clsic_generic_message *) &msg_rsp,
				    CLSIC_NO_TXBUF, CLSIC_NO_TXBUF_LEN,
				    (uint8_t *)val_buf + i, frag_sz);

		/*
		 *  Clients to this function can't interpret detailed error
		 *  codes so map error to -EIO
		 */
		if (ret != 0) {
			clsic_dbg(clsic, "0x%x ret %d", reg, ret);
			ret = -EIO;
		} else if ((clsic_get_bulk_bit(msg_rsp.rsp_rdreg_bulk.hdr.sbc)
			    == 0) && (msg_rsp.rsp_rdreg_bulk.hdr.err != 0)) {
			clsic_dbg(clsic, "rsp addr: 0x%x status %d\n", reg,
				  msg_rsp.rsp_rdreg_bulk.hdr.err);
			err = msg_rsp.rsp_rdreg_bulk.hdr.err;
			ret = -EIO;
		} else if (msg_rsp.blkrsp_rdreg_bulk.hdr.err != 0) {
			clsic_dbg(clsic, "blkrsp addr: 0x%x status %d\n", reg,
				  msg_rsp.blkrsp_rdreg_bulk.hdr.err);
			err = msg_rsp.blkrsp_rdreg_bulk.hdr.err;
			ret = -EIO;
		} else {
			/* The request succeeded */
			ret = 0;
		}

		trace_clsic_alg_read(msg_cmd.cmd_rdreg_bulk.addr,
		     msg_cmd.cmd_rdreg_bulk.byte_count, ret, err);

		if (ret != 0)
			return ret;
	}
	/*
	 * The regmap bus is declared as BIG endian but all the
	 * accesses this service makes are CPU native so the value may
	 * need to be converted.
	 */
	for (i = 0; i < (val_size / CLSIC_ALG_VAL_BYTES); ++i)
		((__be32 *) val_buf)[i] = cpu_to_be32(((u32 *) val_buf)[i]);

	return 0;
}

/**
 * clsic_alg_write() - Write data over SPI
 *
 * This function is called via the regmap_bus interface when a number of
 * sequential register reads are requested on the regmap, it has to iterate
 * through the request making individual register write requests.
 *
 * As with the sub functions it uses, the values passed to this function are in
 * the regmap bus order that we're exposing (big endian) so the function needs
 * to translate the address to write to the native cpu ordering before sending
 * on the request.
 *
 * If/when the register access service gets multiple register read/write
 * operations this could be made more efficient.
 *
 * Return: 0 success, -EIO on error.
 */
static int clsic_alg_write(void *context, const void *val_buf,
			   const size_t val_size)
{
	struct clsic_alg *alg = context;
	struct clsic *clsic;
	const __be32 *buf = val_buf;
	u32 addr = be32_to_cpu(buf[0]);
	int ret = 0;
	size_t i;
	size_t payload_sz;
	size_t frag_sz;
	union clsic_ras_msg msg_cmd;
	union clsic_ras_msg msg_rsp;
	u32 *values;

	if (alg == NULL)
		return -EINVAL;

	clsic = alg->clsic;

	payload_sz = val_size - CLSIC_ALG_REG_BYTES;
	if ((val_size & (CLSIC_ALG_REG_BYTES - 1)) != 0) {
		clsic_err(clsic,
			  "error: context %p val_buf %p, val_size %d",
			  context, val_buf, val_size);
		clsic_err(clsic, "0x%x 0x%x 0x%x ",
			  buf[CLSIC_FSM0], buf[CLSIC_FSM1], buf[CLSIC_FSM2]);
		return -EIO;
	}

	if (val_size == (CLSIC_ALG_VAL_BYTES + CLSIC_ALG_REG_BYTES))
		return clsic_alg_simple_writeregister(alg, addr,
						      be32_to_cpu(buf[1]));

	values = kzalloc(payload_sz, GFP_KERNEL);
	if (values == NULL)
		return -ENOMEM;

	for (i = 1; i < (val_size / CLSIC_ALG_VAL_BYTES); ++i)
		values[i - 1] = be32_to_cpu(buf[i]);

	for (i = 0; i < payload_sz; i += CLSIC_ALG_MAX_BULK_SZ) {
		/* Format and send a message to the remote access service */
		clsic_init_message((union t_clsic_generic_message *)&msg_cmd,
				   alg->service->service_instance,
				   CLSIC_RAS_MSG_CR_WRREG_BULK);
		frag_sz = min(payload_sz - i, (size_t) CLSIC_ALG_MAX_BULK_SZ);
		msg_cmd.blkcmd_wrreg_bulk.addr = addr + i;
		msg_cmd.blkcmd_wrreg_bulk.hdr.bulk_sz = frag_sz;

		/*
		 * Clear err to avoid confusion as it is always included in the
		 * trace
		 */
		msg_rsp.rsp_wrreg.hdr.err = 0;

		ret = clsic_send_msg_sync(
				    clsic,
				    (union t_clsic_generic_message *) &msg_cmd,
				    (union t_clsic_generic_message *) &msg_rsp,
				    ((const u8 *) values) + i, frag_sz,
				    CLSIC_NO_RXBUF, CLSIC_NO_RXBUF_LEN);

		trace_clsic_alg_write(msg_cmd.blkcmd_wrreg_bulk.addr,
				      msg_cmd.blkcmd_wrreg_bulk.hdr.bulk_sz,
				      ret, msg_rsp.rsp_wrreg_bulk.hdr.err);
		/*
		 *  Clients to this function can't interpret detailed error
		 *  codes so map error to -EIO
		 */
		if (ret != 0) {
			clsic_dbg(clsic, "0x%x ret %d", addr, ret);
			ret = -EIO;
		} else if (msg_rsp.rsp_wrreg_bulk.hdr.err != 0) {
			clsic_dbg(clsic, "addr: 0x%x status %d\n", addr,
				  msg_rsp.rsp_wrreg_bulk.hdr.err);
			ret = -EIO;
		} else {
			/* The request succeeded */
			ret = 0;
		}

		if (ret != 0)
			goto error;
	}

error:
	kfree(values);
	return ret;
}

/*
 * This function is called when a single register write is performed on the
 * regmap, it translates the context back into a clsic_alg structure so the
 * request can be sent through the messaging layer and fulfilled
 */
static int clsic_alg_reg_write(void *context, unsigned int reg, uint32_t val)
{
	struct clsic_alg *alg = context;

	return clsic_alg_simple_writeregister(alg, reg, val);
}

/*
 * This function is called when a single register read is performed on the
 * regmap, it translates the context back into a clsic_alg structure so the
 * request can be sent through the messaging layer and fulfilled
 */
static int clsic_alg_reg_read(void *context, unsigned int reg, uint32_t *val)
{
	struct clsic_alg *alg = context;

	return clsic_alg_simple_readregister(alg, reg, (__be32 *) val);
}

static int clsic_alg_gather_write(void *context, const void *reg,
				  size_t reg_len, const void *val,
				  size_t val_len)
{
	return -ENOTSUPP;
}

/*
 * The Algorithm service exposes a big endian regmap bus, but when we send
 * requests we are cpu native.
 */
static struct regmap_bus regmap_bus_alg = {
	.reg_write = &clsic_alg_reg_write,
	.reg_read = &clsic_alg_reg_read,
	.read = &clsic_alg_read,
	.write = &clsic_alg_write,
	.gather_write = &clsic_alg_gather_write,

	.val_format_endian_default = REGMAP_ENDIAN_BIG,
};

/*
 * Implement own regmap locking in order to silence lockdep
 * recursive lock warning.
 */
static void clsic_alg_regmap_lock(void *context)
{
	struct clsic_alg *alg = context;

	mutex_lock(&alg->regmapMutex);
}

static void clsic_alg_regmap_unlock(void *context)
{
	struct clsic_alg *alg = context;

	mutex_unlock(&alg->regmapMutex);
}

/**
 * clsic_alg_readable_register()
 *
 * Check if a register is defined as readable by the algorithm service
 *
 * @dev:	Pointer to device structure
 * @reg:	Register address to be checked
 *
 * Return: 0 non-readable, 1 readable.
 */
static bool clsic_alg_readable_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case 0x02000000 ... 0x0201dff0:	/* DSP1 XM packed */
	case 0x02400000 ... 0x02413ff8:	/* DSP1 XM unpacked32 */
	case 0x025e0000 ... 0x025e413c:	/* DSP1 system info registers */
	case 0x02800000 ... 0x02827ff4:	/* DSP1 XM unpacked24 */
	case 0x02b80000 ... 0x02b80050:	/* DSP1 control registers */
	case 0x02b805c0 ... 0x02b805d0:	/* DSP1 scratch registers */
	case 0x02bc1000 ... 0x02bcd020:	/* DSP1 control registers */
	case 0x02c00000 ... 0x02c17ff0:	/* DSP1 YM packed */
	case 0x03000000 ... 0x0300fff8:	/* DSP1 YM unpacked32 */
	case 0x03400000 ... 0x0341fff4:	/* DSP1 YM unpacked24 */
	case 0x04000000 ... 0x0401dff0:	/* DSP2 XM packed */
	case 0x04400000 ... 0x04413ff8:	/* DSP2 XM unpacked32 */
	case 0x045e0000 ... 0x045e413c:	/* DSP2 system info registers */
	case 0x04800000 ... 0x04827ff4:	/* DSP2 XM unpacked24 */
	case 0x04b80000 ... 0x04b80050:	/* DSP2 control registers */
	case 0x04b805c0 ... 0x04b805d0:	/* DSP2 scratch registers */
	case 0x04bc1000 ... 0x04bcd020:	/* DSP2 control registers */
	case 0x04c00000 ... 0x04c17ff0:	/* DSP2 YM packed */
	case 0x05000000 ... 0x0500fff8:	/* DSP2 YM unpacked32 */
	case 0x05400000 ... 0x0541fff4:	/* DSP2 YM unpacked24 */
	case 0x20000000 ... 0x2fffffff:	/* VPU */
	return true;
	default:
		return false;
	}
}

/*
 * regmap_config for the algorithm service
 */
static struct regmap_config regmap_config_alg = {
	.reg_bits = CLSIC_ALG_REG_BITS,
	.val_bits = CLSIC_ALG_VAL_BITS,
	.reg_stride = CLSIC_ALG_REG_BYTES,

	.lock = &clsic_alg_regmap_lock,
	.unlock = &clsic_alg_regmap_unlock,

	.readable_reg = &clsic_alg_readable_register,
	.cache_type = REGCACHE_NONE,
	.max_register = 0x2fffffff,

};

/*
 * The algorithm service custom message interface in debugfs allows messages
 * to be sent and responses to be received by test programs, it is not intended
 * to be an interface used in production devices.
 *
 * Transfers are currently limited to at most PAGE_SIZE, for both the fixed
 * size message and the payload.
 */
#ifdef CONFIG_DEBUG_FS
#define CLSIC_ALG_CUSTOM_MESSAGE_MAX	PAGE_SIZE
struct clsic_alg_cstm_msg {
	ssize_t len;
	uint8_t buf[CLSIC_ALG_CUSTOM_MESSAGE_MAX];
};

static int clsic_alg_custom_message_open(struct inode *inode, struct file *file)
{
	if (file->private_data == NULL) {
		file->private_data = kzalloc(sizeof(struct clsic_alg_cstm_msg),
						    GFP_KERNEL);
		if (file->private_data == NULL)
			return -ENOMEM;
	}

	return 0;
}

static int clsic_alg_custom_message_release(struct inode *inode,
					    struct file *file)
{
	kfree(file->private_data);
	file->private_data = NULL;

	return 0;
}

/* Let user space read back a message sent from the device to the host. */
static ssize_t clsic_alg_custom_message_read(struct file *file,
					 char __user *user_buf,
					 size_t count, loff_t *ppos)
{
	struct clsic_alg *alg = file_inode(file)->i_private;
	struct clsic *clsic = alg->clsic;
	struct clsic_alg_cstm_msg *custom_msg = file->private_data;
	ssize_t ret;

	if (custom_msg == NULL)
		return -ENOMEM;

	if (custom_msg->buf == NULL)
		return -ENOMEM;

	ret = simple_read_from_buffer(user_buf, count, ppos,
				      custom_msg->buf, custom_msg->len);

	if (ret < 0)
		clsic_err(clsic, "simple_read_from_buffer error %zd", ret);

	return ret;
}

/* Send a custom fixed size message from host user space to the device. */
static ssize_t clsic_alg_custom_message_write(struct file *file,
					  const char __user *user_buf,
					  size_t count, loff_t *ppos)
{
	struct clsic_alg *alg = file_inode(file)->i_private;
	struct clsic *clsic = alg->clsic;
	struct clsic_alg_cstm_msg *custom_msg = file->private_data;
	char *buf;
	ssize_t ret;
	union t_clsic_generic_message *msg_p;
	char *txbuf = NULL;
	ssize_t txcount = 0;
	char *rxbuf;
	ssize_t rxcount;

	if (custom_msg == NULL)
		return -ENOMEM;

	buf = custom_msg->buf;
	if (buf == NULL)
		return -ENOMEM;

	/* The whole message must be written by the client in one go */
	if (count > CLSIC_ALG_CUSTOM_MESSAGE_MAX) {
		clsic_err(clsic, "Message too big: %zd (MAX %ld)\n",
			  count, CLSIC_ALG_CUSTOM_MESSAGE_MAX);
		return -EINVAL;
	}

	/* There must be at least one fixed size message to send */
	if (count < CLSIC_FIXED_MSG_SZ) {
		clsic_err(clsic, "Message too small: %zd (MIN %d)\n",
			  count, CLSIC_FIXED_MSG_SZ);
		return -EINVAL;
	}

	/* Copy in message from debugfs */
	ret = simple_write_to_buffer(buf, CLSIC_ALG_CUSTOM_MESSAGE_MAX,
				     ppos, user_buf, count);
	if (ret < 0) {
		clsic_err(clsic, "simple_write_to_buffer error %zd\n", ret);
		return ret;
	}

	if (count != ret) {
		clsic_err(clsic, "mismatch count %zd ret %zd\n", count, ret);
		return ret;
	}

	/*
	 * Populate the bulk receive parameters in case the FSM sent causes a
	 * bulk response
	 */
	rxbuf = &buf[CLSIC_FIXED_MSG_SZ];
	rxcount = CLSIC_ALG_CUSTOM_MESSAGE_MAX - CLSIC_FIXED_MSG_SZ;

	if (count != CLSIC_FIXED_MSG_SZ) {
		clsic_dbg(clsic, "%zd bytes in - bulk message.\n", count);
		txbuf = &buf[CLSIC_FIXED_MSG_SZ];
		txcount = count - CLSIC_FIXED_MSG_SZ;
	} else {
		clsic_dbg(clsic, "%zd bytes in - fsm.\n", count);
	}

	msg_p = (union t_clsic_generic_message *) buf;

	if (clsic_get_srv_inst(msg_p->cmd.hdr.sbc) !=
	    alg->service->service_instance) {
		clsic_err(clsic, "Service instance %d not supported\n",
			  clsic_get_srv_inst(msg_p->cmd.hdr.sbc));
		return -EINVAL;
	}
#ifdef CONFIG_DEBUG_FS
	mutex_lock(&alg->regmapMutex);
#endif
	ret = clsic_send_msg_sync(clsic, msg_p, msg_p, txbuf, txcount,
							    rxbuf, rxcount);
#ifdef CONFIG_DEBUG_FS
	mutex_unlock(&alg->regmapMutex);
#endif
	/*
	 * Response gets stored in private_data automatically but we need to
	 * know the size of the response so that userspace can read it out. The
	 * size will vary depending on whether it is a fsm or bulk response.
	 */
	if (clsic_get_bulk_bit(msg_p->rsp.hdr.sbc) == 1) {
		clsic_dbg(clsic, "bulk ret %d err 0x%xp size 0x%x\n",
			  ret, msg_p->bulk_rsp.hdr.err,
			  msg_p->bulk_rsp.hdr.bulk_sz);
		custom_msg->len = CLSIC_FIXED_MSG_SZ +
				  msg_p->bulk_rsp.hdr.bulk_sz;
	} else {
		clsic_dbg(clsic, "fsm ret %d err 0x%x\n",
			  ret, msg_p->rsp.hdr.err);
		custom_msg->len = CLSIC_FIXED_MSG_SZ;
	}

	/*
	 * Propagate errors if there was a transfer error, otherwise the
	 * function should return the length of data read from user space.
	 *
	 * It is the responsibility of the caller to examine the FSM portion of
	 * the response to determine whether there was a failure at the
	 * protocol level.
	 */
	if (ret != 0)
		return ret;

	return count;
}

static const struct file_operations clsic_alg_custom_message_fops = {
	.read = &clsic_alg_custom_message_read,
	.write = &clsic_alg_custom_message_write,
	.release = &clsic_alg_custom_message_release,
	.open = &clsic_alg_custom_message_open,
	.llseek = &default_llseek,
};
#endif

/**
 * clsic_alg_init_dsps()
 *
 * Initialise DSP configurations
 *
 * @dev:	Pointer to device structure.
 * @alg:	The main instance of struct clsic_alg used in this driver.
 *
 * Return: 0 success
 */
static int clsic_alg_init_dsps(struct device *dev, struct clsic_alg *alg)
{
	struct wm_adsp *dsp;
	int ret;

	mutex_init(&alg->dspRateLock);

	/* DSP1 */
	dsp = &alg->dsp[0];
	dsp->part = "cs48lv40";
	dsp->type = WMFW_HALO;
	dsp->num = 1;
	dsp->dev = dev;
	dsp->mem = clsic_dsp1_regions;
	dsp->regmap = alg->regmap;
	dsp->suffix = "";
	dsp->running = true;
	dsp->num_mems = ARRAY_SIZE(clsic_dsp1_regions);
	dsp->fw = 10; /* WM_ADSP_FW_MISC */

	dsp->n_rx_channels = CLSIC_DSP1_N_RX_CHANNELS;
	dsp->n_tx_channels = CLSIC_DSP1_N_TX_CHANNELS;

	ret = wm_halo_init(dsp, &alg->dspRateLock);
	if (ret != 0)
		clsic_err(alg->clsic, "Failed to initialise DSP1\n");

	dsp->n_rx_channels = 0;
	dsp->n_tx_channels = 0;

	/* DSP2 */
	dsp = &alg->dsp[1];
	dsp->part = "cs48lv40";
	dsp->type = WMFW_HALO;
	dsp->num = 2;
	dsp->dev = dev;
	dsp->mem = clsic_dsp2_regions;
	dsp->regmap = alg->regmap;
	dsp->suffix = "";
	dsp->running = true;
	dsp->num_mems = ARRAY_SIZE(clsic_dsp2_regions);
	dsp->fw = 10; /* WM_ADSP_FW_MISC */

	dsp->n_rx_channels = CLSIC_DSP2_N_RX_CHANNELS;
	dsp->n_tx_channels = CLSIC_DSP2_N_TX_CHANNELS;

	ret = wm_halo_init(dsp, &alg->dspRateLock);
	if (ret != 0)
		clsic_err(alg->clsic, "Failed to initialise DSP2\n");

	/* Number of dsp2 channels set to 0 as under management of VPU core */
	dsp->n_rx_channels = 0;
	dsp->n_tx_channels = 0;

	/* VPU1 */
	dsp = &alg->dsp[2];
	dsp->part = "cs48lv40";
	dsp->type = WMFW_VPU;
	dsp->num = 1;
	dsp->dev = dev;
	dsp->mem = clsic_alg_vpu_regions;
	dsp->regmap = alg->regmap;
	dsp->suffix = "";
	dsp->running = true;
	dsp->num_mems = ARRAY_SIZE(clsic_alg_vpu_regions);
	wm_vpu_init(dsp);

	return ret;
}

/**
 * clsic_alg_codec_probe() - probe function for the codec part of the driver
 * @codec:	The main shared instance of struct snd_soc_codec used in CLSIC.
 *
 * Initialise ALSA controls on VPU and DSPs
 *
 * Return: 0 success
 */
static int clsic_alg_codec_probe(struct snd_soc_codec *codec)
{
	struct clsic_alg *alg = snd_soc_codec_get_drvdata(codec);
	struct clsic_service *handler = alg->service;

	alg->codec = codec;
	handler->data = (void *)alg;

	alg->dsp[0].codec = codec;
	wm_adsp_queue_boot_work(&alg->dsp[0]);

	alg->dsp[1].codec = codec;
	wm_adsp_queue_boot_work(&alg->dsp[1]);

	alg->dsp[2].codec = codec;
	wm_adsp_queue_boot_work(&alg->dsp[2]);

	return 0;
}

/**
 * clsic_alg_codec_remove() - remove function for the codec part of the driver
 * @codec:	The main shared instance of struct snd_soc_codec used in CLSIC.
 *
 * Return: 0 success
 */
static int clsic_alg_codec_remove(struct snd_soc_codec *codec)
{
	struct clsic_alg *alg = snd_soc_codec_get_drvdata(codec);

	dev_dbg(codec->dev, "%s() %p %p.\n", __func__, codec, alg);

	return 0;
}

static const struct snd_soc_codec_driver soc_codec_clsic_alg = {
	.probe = clsic_alg_codec_probe,
	.remove = clsic_alg_codec_remove,
};

/**
 * clsic_alg_probe() - probe function for the module
 * @pdev:	Platform device struct.
 *
 * Standard module probe function.
 *
 * Return: errno.
 */
static int clsic_alg_probe(struct platform_device *pdev)
{
	struct clsic *clsic = dev_get_drvdata(pdev->dev.parent);
	struct device *dev = &pdev->dev;
	struct clsic_service *clsic_service = dev_get_platdata(dev);
	struct clsic_alg *alg;
	int ret;

	/* Allocate memory for device specific data */
	alg = devm_kzalloc(dev, sizeof(struct clsic_alg), GFP_KERNEL);
	if (alg == NULL)
		return -ENOMEM;

	/* Populate device specific data struct */
	alg->clsic = clsic;
	alg->service = clsic_service;

#ifdef CONFIG_DEBUG_FS
	alg->rawMsgFile = debugfs_create_file("alg_raw_message", 0600,
					      clsic->debugfs_root, alg,
					      &clsic_alg_custom_message_fops);
#endif
	mutex_init(&alg->regmapMutex);
	regmap_config_alg.lock_arg = alg;

	/* Set device specific data */
	platform_set_drvdata(pdev, alg);

	alg->regmap = devm_regmap_init(dev, &regmap_bus_alg, alg,
				       &regmap_config_alg);
	if (IS_ERR(alg->regmap)) {
		ret = PTR_ERR(alg->regmap);
		dev_err(dev, "Failed to allocate register map: %d\n", ret);
		return ret;
	}

	ret = clsic_alg_init_dsps(dev, alg);
	if (ret < 0) {
		dev_err(&pdev->dev, "Failed to init dsps: %d.\n", ret);
		return ret;
	}

	/* Register codec with the ASoC core */
	ret = snd_soc_register_codec(dev, &soc_codec_clsic_alg, NULL, 0);
	if (ret < 0) {
		dev_err(dev, "Failed to register codec: %d.\n", ret);
		return ret;
	}

	return ret;
}

/**
 * clsic_alg_remove() - remove function for the module
 * @pdev:	Platform device struct.
 *
 * Standard module remove function, removes debugfs interface
 *
 * Return: errno.
 */
static int clsic_alg_remove(struct platform_device *pdev)
{
	struct clsic_alg *alg = platform_get_drvdata(pdev);

#ifdef CONFIG_DEBUG_FS
	debugfs_remove(alg->rawMsgFile);
#endif
	snd_soc_unregister_codec(&pdev->dev);

	return 0;
}

static const struct of_device_id clsic_alg_of_match[] = {
	{ .compatible = "cirrus,clsic-alg", },
	{},
};
MODULE_DEVICE_TABLE(of, clsic_alg_of_match);

static struct platform_driver clsic_alg_driver = {
	.driver = {
		.name = "clsic-alg",
		.of_match_table = clsic_alg_of_match,
	},
	.probe = clsic_alg_probe,
	.remove = clsic_alg_remove,
};

module_platform_driver(clsic_alg_driver);

MODULE_DESCRIPTION("ASoC Cirrus Logic CLSIC Algorithm Service");
MODULE_AUTHOR("Andrew Ford <andrew.ford@cirrus.com>");
MODULE_AUTHOR("Lucas Tanure <tanureal@opensource.cirrus.com>");
MODULE_LICENSE("GPL v2");
MODULE_ALIAS("platform:clsic-alg");
