<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Base roulante - Robotech 2021-2022: Variables globale</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Base roulante - Robotech 2021-2022<span id="projectnumber">&#160;1.2.0</span>
   </div>
   <div id="projectbrief">1 roue commandée par le bus CAN, on peut avancer un certains nombre de pas à vitesse constante, choisir la direction, s&#39;arrêter</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Généré par Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Recherche','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Recherche');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_r.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Liste de toutes les fonctions, variables, macros, enumérations, et définitions de type avec des liens vers les fichiers auxquels ils appartiennent :</div>

<h3><a id="index_r" name="index_r"></a>- r -</h3><ul>
<li>RCC&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">stm32f072xb.h</a></li>
<li>RCC_AHBENR_CRCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">stm32f072xb.h</a></li>
<li>RCC_AHBENR_CRCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">stm32f072xb.h</a></li>
<li>RCC_AHBENR_CRCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc">stm32f072xb.h</a></li>
<li>RCC_AHBENR_DMA1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">stm32f072xb.h</a></li>
<li>RCC_AHBENR_DMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">stm32f072xb.h</a></li>
<li>RCC_AHBENR_DMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112">stm32f072xb.h</a></li>
<li>RCC_AHBENR_DMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31ecbf36e360ec0c9fc5c496d11233ff">stm32f072xb.h</a></li>
<li>RCC_AHBENR_FLITFEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">stm32f072xb.h</a></li>
<li>RCC_AHBENR_FLITFEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">stm32f072xb.h</a></li>
<li>RCC_AHBENR_FLITFEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdf0f8b26093f33bef5b5d8e828f7a7">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f1120470ed7c8b9470d0806286d72e8">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOBEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOBEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOBEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3601e9b03059b9017f8da90df5dc08ed">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d032f5e4d2e8c46e3cedb1149e34aae">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIODEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIODEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIODEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5516161e868084b5f27a96d3388db63">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOEEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOEEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab19a312f151c921ce9bf420d99c96b9d">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOEEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0807659acbcf70abbac96efdf6eb970">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOFEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOFEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15">stm32f072xb.h</a></li>
<li>RCC_AHBENR_GPIOFEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab306027393eee6260bf3af1c67187e4c">stm32f072xb.h</a></li>
<li>RCC_AHBENR_SRAMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">stm32f072xb.h</a></li>
<li>RCC_AHBENR_SRAMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">stm32f072xb.h</a></li>
<li>RCC_AHBENR_SRAMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d4af8f5a39f3f0947f6b9419472f1d0">stm32f072xb.h</a></li>
<li>RCC_AHBENR_TSCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">stm32f072xb.h</a></li>
<li>RCC_AHBENR_TSCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e">stm32f072xb.h</a></li>
<li>RCC_AHBENR_TSCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb4fe6d60bd18d9b04f5b73787f4daf">stm32f072xb.h</a></li>
<li>RCC_AHBENR_TSEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOARST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOARST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOARST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10eba1aeea6d30a53c097eee949aebb5">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOBRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOBRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOBRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf596b5afbf3231dc636f023aa82ccaf3">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34c737fe7686ae5f5c6c4a6b4d629b5f">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIODRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIODRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIODRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea74aa707f355af7406caa192c7a4924">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOERST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOERST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f79d6e64b60bf83eea1996a68e837d8">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOERST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf9848ca2700410fe322b00cdcbde58d">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOFRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOFRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_GPIOFRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7749df3fb371491c604660733006e83">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_TSCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_TSCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_TSCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga999de196cb2d94f9bc08acac215b7ec7">stm32f072xb.h</a></li>
<li>RCC_AHBRSTR_TSRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc559f3b723f20f822a9997e5f5ff75f">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CANEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad447a7fe0f4949f283ea5617eb0535f7">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CANEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280aad99e606335a176070b82829426c">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CANEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e3d44bf9c2addbfd68cd0b4f799d38">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CECEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga962dd269da11e9986f48f6c5708993a8">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CECEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e9c2e6bb78f8254a0a3f0ef30cad96d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CECEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3796b5723e04bc621d8b2de50f9cc391">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CRSEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CRSEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_CRSEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43e78b6360c87e8ab842865322c6dcf0">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_DACEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_DACEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_DACEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_I2C2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_PWREN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_PWREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_PWREN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_SPI2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_SPI2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_SPI2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM14EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM14EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM14EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3341bca36df7d92a24e7e1355265421c">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM3EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM6EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM6EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM6EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM7EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM7EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_TIM7EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3d0403cb8a2a9daa5f789e3547d27d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART3EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bfba28e5987744972af99c83dfd0a68">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART4EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART4EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USART4EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga558b9ec0e9e0979a114d7438e689f9a4">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USBEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USBEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_USBEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_WWDGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_WWDGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">stm32f072xb.h</a></li>
<li>RCC_APB1ENR_WWDGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CANRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc9931aa7274a24666d5f7c45f77849e">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CANRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab422b2515167c820c8985f2355ef69a2">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CANRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32459d81b47a9e50e3dddaf24ebae5f7">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CECRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cfc209641d50b28c27155d99f3cf7b2">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CECRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d44d4ec399e7e969921e1b2d4e60eb6">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CECRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6ab6ae08a9c92798cef1867719d0af">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CRSRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CRSRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_CRSRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233ea334bd13c0980131c1ee2a1ac75a">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_DACRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_DACRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_DACRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_I2C2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_PWRRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_PWRRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_PWRRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_SPI2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_SPI2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_SPI2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM14RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM14RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM14RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafced8b214c9803f4961f1f4f1324f28f">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM3RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM6RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM6RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM6RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM7RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM7RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_TIM7RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga033243ec3d5cdaa7030b8b38d39e9989">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART3RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d88961277f1aaaaa0088ee671319522">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART4RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART4RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USART4RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67b6cdacc767f0ded4de2caeb3d90832">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USBRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USBRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_USBRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_WWDGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_WWDGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">stm32f072xb.h</a></li>
<li>RCC_APB1RSTR_WWDGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_ADC1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_ADCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_ADCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_ADCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647548204c379787e9b5ebe366c76b64">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_DBGMCUEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_DBGMCUEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6f302de043a12cf4936f1596947eb5">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_DBGMCUEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad64ca64dc6eaeffac977160d999b1170">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SPI1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SPI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SPI1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SYSCFGCOMPEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SYSCFGCOMPEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SYSCFGCOMPEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace01f35ba6995050a92cb0b6c3a8b8f7">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM15EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM15EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM15EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4962490e7033b1ba00638f94fb3d77">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM16EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM16EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM16EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga859b724e17030dc5efe19ff4be52ebed">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM17EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM17EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM17EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5668da2c6aba0001d9e4f237ef979d0">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_TIM1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b330cc86756aa87e3f7466e82eaf64b">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_USART1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_USART1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">stm32f072xb.h</a></li>
<li>RCC_APB2ENR_USART1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_ADC1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_ADCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_ADCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_ADCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_DBGMCURST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_DBGMCURST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07ad4a8436b89d98491e7840f17011b3">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_DBGMCURST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45858d309e05945b0670ba9e72a496fd">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SPI1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SPI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SPI1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM15RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM15RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM15RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga682a17d8659effb206fa279672926a4e">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM16RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM16RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM16RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00df1ed292f19877098c45a1f4bf189b">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM17RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM17RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM17RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6df206ccb83c8ab86b100d5525d732bc">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_TIM1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3439757d01e0c351ad8bc0193e3d90e">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_USART1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_USART1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">stm32f072xb.h</a></li>
<li>RCC_APB2RSTR_USART1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">stm32f072xb.h</a></li>
<li>RCC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">stm32f072xb.h</a></li>
<li>RCC_BDCR_BDRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">stm32f072xb.h</a></li>
<li>RCC_BDCR_BDRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">stm32f072xb.h</a></li>
<li>RCC_BDCR_BDRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEBYP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEDRV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSEON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSERDY_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gacb9413be7e02f6a7fd7e51e780211b86">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_BDCR_LSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">stm32f072xb.h</a></li>
<li>RCC_BDCR_LSERDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02">stm32f072xb.h</a></li>
<li>RCC_BDCR_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___register___offset.html#gaf234fe5d9628a3f0769721e76f83c566">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_BDCR_RTCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_LSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_NOCLOCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">stm32f072xb.h</a></li>
<li>RCC_BDCR_RTCSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_BITNUMBER&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga9ce15a96ac1d8112d06be3780a436668">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_DIV9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b">stm32f072xb.h</a></li>
<li>RCC_CFGR2_PREDIV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_HSI_DIV244&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d913344eeb2e43d2e2b5496094e117a">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30db0193d1d2ea80115ef50d3ed79e9d">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_LSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga320047f6fd032038e0e9476f406895c6">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_LSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8c97b0170608734edf8be139329d90">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3da3f2e8f4ea20d160ae89b0bb7c168d">stm32f072xb.h</a></li>
<li>RCC_CFGR3_CECSW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbce7a8f195aa65ef5ee4fa79b07f4c4">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b5f5dcf162d6482b702068ca9aa630">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_SYSCLK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415">stm32f072xb.h</a></li>
<li>RCC_CFGR3_I2C1SW_SYSCLK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef45d4a263dd48d994742392cf7a131">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_PCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART1SW_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga990dfdd4bb37aac15b451332946d036a">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb59ad73c087175032fffdf76a8c948">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39cd2eae24dae1b804dc1d6767d8a113">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae22816802a0c183ebb42f2b93d0cb500">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga632060be27546401b095c0e08ddc8ea3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6137f7c5d0664b7e330813ed63294045">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_PCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6c591013de0f3ea2951fcacaca2cb0">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b297b1e64448c9d1cea524964cde70">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USART2SW_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga503920c61d15d8950905089bea2957cf">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga492ba88fcbab4758d2d0adb0f0ed211a">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1434edecfee65a8c4ffca192ddc655c3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_PLLCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdcac6df16259d42d2d728fb2150fa3">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_PLLCLK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae73e7b15950757d2bcae4f1ce67d927f">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_PLLCLK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec25002a6edc122c9f6f43e721055631">stm32f072xb.h</a></li>
<li>RCC_CFGR3_USBSW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84f6b8e715b02df02b187498c3fad28a">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">stm32f072xb.h</a></li>
<li>RCC_CFGR_ADCPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a10a256392616c89ca71aeb2b5dd41c">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_BITNUMBER&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga61f19c859ce11e3cec19a2d7b42c958b">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CFGR_HPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV128&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV256&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV512&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV64&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">stm32f072xb.h</a></li>
<li>RCC_CFGR_HPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59d17bb46b86da604ad501946045b244">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_HSI14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_LSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_NOCLOCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e27915d55d2c06625bffe6e7b16512">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCO_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV128&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV32&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV64&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga074239a59eefef7f079bfe3c96ec98db">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_LSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_NOCLOCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_PLL_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa65442d202aed917e45ca56bf2e85809">stm32f072xb.h</a></li>
<li>RCC_CFGR_MCOSEL_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc">stm32f072xb.h</a></li>
<li>RCC_CFGR_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___register___offset.html#gafb1e90a88869585b970749de3c16ce4a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CFGR_PLLMUL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_BITNUMBER&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga079518093199981a158bb627d6f04ee7">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CFGR_PLLMUL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLMUL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLNODIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLNODIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLNODIV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga690e68b53e65cdaf2a03a69ed95dee68">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_HSE_PREDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_HSI48_PREDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7e06f4fb3061ec060ad9f23b02885e">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_HSI_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_HSI_PREDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a316c8ed6d420232db62254bd4d4d2">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLSRC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">stm32f072xb.h</a></li>
<li>RCC_CFGR_PLLXTPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b89ede176fe90674f056224251369a">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_BITNUMBER&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gaa3250627b16705b1b281fb8ee11f50b3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CFGR_PPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae00a2a8c962435e71f56205816c487a9">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV16_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadee4c5ce728b6cc023705fab5b22ec9b">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f99e7cee54ed440ca450a304a62df1">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d7f2fe68962f604838e362a3d218e44">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_DIV8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43d6e0a85c817ee7a7bd7fc90aeefe6b">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e">stm32f072xb.h</a></li>
<li>RCC_CFGR_PPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe1acf457bc2a337808600a972dc3bc4">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab06b799bbd940b14dd547c4d7cd3cd3c">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">stm32f072xb.h</a></li>
<li>RCC_CFGR_SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3150fb32648aa5f4bf5bbfcbea9aa397">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">stm32f072xb.h</a></li>
<li>RCC_CFGR_SWS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">stm32f072xb.h</a></li>
<li>RCC_CFGR_USBPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">stm32f072xb.h</a></li>
<li>RCC_CFGR_USBPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a158e2967e324592b41219c60b2792">stm32f072xb.h</a></li>
<li>RCC_CFGR_USBPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13eb4b661aba9e1ef61f1697268730af">stm32f072xb.h</a></li>
<li>RCC_CIR_BYTE1_ADDRESS&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CIR_BYTE2_ADDRESS&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga1387fb2dfadb830eb83ab2772c8d2294">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CIR_CSSC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7cf29f8c4b46a59751e6fdc44f8153">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">stm32f072xb.h</a></li>
<li>RCC_CIR_CSSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab82aae1efb70d76f85bcad7ec0632d4c">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34e713e2755ef1c9210e3b8c8f2c718e">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37a0fe34b1b1c44c6982a69fa082f6c0">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">stm32f072xb.h</a></li>
<li>RCC_CIR_HSERDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a258b8f9041e6a3e30a12f371e1e289">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1196a4d46df37efa04bd20db061c4ed3">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcabc1b89cd8bfb59b08d8d07af90b49">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI14RDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48a164465bc8bf2c50d4dcb72c96683">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6692a9bfd5dabbeb87782224cbe2544c">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabae54be1cb9f41b9bb7ca535b93dd6d7">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0334639d26a8a8e5fe4a41ff497c0f">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab78671dd07c3074a68eb2309a1259b80">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05780bbdab599235c5673c8651abc406">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc660691371161a8564be5ded33bf20d">stm32f072xb.h</a></li>
<li>RCC_CIR_HSI48RDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18f30606fa4c51857f9e718068ec1c57">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2ccc89ed1b4d16c5f2804c216c5adc3">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8f2d94fb254c9a2fe2c9aadcef7e147">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">stm32f072xb.h</a></li>
<li>RCC_CIR_HSIRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc61d466aac29f7fbd88b0245d6cf8c1">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f106e06b78f78c5a520faa1b180de2e">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2be1b77680f922f877e6d1b56287f3">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">stm32f072xb.h</a></li>
<li>RCC_CIR_LSERDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eabf777f7d12a95038d5408cd9a3225">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1baeac3a2504113deb0a65d46d7314e2">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e24ddcd9380a97107db8d483fdd9cb2">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">stm32f072xb.h</a></li>
<li>RCC_CIR_LSIRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga085c2d83db641a456df4a5f67582bff5">stm32f072xb.h</a></li>
<li>RCC_CIR_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___register___offset.html#gace77000e86938c6253dc08e8c17e891a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CIR_PLLRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2884b24e49761690cfc68a9929c7b10d">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be890d102ccff40b4e370d575940af5">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">stm32f072xb.h</a></li>
<li>RCC_CIR_PLLRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f619655facb49336e0baf439ef130b">stm32f072xb.h</a></li>
<li>RCC_CK48CLKSOURCE_PLLI2SQ&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7db3e05aa1e7a903e92ed57a5d9c1c06">stm32_hal_legacy.h</a></li>
<li>RCC_CK48CLKSOURCE_PLLQ&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa6fb44c10b1f09d8ab50800d1ab7f4dd">stm32_hal_legacy.h</a></li>
<li>RCC_CK48CLKSOURCE_PLLSAIP&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga61428387bb2476bd23229e8dc92570cd">stm32_hal_legacy.h</a></li>
<li>RCC_CLOCKTYPE_HCLK&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CLOCKTYPE_PCLK1&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CLOCKTYPE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR2_HSI14CAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14CAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14CAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9b6dd89da462ea39a92eea182bc0f7">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14DIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14DIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14DIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab2ecfce2cfccccc65af6831a20aff84">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14ON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65b4da8c31ee376abe7cddb68c00f6e4">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14RDY_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga2f974a9566ff13780355237bac79a497">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR2_HSI14RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14RDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c60e0f450a458844f2f96774b5148cc">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14TRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14TRIM_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga407a7f1f6db8025f2e21fbde11d65176">stm32_hal_legacy.h</a></li>
<li>RCC_CR2_HSI14TRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI14TRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb91eb53008a590b1854ae8d51f28f6">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48CAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48CAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a5cd9de85d0f913a8e8855d12b70b6">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48CAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4caea87979a1b643999d164488e50d00">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13b8977ab62969c51ea9c4b8b3b02fe0">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48ON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga109deb9849979262a683c65d0791341f">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48RDY_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gad0711e761bf0409f8815a43eb003fc26">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR2_HSI48RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98758a77a5e540c646318786757ba1a0">stm32f072xb.h</a></li>
<li>RCC_CR2_HSI48RDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf78bda11411cf4c5729c2d76e977aa5c">stm32f072xb.h</a></li>
<li>RCC_CR_BYTE2_ADDRESS&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga1da336203f39dd57462e7f331271f699">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR_CSSON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">stm32f072xb.h</a></li>
<li>RCC_CR_CSSON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">stm32f072xb.h</a></li>
<li>RCC_CR_CSSON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa">stm32f072xb.h</a></li>
<li>RCC_CR_HSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">stm32f072xb.h</a></li>
<li>RCC_CR_HSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">stm32f072xb.h</a></li>
<li>RCC_CR_HSEBYP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">stm32f072xb.h</a></li>
<li>RCC_CR_HSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">stm32f072xb.h</a></li>
<li>RCC_CR_HSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">stm32f072xb.h</a></li>
<li>RCC_CR_HSEON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">stm32f072xb.h</a></li>
<li>RCC_CR_HSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">stm32f072xb.h</a></li>
<li>RCC_CR_HSERDY_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga0f9d0f5659813f43bd16fe84df636f23">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR_HSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">stm32f072xb.h</a></li>
<li>RCC_CR_HSERDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">stm32f072xb.h</a></li>
<li>RCC_CR_HSICAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">stm32f072xb.h</a></li>
<li>RCC_CR_HSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">stm32f072xb.h</a></li>
<li>RCC_CR_HSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">stm32f072xb.h</a></li>
<li>RCC_CR_HSION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">stm32f072xb.h</a></li>
<li>RCC_CR_HSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">stm32f072xb.h</a></li>
<li>RCC_CR_HSIRDY_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga2771fa0d69ca2134ce795c3207a23b2a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR_HSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">stm32f072xb.h</a></li>
<li>RCC_CR_HSIRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga232d85b975206babbd3b8b46ea032fe3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR_HSITRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">stm32f072xb.h</a></li>
<li>RCC_CR_HSITRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">stm32f072xb.h</a></li>
<li>RCC_CR_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___register___offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR_PLLON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">stm32f072xb.h</a></li>
<li>RCC_CR_PLLON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">stm32f072xb.h</a></li>
<li>RCC_CR_PLLON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">stm32f072xb.h</a></li>
<li>RCC_CR_PLLRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">stm32f072xb.h</a></li>
<li>RCC_CR_PLLRDY_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga734aed65b34e7ebd96af4c7c6b76032b">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CR_PLLRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">stm32f072xb.h</a></li>
<li>RCC_CR_PLLRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">stm32f072xb.h</a></li>
<li>RCC_CRS_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">stm32f072xb.h</a></li>
<li>RCC_CRS_SYNCWARM&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga891dba525c7131dc45cd727be5964a98">stm32_hal_legacy.h</a></li>
<li>RCC_CRS_TRIMOV&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga52aafca9877f3acfca85b91fca0d0ac4">stm32_hal_legacy.h</a></li>
<li>RCC_CSR_IWDGRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">stm32f072xb.h</a></li>
<li>RCC_CSR_IWDGRSTF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gaf50a9750abd8fe70afc87a24dd13b548">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_IWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">stm32f072xb.h</a></li>
<li>RCC_CSR_IWDGRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">stm32f072xb.h</a></li>
<li>RCC_CSR_LPWRRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">stm32f072xb.h</a></li>
<li>RCC_CSR_LPWRRSTF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga94774bfc892c200d0030acb9997bd34a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_LPWRRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">stm32f072xb.h</a></li>
<li>RCC_CSR_LPWRRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">stm32f072xb.h</a></li>
<li>RCC_CSR_LSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">stm32f072xb.h</a></li>
<li>RCC_CSR_LSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">stm32f072xb.h</a></li>
<li>RCC_CSR_LSION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">stm32f072xb.h</a></li>
<li>RCC_CSR_LSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">stm32f072xb.h</a></li>
<li>RCC_CSR_LSIRDY_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gaf3d58d1abb579d117b3faaa4e9f7037c">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_LSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">stm32f072xb.h</a></li>
<li>RCC_CSR_LSIRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">stm32f072xb.h</a></li>
<li>RCC_CSR_OBL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5">stm32f072xb.h</a></li>
<li>RCC_CSR_OBLRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">stm32f072xb.h</a></li>
<li>RCC_CSR_OBLRSTF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gad445a0d3b690e8041fd4b4710a2b651d">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_OBLRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">stm32f072xb.h</a></li>
<li>RCC_CSR_OBLRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">stm32f072xb.h</a></li>
<li>RCC_CSR_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___register___offset.html#ga63141585a221eed1fd009eb80e406619">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_PINRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">stm32f072xb.h</a></li>
<li>RCC_CSR_PINRSTF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga20cdf38c1587417c2705a05f54d9ce77">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_PINRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">stm32f072xb.h</a></li>
<li>RCC_CSR_PINRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">stm32f072xb.h</a></li>
<li>RCC_CSR_PORRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">stm32f072xb.h</a></li>
<li>RCC_CSR_PORRSTF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gaf1a5900fc4ee3ca087dfa4f6bee4e10a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_PORRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">stm32f072xb.h</a></li>
<li>RCC_CSR_PORRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">stm32f072xb.h</a></li>
<li>RCC_CSR_RMVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">stm32f072xb.h</a></li>
<li>RCC_CSR_RMVF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gaef661fb642cc30e68e55facef6f68b9f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_RMVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">stm32f072xb.h</a></li>
<li>RCC_CSR_RMVF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">stm32f072xb.h</a></li>
<li>RCC_CSR_SFTRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">stm32f072xb.h</a></li>
<li>RCC_CSR_SFTRSTF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga9788d00048bb08f133c7e4aa4ce76705">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_SFTRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">stm32f072xb.h</a></li>
<li>RCC_CSR_SFTRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">stm32f072xb.h</a></li>
<li>RCC_CSR_V18PWRRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">stm32f072xb.h</a></li>
<li>RCC_CSR_V18PWRRSTF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gaac6c2a7c77337a1e68f2c3bc807c89e6">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_V18PWRRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3">stm32f072xb.h</a></li>
<li>RCC_CSR_V18PWRRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e9d0955694d0dbe112650d2c38d4873">stm32f072xb.h</a></li>
<li>RCC_CSR_WWDGRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">stm32f072xb.h</a></li>
<li>RCC_CSR_WWDGRSTF_BitNumber&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#gad9da4897bbc5cce84a887b8ae6273740">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_CSR_WWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">stm32f072xb.h</a></li>
<li>RCC_CSR_WWDGRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">stm32f072xb.h</a></li>
<li>RCC_DBP_TIMEOUT_VALUE&#160;:&#160;<a class="el" href="group___r_c_c___timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga185a74951bfdcbac7413461f38001f2c">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa9c8dabc3531ee6ed8bd93f92cb1a2b7">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM1CLKSOURCE_APB2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7df532f529d9a68b1a9826b96875fc35">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM1CLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga955619c85104217f8403b5efdff9e3e6">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga02a632d74c737409741d86f8997ff142">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7b47dbfd0a1e0c7d4ebf206784d61740">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM2CLKSOURCE_APB2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8d2ed8eb855d6ee1b6b36331192e2fd0">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDMCLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga947a134f814757c5757eef64b84cc949">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDMCLKSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad529099e8057474b7e1f86deb9519348">stm32_hal_legacy.h</a></li>
<li>RCC_FLAG_HSERDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_HSI14RDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga8757cbfae2c0b6871d9e3ddedff95420">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_HSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_IWDGRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_LPWRRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_LSERDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_LSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_MASK&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_OBLRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_PINRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_PLLRDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_PORRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_SFTRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_WWDGRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_FMPI2C1CLKSOURCE_APB&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga70931272f9ab715e045f7c453088839f">stm32_hal_legacy.h</a></li>
<li>RCC_HCLK_DIV1&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HCLK_DIV16&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HCLK_DIV2&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HCLK_DIV4&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HCLK_DIV8&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSE_BYPASS&#160;:&#160;<a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSE_OFF&#160;:&#160;<a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSE_ON&#160;:&#160;<a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSI14_ADC_CONTROL&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i14___config.html#gaa6ea417e40326fe5b3e1ae207f875a92">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSI14_OFF&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i14___config.html#gac3435bf798649ee4a037d56a2fda2526">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSI14_ON&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i14___config.html#ga7b65adb4985783edb7ce30a3fa049992">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSI14CALIBRATION_DEFAULT&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i14___config.html#gabd2ce21687b0527ab5d3fc18aac1d48a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSI14TRIM_BIT_NUMBER&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga7ea919938864083978f5e25891622ef1">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSI48_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab">stm32f072xb.h</a></li>
<li>RCC_HSI_OFF&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSI_ON&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_HSICALIBRATION_DEFAULT&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_I2C1CLKSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_I2C1CLKSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_IRQHandler&#160;:&#160;<a class="el" href="group__stm32f072xb.html#ga5a6d083fa78461da86a717b28973e009">stm32f072xb.h</a></li>
<li>RCC_IRQn&#160;:&#160;<a class="el" href="group__stm32f072xb.html#gaae92cbf893c67700dbc28d2ca87eac9d">stm32f072xb.h</a></li>
<li>RCC_IT_CSS&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_IT_CSSHSE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0f173b0e032747b82a9322739f6e3635">stm32_hal_legacy.h</a></li>
<li>RCC_IT_CSSLSE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2693825b3d6ae5e2202c59e9ff0f84e9">stm32_hal_legacy.h</a></li>
<li>RCC_IT_HSERDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_IT_HSI14&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1d2b2eb3fca0475683b879377c952fbf">stm32_hal_legacy.h</a></li>
<li>RCC_IT_HSI14RDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#ga3b85dd0ddf5c816fad2bb2c149129c01">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_IT_HSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_IT_LSERDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_IT_LSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_IT_PLLRDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_LPTIM1CLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7c3c0ccdb79bafc7b079c70896bd1cb9">stm32_hal_legacy.h</a></li>
<li>RCC_LPTIM2CLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf782a8b81a037ca2c00107a3f311a9de">stm32_hal_legacy.h</a></li>
<li>RCC_LSE_BYPASS&#160;:&#160;<a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_LSE_OFF&#160;:&#160;<a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_LSE_ON&#160;:&#160;<a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_LSE_TIMEOUT_VALUE&#160;:&#160;<a class="el" href="group___r_c_c___timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_LSEDRIVE_HIGH&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga90b0854f3813d7ab2781519bfa58fd95">stm32f0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSEDRIVE_LOW&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#gab5fa5b50304710db2d7f6d583a225da3">stm32f0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSEDRIVE_MEDIUMHIGH&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga295eed1e1368d526fa0f6356ceecbc48">stm32f0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSEDRIVE_MEDIUMLOW&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga1151beb7f9869e91fe7617936ad0efff">stm32f0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSI_OFF&#160;:&#160;<a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_LSI_ON&#160;:&#160;<a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_HSE&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___clock___source.html#gad99c388c455852143220397db3730635">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_HSI14&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___clock___source.html#gadbff3bcd8c7b213280f8078a6564d9fa">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_LSE&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_LSI&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_NOCLOCK&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_PLLCLK_DIV2&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___clock___source.html#ga5bf5e242943168d45ace0c547077e321">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___clock___source.html#gae8ca2959a1252ecd319843da02c79526">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_MCO_DIV1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga411caf05a68e3bd8f14150c14d1f8404">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV128&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga13db6fb3b4264a8fff9f671faf393f1b">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV16&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4e8e30ec40f362037055d5977a9e2ea0">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga49e93c717ea6b0916051b085aa595ecb">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV32&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga26c54546e41690456e3a57cd46a3b16a">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV4&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadde6fd8dbc7f1e750aea3903bedffa7d">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV64&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3e2f0bbc95937a013cdb3cc6bec61fe8">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV8&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga00b1ed5dae888fa26fcaf66429c617da">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_NODIV&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga897ae3aa8cfe31f7b00de98637db45d5">stm32_hal_legacy.h</a></li>
<li>RCC_MCODIV_1&#160;:&#160;<a class="el" href="group___r_c_c_ex___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">stm32f0xx_hal_rcc_ex.h</a></li>
<li>RCC_MCOSOURCE_HSE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4e6a5a2c5b38b11470c34f9adc4adb5a">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_HSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf76c21fc91d02a5006b1ad20bb09fb59">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_HSI14&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf44dc4cc77e850c96fc1fee93a74a838">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_HSI48&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga31f756beeaf0bcc8082ec46ff42cfb2c">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_LSE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga830cfeba85393f5a5a2743ad0f373834">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_LSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga71ac33c61f4246489cc1c34bebe9b45d">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_NONE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga55362c6bb39a405d997b64cf8db9709e">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_PLLCLK_DIV1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga962bbca249325c15747b0b49c47a378c">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_PLLCLK_DIV2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0c689edb9d017b7498258d5e9a9cf5f6">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_PLLCLK_NODIV&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8f2e0c2303a5c5c53a64a60f6900b09e">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga250215c0f82d63c001f1a19f6baeaee4">stm32_hal_legacy.h</a></li>
<li>RCC_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_HSE&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_HSI14&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga7d221efb3191ac268263237e5c893063">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_LSE&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_LSI&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_NONE&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PERIPHCLK_CK48&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3ee6866f9d2349cd1a099407d2a7664b">stm32_hal_legacy.h</a></li>
<li>RCC_PERIPHCLK_DFSDM&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4a97e8e6929bf5ce0a85b8a92fd5c7e6">stm32_hal_legacy.h</a></li>
<li>RCC_PLL_MUL10&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga07cdf351bcf4ffc95cd45a28008e43e5">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL11&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga33153db08feae4d86a5c170e8a1781bd">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL12&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL13&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga9b8d76a17aeb979992e61ec3a1e32a14">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL14&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga6a96dc75a1fb43fb7f032a4cf34db287">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL15&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaa75ceb816d75a0d384b67d1bf489bb44">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL16&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL2&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga1ebc7b8473983247312ff095c242285f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL3&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga4ee529382af73885706795fd81538781">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL4&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga2aedc8bc6552d98fb748b58a2379820b">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL5&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga3b2b6019d1b1de880b009ff2a6769f03">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL6&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae2f8dd748556470dcac6901ac7a3e650">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL7&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae215b8ba691fe0ea413c45d56e77eca0">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL8&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL9&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga653f185ecd0b9b440180433fb1a6ff3d">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_NONE&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_OFF&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLL_ON&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLLDIV_2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3b43997b2f4c57fb68632db0ff63ef77">stm32_hal_legacy.h</a></li>
<li>RCC_PLLDIV_3&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga64492e160608f79d4c3c751f82d09dfc">stm32_hal_legacy.h</a></li>
<li>RCC_PLLDIV_4&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa25c3a8a7576db9c75ea868632d86120">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_12&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaeb9e97f00772bed44ea9dae4788b16d0">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_16&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga303c5bb3511ab4dc8afc78eb8a94db6e">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_24&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7d51be10ed74280f60e1b1a288d6c039">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_3&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7ff52ba9f89830affd1e02929b4db74e">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_32&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5e0e486ea8123942d2a3efeb188cf4c0">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_4&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga48cf05c73391e2319b0be6b2a3c9d9c9">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_48&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga01940fad545c1b60aef08279a569edfa">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_6&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacbc14a066a66d57867c5f1f5a3669201">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_8&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa2dc44220ad0fa4e951fa2bd64b3b154">stm32_hal_legacy.h</a></li>
<li>RCC_PLLSOURCE_HSE&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PLLSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">stm32f0xx_hal_rcc_ex.h</a></li>
<li>RCC_PLLSRC_PREDIV1_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3fabd25becec9520a442c02751692c6">stm32f072xb.h</a></li>
<li>RCC_PREDIV_DIV1&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#gabd3eed6433f086d9290081d821549c5a">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV10&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga017bee4becac956ceafe7390cbcd5c5f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV11&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga2d2fce66986e97f50fc39d1f0d6bd3d3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV12&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#gaa9e78335fec5e3bd0dae86b9f910c747">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV13&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga20d799fa180ed5bed7438c86bb1947be">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV14&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga85bd9c256f8e13657438d91890362e5b">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV15&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#gab7ef485052778fc649ca7099b59f2b64">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV16&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga5ace6f1b93f6b88adc80690165df13e1">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV2&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga10e8588d1e7abfe53abb7efa9a0bb2a5">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV3&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga3b173c7b229c3f93912c19ff82f76b76">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV4&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga67ff653fdb6a94461164ed5764c28dfe">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV5&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#gad4dba9a159d1871ddf6de009fbb95ea4">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV6&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga24cfc934dd1b49c67ae0874b9e65f409">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV7&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga228bc4148ee94efaf9840c29804e996b">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV8&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga74a27e81a533e477511c9c67a5c90ab9">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_PREDIV_DIV9&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga264138c613991ee25f9259c214021f8c">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_HSE_DIV32&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_LSE&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_LSI&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_NO_CLK&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_NONE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7ac4762e5f4ebe4a04aea58edc9c46a9">stm32_hal_legacy.h</a></li>
<li>RCC_SDIOCLKSOURCE_CK48&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9ef0bc577f0de24e85e10db1751ff5c7">stm32_hal_legacy.h</a></li>
<li>RCC_StopWakeUpClock_HSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5dacddfb5b03063cbee8f75e992cea2d">stm32_hal_legacy.h</a></li>
<li>RCC_StopWakeUpClock_MSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8345b485e0da9e4ec2a8200542a7be51">stm32_hal_legacy.h</a></li>
<li>RCC_SWPMI1CLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0e9ef1db423c75e06fc65b7d0fce9b43">stm32_hal_legacy.h</a></li>
<li>RCC_SYSCLK_DIV1&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV128&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV16&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV2&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV256&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV4&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV512&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV64&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV8&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_HSE&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_PLLCLK&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_STATUS_HSE&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_STATUS_HSI&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_STATUS_PLLCLK&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_USART1CLKSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_USART1CLKSOURCE_LSE&#160;:&#160;<a class="el" href="group___r_c_c___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_USART1CLKSOURCE_PCLK1&#160;:&#160;<a class="el" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga577d17f0ddb77fa4416338cd4d1891b5">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_USART1CLKSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">stm32f0xx_hal_rcc.h</a></li>
<li>RCC_USBCLK_MSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab654f9e79c98d6d8edd733ad9606e98f">stm32_hal_legacy.h</a></li>
<li>RCC_USBCLK_PLL&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga422c36ab3f01cba07d36c501bf230363">stm32_hal_legacy.h</a></li>
<li>RCC_USBCLK_PLLSAI1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad3aae66d6569b04d04517ea523ce6e9e">stm32_hal_legacy.h</a></li>
<li>RCC_USBCLKSOURCE_PLLCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5e2534f64b47ffdfe41dd2ced073389f">stm32_hal_legacy.h</a></li>
<li>RCC_USBPLLCLK_DIV1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7bc98d6b5187339ea08d38e635b52788">stm32_hal_legacy.h</a></li>
<li>RCC_USBPLLCLK_DIV1_5&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5ce8367d15851ff6055cffc9c31ce174">stm32_hal_legacy.h</a></li>
<li>RCC_USBPLLCLK_DIV2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabe13349c49b3ef0401d97c2b748ffe7b">stm32_hal_legacy.h</a></li>
<li>RCC_USBPLLCLK_DIV3&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga895e6eac56d6689996989b9417c9ad62">stm32_hal_legacy.h</a></li>
<li>READ_BIT&#160;:&#160;<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">stm32f0xx.h</a></li>
<li>READ_REG&#160;:&#160;<a class="el" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">stm32f0xx.h</a></li>
<li>REGULAR_CHANNELS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga9480bc25f45fc189111dba13103c404e">stm32_hal_legacy.h</a></li>
<li>REGULAR_GROUP&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga37bac62f24a8600f62d0d35683a0a4de">stm32_hal_legacy.h</a></li>
<li>REGULAR_INJECTED_GROUP&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga1e691aaec563e444d3965d5d98d1c47b">stm32_hal_legacy.h</a></li>
<li>repetitions&#160;:&#160;<a class="el" href="main_8c.html#acd4bcbcaa02318a42709b39e27a4775a">main.c</a>, <a class="el" href="motor_8c.html#acd4bcbcaa02318a42709b39e27a4775a">motor.c</a>, <a class="el" href="stm32f0xx__it_8c.html#acd4bcbcaa02318a42709b39e27a4775a">stm32f0xx_it.c</a></li>
<li>RESET&#160;:&#160;<a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">stm32f0xx.h</a></li>
<li>RMVF_BITNUMBER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad4cc72917b15affc54b4d28e6529634c">stm32_hal_legacy.h</a></li>
<li>RMVF_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3a0580593374569f2663f1432812f8fe">stm32_hal_legacy.h</a></li>
<li>RTC&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">stm32f072xb.h</a></li>
<li>RTC_ALARMSUBSECONDMASK_None&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga242adf20d2422fd1ae7715b8acd82623">stm32_hal_legacy.h</a></li>
<li>RTC_ALRMAR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_MSK4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_WDSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_WDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">stm32f072xb.h</a></li>
<li>RTC_ALRMAR_WDSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_MASKSS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">stm32f072xb.h</a></li>
<li>RTC_ALRMASSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">stm32f072xb.h</a></li>
<li>RTC_BACKUP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">stm32f072xb.h</a></li>
<li>RTC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">stm32f072xb.h</a></li>
<li>RTC_BKP0R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">stm32f072xb.h</a></li>
<li>RTC_BKP0R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">stm32f072xb.h</a></li>
<li>RTC_BKP0R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">stm32f072xb.h</a></li>
<li>RTC_BKP1R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">stm32f072xb.h</a></li>
<li>RTC_BKP1R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">stm32f072xb.h</a></li>
<li>RTC_BKP1R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">stm32f072xb.h</a></li>
<li>RTC_BKP2R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">stm32f072xb.h</a></li>
<li>RTC_BKP2R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">stm32f072xb.h</a></li>
<li>RTC_BKP2R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">stm32f072xb.h</a></li>
<li>RTC_BKP3R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">stm32f072xb.h</a></li>
<li>RTC_BKP3R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">stm32f072xb.h</a></li>
<li>RTC_BKP3R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">stm32f072xb.h</a></li>
<li>RTC_BKP4R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">stm32f072xb.h</a></li>
<li>RTC_BKP4R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">stm32f072xb.h</a></li>
<li>RTC_BKP4R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">stm32f072xb.h</a></li>
<li>RTC_BKP_NUMBER&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">stm32f072xb.h</a></li>
<li>RTC_CALR_CALM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">stm32f072xb.h</a></li>
<li>RTC_CALR_CALP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">stm32f072xb.h</a></li>
<li>RTC_CALR_CALP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">stm32f072xb.h</a></li>
<li>RTC_CALR_CALP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">stm32f072xb.h</a></li>
<li>RTC_CALR_CALW16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">stm32f072xb.h</a></li>
<li>RTC_CALR_CALW16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">stm32f072xb.h</a></li>
<li>RTC_CALR_CALW16_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">stm32f072xb.h</a></li>
<li>RTC_CALR_CALW8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">stm32f072xb.h</a></li>
<li>RTC_CALR_CALW8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">stm32f072xb.h</a></li>
<li>RTC_CALR_CALW8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">stm32f072xb.h</a></li>
<li>RTC_CR_ADD1H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">stm32f072xb.h</a></li>
<li>RTC_CR_ADD1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">stm32f072xb.h</a></li>
<li>RTC_CR_ADD1H_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">stm32f072xb.h</a></li>
<li>RTC_CR_ALRAE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">stm32f072xb.h</a></li>
<li>RTC_CR_ALRAE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">stm32f072xb.h</a></li>
<li>RTC_CR_ALRAE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">stm32f072xb.h</a></li>
<li>RTC_CR_ALRAIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">stm32f072xb.h</a></li>
<li>RTC_CR_ALRAIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">stm32f072xb.h</a></li>
<li>RTC_CR_ALRAIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">stm32f072xb.h</a></li>
<li>RTC_CR_BCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef">stm32f072xb.h</a></li>
<li>RTC_CR_BCK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d97bd24d58dc469d3992a68a457a02">stm32f072xb.h</a></li>
<li>RTC_CR_BCK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad71360f8cd9c4a952320d62838fec1f3">stm32f072xb.h</a></li>
<li>RTC_CR_BKP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">stm32f072xb.h</a></li>
<li>RTC_CR_BKP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">stm32f072xb.h</a></li>
<li>RTC_CR_BKP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">stm32f072xb.h</a></li>
<li>RTC_CR_BYPSHAD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">stm32f072xb.h</a></li>
<li>RTC_CR_BYPSHAD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">stm32f072xb.h</a></li>
<li>RTC_CR_BYPSHAD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">stm32f072xb.h</a></li>
<li>RTC_CR_COE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">stm32f072xb.h</a></li>
<li>RTC_CR_COE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">stm32f072xb.h</a></li>
<li>RTC_CR_COE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">stm32f072xb.h</a></li>
<li>RTC_CR_COSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">stm32f072xb.h</a></li>
<li>RTC_CR_COSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">stm32f072xb.h</a></li>
<li>RTC_CR_COSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">stm32f072xb.h</a></li>
<li>RTC_CR_FMT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">stm32f072xb.h</a></li>
<li>RTC_CR_FMT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">stm32f072xb.h</a></li>
<li>RTC_CR_FMT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">stm32f072xb.h</a></li>
<li>RTC_CR_OSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">stm32f072xb.h</a></li>
<li>RTC_CR_OSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">stm32f072xb.h</a></li>
<li>RTC_CR_OSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">stm32f072xb.h</a></li>
<li>RTC_CR_OSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">stm32f072xb.h</a></li>
<li>RTC_CR_OSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">stm32f072xb.h</a></li>
<li>RTC_CR_POL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">stm32f072xb.h</a></li>
<li>RTC_CR_POL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">stm32f072xb.h</a></li>
<li>RTC_CR_POL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">stm32f072xb.h</a></li>
<li>RTC_CR_REFCKON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">stm32f072xb.h</a></li>
<li>RTC_CR_REFCKON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">stm32f072xb.h</a></li>
<li>RTC_CR_REFCKON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">stm32f072xb.h</a></li>
<li>RTC_CR_SUB1H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">stm32f072xb.h</a></li>
<li>RTC_CR_SUB1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">stm32f072xb.h</a></li>
<li>RTC_CR_SUB1H_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">stm32f072xb.h</a></li>
<li>RTC_CR_TSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">stm32f072xb.h</a></li>
<li>RTC_CR_TSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">stm32f072xb.h</a></li>
<li>RTC_CR_TSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">stm32f072xb.h</a></li>
<li>RTC_CR_TSEDGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">stm32f072xb.h</a></li>
<li>RTC_CR_TSEDGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">stm32f072xb.h</a></li>
<li>RTC_CR_TSEDGE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">stm32f072xb.h</a></li>
<li>RTC_CR_TSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">stm32f072xb.h</a></li>
<li>RTC_CR_TSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">stm32f072xb.h</a></li>
<li>RTC_CR_TSIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">stm32f072xb.h</a></li>
<li>RTC_CR_WUCKSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">stm32f072xb.h</a></li>
<li>RTC_CR_WUTE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">stm32f072xb.h</a></li>
<li>RTC_CR_WUTE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">stm32f072xb.h</a></li>
<li>RTC_CR_WUTE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">stm32f072xb.h</a></li>
<li>RTC_CR_WUTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">stm32f072xb.h</a></li>
<li>RTC_CR_WUTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">stm32f072xb.h</a></li>
<li>RTC_CR_WUTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">stm32f072xb.h</a></li>
<li>RTC_DR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">stm32f072xb.h</a></li>
<li>RTC_DR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">stm32f072xb.h</a></li>
<li>RTC_DR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">stm32f072xb.h</a></li>
<li>RTC_DR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">stm32f072xb.h</a></li>
<li>RTC_DR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">stm32f072xb.h</a></li>
<li>RTC_DR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">stm32f072xb.h</a></li>
<li>RTC_DR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">stm32f072xb.h</a></li>
<li>RTC_DR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">stm32f072xb.h</a></li>
<li>RTC_DR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">stm32f072xb.h</a></li>
<li>RTC_DR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">stm32f072xb.h</a></li>
<li>RTC_DR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">stm32f072xb.h</a></li>
<li>RTC_DR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">stm32f072xb.h</a></li>
<li>RTC_DR_MT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">stm32f072xb.h</a></li>
<li>RTC_DR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">stm32f072xb.h</a></li>
<li>RTC_DR_MT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">stm32f072xb.h</a></li>
<li>RTC_DR_MU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">stm32f072xb.h</a></li>
<li>RTC_DR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">stm32f072xb.h</a></li>
<li>RTC_DR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">stm32f072xb.h</a></li>
<li>RTC_DR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">stm32f072xb.h</a></li>
<li>RTC_DR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">stm32f072xb.h</a></li>
<li>RTC_DR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">stm32f072xb.h</a></li>
<li>RTC_DR_MU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">stm32f072xb.h</a></li>
<li>RTC_DR_WDU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">stm32f072xb.h</a></li>
<li>RTC_DR_WDU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">stm32f072xb.h</a></li>
<li>RTC_DR_YT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">stm32f072xb.h</a></li>
<li>RTC_DR_YT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">stm32f072xb.h</a></li>
<li>RTC_DR_YT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">stm32f072xb.h</a></li>
<li>RTC_DR_YT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">stm32f072xb.h</a></li>
<li>RTC_DR_YT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">stm32f072xb.h</a></li>
<li>RTC_DR_YT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">stm32f072xb.h</a></li>
<li>RTC_DR_YT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">stm32f072xb.h</a></li>
<li>RTC_DR_YU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">stm32f072xb.h</a></li>
<li>RTC_DR_YU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">stm32f072xb.h</a></li>
<li>RTC_DR_YU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">stm32f072xb.h</a></li>
<li>RTC_DR_YU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">stm32f072xb.h</a></li>
<li>RTC_DR_YU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">stm32f072xb.h</a></li>
<li>RTC_DR_YU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">stm32f072xb.h</a></li>
<li>RTC_DR_YU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">stm32f072xb.h</a></li>
<li>RTC_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">stm32f072xb.h</a></li>
<li>RTC_ISR_ALRAF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">stm32f072xb.h</a></li>
<li>RTC_ISR_ALRAF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">stm32f072xb.h</a></li>
<li>RTC_ISR_ALRAF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">stm32f072xb.h</a></li>
<li>RTC_ISR_ALRAWF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">stm32f072xb.h</a></li>
<li>RTC_ISR_ALRAWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">stm32f072xb.h</a></li>
<li>RTC_ISR_ALRAWF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">stm32f072xb.h</a></li>
<li>RTC_ISR_INIT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">stm32f072xb.h</a></li>
<li>RTC_ISR_INIT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">stm32f072xb.h</a></li>
<li>RTC_ISR_INIT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">stm32f072xb.h</a></li>
<li>RTC_ISR_INITF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">stm32f072xb.h</a></li>
<li>RTC_ISR_INITF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">stm32f072xb.h</a></li>
<li>RTC_ISR_INITF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">stm32f072xb.h</a></li>
<li>RTC_ISR_INITS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">stm32f072xb.h</a></li>
<li>RTC_ISR_INITS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">stm32f072xb.h</a></li>
<li>RTC_ISR_INITS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">stm32f072xb.h</a></li>
<li>RTC_ISR_RECALPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">stm32f072xb.h</a></li>
<li>RTC_ISR_RECALPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">stm32f072xb.h</a></li>
<li>RTC_ISR_RECALPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">stm32f072xb.h</a></li>
<li>RTC_ISR_RSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">stm32f072xb.h</a></li>
<li>RTC_ISR_RSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">stm32f072xb.h</a></li>
<li>RTC_ISR_RSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">stm32f072xb.h</a></li>
<li>RTC_ISR_SHPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">stm32f072xb.h</a></li>
<li>RTC_ISR_SHPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">stm32f072xb.h</a></li>
<li>RTC_ISR_SHPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP1F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP1F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP1F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP2F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP2F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP2F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP3F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP3F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">stm32f072xb.h</a></li>
<li>RTC_ISR_TAMP3F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39">stm32f072xb.h</a></li>
<li>RTC_ISR_TSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">stm32f072xb.h</a></li>
<li>RTC_ISR_TSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">stm32f072xb.h</a></li>
<li>RTC_ISR_TSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">stm32f072xb.h</a></li>
<li>RTC_ISR_TSOVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">stm32f072xb.h</a></li>
<li>RTC_ISR_TSOVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">stm32f072xb.h</a></li>
<li>RTC_ISR_TSOVF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">stm32f072xb.h</a></li>
<li>RTC_ISR_WUTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">stm32f072xb.h</a></li>
<li>RTC_ISR_WUTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">stm32f072xb.h</a></li>
<li>RTC_ISR_WUTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">stm32f072xb.h</a></li>
<li>RTC_ISR_WUTWF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">stm32f072xb.h</a></li>
<li>RTC_ISR_WUTWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">stm32f072xb.h</a></li>
<li>RTC_ISR_WUTWF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">stm32f072xb.h</a></li>
<li>RTC_MASKTAMPERFLAG_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga968bde232135b78ff974d5523890860d">stm32_hal_legacy.h</a></li>
<li>RTC_MASKTAMPERFLAG_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gab9424e57ef6067b1d7f5030ee45192d5">stm32_hal_legacy.h</a></li>
<li>RTC_OUTPUT_REMAP_PB14&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gac67309963a2eaf95230e716c8e3f0377">stm32_hal_legacy.h</a></li>
<li>RTC_OUTPUT_REMAP_PB2&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gae3219018581da1cc5687fe218d3f2a2d">stm32_hal_legacy.h</a></li>
<li>RTC_OUTPUT_REMAP_PC13&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga677d55aef2a7915a4a75befab8a5abaf">stm32_hal_legacy.h</a></li>
<li>RTC_PRER_PREDIV_A&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">stm32f072xb.h</a></li>
<li>RTC_PRER_PREDIV_A_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">stm32f072xb.h</a></li>
<li>RTC_PRER_PREDIV_A_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">stm32f072xb.h</a></li>
<li>RTC_PRER_PREDIV_S&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">stm32f072xb.h</a></li>
<li>RTC_PRER_PREDIV_S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">stm32f072xb.h</a></li>
<li>RTC_PRER_PREDIV_S_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">stm32f072xb.h</a></li>
<li>RTC_SHIFTR_ADD1S&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">stm32f072xb.h</a></li>
<li>RTC_SHIFTR_ADD1S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">stm32f072xb.h</a></li>
<li>RTC_SHIFTR_ADD1S_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">stm32f072xb.h</a></li>
<li>RTC_SHIFTR_SUBFS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">stm32f072xb.h</a></li>
<li>RTC_SHIFTR_SUBFS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">stm32f072xb.h</a></li>
<li>RTC_SHIFTR_SUBFS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">stm32f072xb.h</a></li>
<li>RTC_SSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">stm32f072xb.h</a></li>
<li>RTC_SSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">stm32f072xb.h</a></li>
<li>RTC_SSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">stm32f072xb.h</a></li>
<li>RTC_TAFCR_ALARMOUTTYPE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC13MODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b91999c7f1b7e411118ccedec2be4fb">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC13MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC13MODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73ac1a8cc14c5c7a9f1518a9272079a5">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC13VALUE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22f28933f09d066c8404ed3a6a59eba0">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC13VALUE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC13VALUE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b91f9b7dca215ffd7ace02dfece6ca7">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC14MODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7704d05949a09ed16a35a18900fc8e2e">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC14MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC14MODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff0050253c92bb6e9a136a984659a7e6">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC14VALUE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga610cf4335cb75c611a152d4d5ab81ee5">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC14VALUE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC14VALUE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf17a0f5154c26b387c717f2ad37abc71">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC15MODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4489ae67aa0f5da8168ccb3ccc340af0">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC15MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC15MODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga410fe59e1c009eae03179d93abcf83c8">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC15VALUE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0694fc4ff9124ee25146aa04d1123034">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC15VALUE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6">stm32f072xb.h</a></li>
<li>RTC_TAFCR_PC15VALUE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3237b7db87bfbe893aa28c9613f0ea">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP1E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP1E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP1E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae207869690b2ec429b0422006ecae9ee">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP1TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP1TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP1TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6904e60d49c241ecb2347a3da9df8054">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP2E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP2E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP2E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac46ab34c29b3dfa1dc0c3866cb52ce9f">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP2TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP2TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP2TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27811bd76fcf94c2f802df2a742f">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP3E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e8b2b80932b84a1bc7d399fba1a311e">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP3E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade812a8c277de9b3a78e7bd95cbdd237">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP3E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03c38317146110f5353828b463ed5970">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP3TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga890a7b3d51af77fd381528eb6639aaf2">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP3TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96465e9dd7d9fe1634a5974d944ccfb9">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMP3TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21bcc65c63eb34b3fbce7564d54173f7">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFLT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFLT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFLT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFLT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFLT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPFREQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b58fa23a2a04d3a4a46d42fa4673ec5">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPRCH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPRCH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPRCH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPRCH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPRCH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPUDIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPUDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPPUDIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad46c537f405a4424f17cf6f47a0bdc7c">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPTS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d">stm32f072xb.h</a></li>
<li>RTC_TAFCR_TAMPTS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73e4ad22e6610c5c39fbc548b621b244">stm32f072xb.h</a></li>
<li>RTC_TAMPER1_2_3_INTERRUPT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga30a97d2cbfeca6b663b9f116e13c511a">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPER1_2_INTERRUPT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gad52c576aeb40eeeed3274e6a8c5cf83a">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPER1_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">stm32f072xb.h</a></li>
<li>RTC_TAMPER2_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">stm32f072xb.h</a></li>
<li>RTC_TAMPER3_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386">stm32f072xb.h</a></li>
<li>RTC_TAMPERERASEBACKUP_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga55d9466b1ec35bce5df17af28e142014">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERERASEBACKUP_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga4a78a492baabe7132ddfcf94cf7805c0">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERMASK_FLAG_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gad032982f8c14ffd4864df3ebfee45f70">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERMASK_FLAG_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gac03d2b586cb1c5c471697b57864e7bc8">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERPIN_PA0&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga0eddec9c4aeae415fe983c2940a45a9d">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERPIN_PC13&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga203603ca0741ea3f23beca505a121351">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERPIN_PI8&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga281fbac5fa3ba4677a329635519f2bb5">stm32_hal_legacy.h</a></li>
<li>RTC_TIMESTAMPPIN_PA0&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga8d806818f1fcdaf744042a19563a8052">stm32_hal_legacy.h</a></li>
<li>RTC_TIMESTAMPPIN_PC1&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga8bed03c3348ec3005e7b80e73fd13cc0">stm32_hal_legacy.h</a></li>
<li>RTC_TIMESTAMPPIN_PC13&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga86b6c9d9b06b1ab23722bf02799adfca">stm32_hal_legacy.h</a></li>
<li>RTC_TIMESTAMPPIN_PI8&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga06c626929730d0b055830978be00b438">stm32_hal_legacy.h</a></li>
<li>RTC_TR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">stm32f072xb.h</a></li>
<li>RTC_TR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">stm32f072xb.h</a></li>
<li>RTC_TR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">stm32f072xb.h</a></li>
<li>RTC_TR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">stm32f072xb.h</a></li>
<li>RTC_TR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">stm32f072xb.h</a></li>
<li>RTC_TR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">stm32f072xb.h</a></li>
<li>RTC_TR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">stm32f072xb.h</a></li>
<li>RTC_TR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">stm32f072xb.h</a></li>
<li>RTC_TR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">stm32f072xb.h</a></li>
<li>RTC_TR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">stm32f072xb.h</a></li>
<li>RTC_TR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">stm32f072xb.h</a></li>
<li>RTC_TR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">stm32f072xb.h</a></li>
<li>RTC_TR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">stm32f072xb.h</a></li>
<li>RTC_TR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">stm32f072xb.h</a></li>
<li>RTC_TR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">stm32f072xb.h</a></li>
<li>RTC_TR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">stm32f072xb.h</a></li>
<li>RTC_TR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">stm32f072xb.h</a></li>
<li>RTC_TR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">stm32f072xb.h</a></li>
<li>RTC_TR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">stm32f072xb.h</a></li>
<li>RTC_TR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">stm32f072xb.h</a></li>
<li>RTC_TR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">stm32f072xb.h</a></li>
<li>RTC_TR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">stm32f072xb.h</a></li>
<li>RTC_TR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">stm32f072xb.h</a></li>
<li>RTC_TR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">stm32f072xb.h</a></li>
<li>RTC_TR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">stm32f072xb.h</a></li>
<li>RTC_TR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">stm32f072xb.h</a></li>
<li>RTC_TR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">stm32f072xb.h</a></li>
<li>RTC_TR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">stm32f072xb.h</a></li>
<li>RTC_TR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">stm32f072xb.h</a></li>
<li>RTC_TR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">stm32f072xb.h</a></li>
<li>RTC_TR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">stm32f072xb.h</a></li>
<li>RTC_TR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">stm32f072xb.h</a></li>
<li>RTC_TSDR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">stm32f072xb.h</a></li>
<li>RTC_TSDR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">stm32f072xb.h</a></li>
<li>RTC_TSDR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">stm32f072xb.h</a></li>
<li>RTC_TSDR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">stm32f072xb.h</a></li>
<li>RTC_TSDR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">stm32f072xb.h</a></li>
<li>RTC_TSDR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">stm32f072xb.h</a></li>
<li>RTC_TSDR_MT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">stm32f072xb.h</a></li>
<li>RTC_TSDR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">stm32f072xb.h</a></li>
<li>RTC_TSDR_MT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">stm32f072xb.h</a></li>
<li>RTC_TSDR_MU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">stm32f072xb.h</a></li>
<li>RTC_TSDR_WDU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">stm32f072xb.h</a></li>
<li>RTC_TSSSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">stm32f072xb.h</a></li>
<li>RTC_TSSSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">stm32f072xb.h</a></li>
<li>RTC_TSSSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">stm32f072xb.h</a></li>
<li>RTC_TSTR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">stm32f072xb.h</a></li>
<li>RTC_TSTR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">stm32f072xb.h</a></li>
<li>RTC_TSTR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">stm32f072xb.h</a></li>
<li>RTC_TSTR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">stm32f072xb.h</a></li>
<li>RTC_TSTR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">stm32f072xb.h</a></li>
<li>RTC_TSTR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">stm32f072xb.h</a></li>
<li>RTC_TSTR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">stm32f072xb.h</a></li>
<li>RTC_TSTR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">stm32f072xb.h</a></li>
<li>RTC_TSTR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">stm32f072xb.h</a></li>
<li>RTC_TSTR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">stm32f072xb.h</a></li>
<li>RTC_TSTR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">stm32f072xb.h</a></li>
<li>RTC_TSTR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">stm32f072xb.h</a></li>
<li>RTC_WAKEUP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">stm32f072xb.h</a></li>
<li>RTC_WPR_KEY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">stm32f072xb.h</a></li>
<li>RTC_WPR_KEY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">stm32f072xb.h</a></li>
<li>RTC_WPR_KEY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">stm32f072xb.h</a></li>
<li>RTC_WUTR_WUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">stm32f072xb.h</a></li>
<li>RTC_WUTR_WUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">stm32f072xb.h</a></li>
<li>RTC_WUTR_WUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">stm32f072xb.h</a></li>
<li>RTCEN_BITNUMBER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga58db3c6eeaa150182f32e741e2ad8066">stm32_hal_legacy.h</a></li>
<li>RTCEN_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9302c551752124766afc4cee65436405">stm32_hal_legacy.h</a></li>
<li>RTCRST_BITNUMBER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0cfaa60ebd031d12bff625ca896f1fd5">stm32_hal_legacy.h</a></li>
<li>RxData&#160;:&#160;<a class="el" href="main_8c.html#a14629afcc7f0b2d62c2b617b07d98184">main.c</a></li>
<li>RxHeader&#160;:&#160;<a class="el" href="main_8c.html#a6ee6e13063b860648180eea65852cc71">main.c</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Généré par <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
