
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.909831                       # Number of seconds simulated
sim_ticks                                909831029500                       # Number of ticks simulated
final_tick                               909831029500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130305                       # Simulator instruction rate (inst/s)
host_op_rate                                   130305                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              118555221                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676984                       # Number of bytes of host memory used
host_seconds                                  7674.32                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1000000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       652012096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          652051776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    224619392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       224619392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10187689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10188309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3509678                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3509678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              43612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          716629874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             716673486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         43612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            43612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       246880338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246880338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       246880338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             43612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         716629874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            963553824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10188309                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3509678                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10188309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3509678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              648646464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3405312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223388480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               652051776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            224619392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  53208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            617854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            635693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            654011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            667432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            646148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            627464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            632527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            647550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            617555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            628669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           640659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           653213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           627395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           633950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           597025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           607956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            220919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            219944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            224039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            223977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            215691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            211232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            216313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           213811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           216522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           221556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           214958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           218647                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  909830927000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10188309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3509678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7853476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1154136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  704764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  422721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 136489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 280891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 261222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 258021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 253802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 246255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 228494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 232893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7882677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.626613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.407835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.741922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6093697     77.30%     77.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1224030     15.53%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       206532      2.62%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72097      0.91%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65541      0.83%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        93469      1.19%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12275      0.16%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8495      0.11%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106541      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7882677                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       217610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.573898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.155831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3904.542003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       217606    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-917503            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        217610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       217610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.290945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           213091     97.92%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1071      0.49%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2867      1.32%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              463      0.21%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              100      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        217610                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 217437635000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            407470778750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                50675505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21453.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40203.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       712.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       245.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    716.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4629023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1113831                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66420.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     4117546750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     30381000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    875325039500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    963553824                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             7651525                       # Transaction distribution
system.membus.trans_dist::ReadResp            7651525                       # Transaction distribution
system.membus.trans_dist::Writeback           3509678                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2536784                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2536784                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     23885056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23886296                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        39680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    876631488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           876671168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              876671168                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         44830055000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5813749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        96102229500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups               128985439                       # Number of BP lookups
system.cpu.branchPred.condPredicted         121657207                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          31120490                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4762                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    199260713                       # DTB read hits
system.cpu.dtb.read_misses                    3132733                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                202393446                       # DTB read accesses
system.cpu.dtb.write_hits                    21460726                       # DTB write hits
system.cpu.dtb.write_misses                   1979055                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                23439781                       # DTB write accesses
system.cpu.dtb.data_hits                    220721439                       # DTB hits
system.cpu.dtb.data_misses                    5111788                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                225833227                       # DTB accesses
system.cpu.itb.fetch_hits                    80517198                       # ITB hits
system.cpu.itb.fetch_misses                        34                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                80517232                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   28                       # Number of system calls
system.cpu.numCycles                       1819662060                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken      5963459                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken    123021980                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads    850475547                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites    857627964                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses   1708103511                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads           67                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites           22                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses           89                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards      601365583                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                  232106692                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect       869585                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect     25139035                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted       26008620                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted          90546503                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     22.314437                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions        794080278                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies             64728                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                     971743321                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                         9232758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      1029830731                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                        789831329                       # Number of cycles cpu stages are processed.
system.cpu.activity                         43.405385                       # Percentage of cycles cpu is active
system.cpu.comLoads                         198093266                       # Number of Load instructions committed
system.cpu.comStores                         21460488                       # Number of Store instructions committed
system.cpu.comBranches                      115232788                       # Number of Branches instructions committed
system.cpu.comNops                            5675682                       # Number of Nop instructions committed
system.cpu.comNonSpec                              28                       # Number of Non-Speculative instructions committed
system.cpu.comInts                          659537639                       # Number of Integer instructions committed
system.cpu.comFloats                               14                       # Number of Floating Point instructions committed
system.cpu.committedInsts                  1000000000                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                    1000000000                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total            1000000000                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.819662                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.819662                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.549553                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.549553                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles               1249866926                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                 569795134                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               31.313239                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles               1289648712                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                 530013348                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               29.127021                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles               1226247176                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                 593414884                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               32.611269                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles               1681634132                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                 138027928                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization                7.585361                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles               1225726610                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                 593935450                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               32.639877                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               191                       # number of replacements
system.cpu.icache.tags.tagsinuse           420.251967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            80516384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          129865.135484                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   420.251967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.820805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.820805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         161035012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        161035012                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     80516384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        80516384                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      80516384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         80516384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     80516384                       # number of overall hits
system.cpu.icache.overall_hits::total        80516384                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           812                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          812                       # number of overall misses
system.cpu.icache.overall_misses::total           812                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     39743249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39743249                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     39743249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39743249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     39743249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39743249                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     80517196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     80517196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     80517196                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     80517196                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     80517196                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     80517196                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48944.887931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48944.887931                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 48944.887931                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48944.887931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 48944.887931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48944.887931                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          192                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          192                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          192                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          620                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          620                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     30167251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30167251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     30167251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30167251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     30167251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30167251                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48656.856452                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48656.856452                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48656.856452                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48656.856452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48656.856452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48656.856452                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements          10186665                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.849782                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           209164479                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10187689                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.531102                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         188542000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.849782                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          635                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         449295197                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        449295197                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    190426526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       190426526                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18737877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18737877                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           40                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     209164403                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        209164403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    209164403                       # number of overall hits
system.cpu.dcache.overall_hits::total       209164403                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      7666700                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7666700                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2722571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2722571                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     10389271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10389271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10389271                       # number of overall misses
system.cpu.dcache.overall_misses::total      10389271                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 451067922500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 451067922500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 227870850250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 227870850250                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       341000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       341000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 678938772750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 678938772750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 678938772750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 678938772750                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    198093226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    198093226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21460448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21460448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    219553674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    219553674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    219553674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    219553674                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038702                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.126865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.126865                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.047320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.047320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047320                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58834.690610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58834.690610                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83696.935819                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83696.935819                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        85250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65349.991616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65349.991616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65349.991616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65349.991616                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     60994654                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1570579                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.835776                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          164                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3509678                       # number of writebacks
system.cpu.dcache.writebacks::total           3509678                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        15714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15714                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       185872                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       185872                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       201586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       201586                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201586                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7650986                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7650986                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2536699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2536699                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10187685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10187685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10187685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10187685                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 422333935250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 422333935250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 209845330250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 209845330250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 632179265500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 632179265500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 632179265500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 632179265500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.038623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.118203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.118203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.046402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.046402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046402                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55199.935701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55199.935701                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82723.780098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82723.780098                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        81875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62053.279572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62053.279572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62053.279572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62053.279572                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
