

================================================================
== Vivado HLS Report for 'phy_data_confirm'
================================================================
* Date:           Wed Nov 11 13:42:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.457 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      203| 20.000 ns | 2.030 us |    2|  203|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_phy_data_request_fu_79  |phy_data_request  |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        +----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      200|      200|         2|          -|          -|   100|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     65|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      2|     15|    -|
|Memory           |        0|      -|     16|     13|    0|
|Multiplexer      |        -|      -|      -|     84|    -|
|Register         |        -|      -|     57|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     75|    177|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+-------+---+----+-----+
    |          Instance          |      Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------+---------+-------+---+----+-----+
    |grp_phy_data_request_fu_79  |phy_data_request  |        0|      0|  2|  15|    0|
    +----------------------------+------------------+---------+-------+---+----+-----+
    |Total                       |                  |        0|      0|  2|  15|    0|
    +----------------------------+------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |frame_U  |phy_data_confirm_bkb  |        0|  16|  13|    0|   100|    8|     1|          800|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                      |        0|  16|  13|    0|   100|    8|     1|          800|
    +---------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln15_fu_113_p2               |     +    |      0|  0|  15|           7|           1|
    |q_fu_102_p2                      |     +    |      0|  0|  15|           7|           1|
    |ap_block_state4_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_90_p2               |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln11_fu_96_p2               |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln16_fu_119_p2              |   icmp   |      0|  0|  11|           7|           6|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  65|          36|          16|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_phi_mux_count_new_0_phi_fu_72_p4  |   9|          2|    7|         14|
    |count_new_0_reg_68                   |   9|          2|    7|         14|
    |frame_address0                       |  15|          3|    7|         21|
    |frame_ce0                            |  15|          3|    1|          3|
    |q_0_reg_57                           |   9|          2|    7|         14|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  84|         17|   30|         71|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |add_ln15_reg_168                         |  7|   0|    7|          0|
    |ap_CS_fsm                                |  4|   0|    4|          0|
    |count                                    |  7|   0|    7|          0|
    |count_load_reg_141                       |  7|   0|    7|          0|
    |count_new_0_reg_68                       |  7|   0|    7|          0|
    |grp_phy_data_request_fu_79_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln10_reg_146                        |  1|   0|    1|          0|
    |icmp_ln16_reg_174                        |  1|   0|    1|          0|
    |q_0_reg_57                               |  7|   0|    7|          0|
    |q_reg_153                                |  7|   0|    7|          0|
    |stop_tx                                  |  1|   0|    1|          0|
    |zext_ln12_reg_158                        |  7|   0|   64|         57|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 57|   0|  114|         57|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |  phy_data_confirm | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |  phy_data_confirm | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |  phy_data_confirm | return value |
|ap_done                     | out |    1| ap_ctrl_hs |  phy_data_confirm | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |  phy_data_confirm | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |  phy_data_confirm | return value |
|frame_to_transfer_address0  | out |    7|  ap_memory | frame_to_transfer |     array    |
|frame_to_transfer_ce0       | out |    1|  ap_memory | frame_to_transfer |     array    |
|frame_to_transfer_q0        |  in |    8|  ap_memory | frame_to_transfer |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

