Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4673
Number of terminals:      52
Number of snets:          2
Number of nets:           3348

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 365.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 100324.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 10386.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 649.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 637.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1403 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 359 unique inst patterns.
[INFO DRT-0084]   Complete 1894 groups.
#scanned instances     = 4673
#unique  instances     = 365
#stdCellGenAp          = 10636
#stdCellValidPlanarAp  = 86
#stdCellValidViaAp     = 8074
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11678
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:04, elapsed time = 00:00:24, memory = 160.80 (MB), peak = 160.80 (MB)

[INFO DRT-0157] Number of guides:     22382

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8318.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6225.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2975.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 104.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 22.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11315 vertical wires in 1 frboxes and 6329 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 908 vertical wires in 1 frboxes and 1775 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 235.40 (MB), peak = 235.40 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 235.40 (MB), peak = 235.40 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 375.97 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 365.02 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:05, memory = 316.71 (MB).
    Completing 40% with 220 violations.
    elapsed time = 00:00:10, memory = 452.46 (MB).
    Completing 50% with 220 violations.
    elapsed time = 00:00:11, memory = 426.68 (MB).
    Completing 60% with 533 violations.
    elapsed time = 00:00:12, memory = 417.14 (MB).
    Completing 70% with 533 violations.
    elapsed time = 00:00:15, memory = 471.27 (MB).
    Completing 80% with 533 violations.
    elapsed time = 00:00:18, memory = 472.05 (MB).
    Completing 90% with 791 violations.
    elapsed time = 00:00:21, memory = 512.01 (MB).
    Completing 100% with 1091 violations.
    elapsed time = 00:00:23, memory = 482.89 (MB).
[INFO DRT-0199]   Number of violations = 1190.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      5      0      0      0
Metal Spacing       46      0    269     14     12
Min Hole             0      0      4      0      0
Recheck              1      0     77     21      0
Short                0      3    721     17      0
[INFO DRT-0267] cpu time = 00:01:52, elapsed time = 00:00:23, memory = 804.18 (MB), peak = 804.18 (MB)
Total wire length = 85615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39953 um.
Total wire length on LAYER met2 = 41393 um.
Total wire length on LAYER met3 = 2775 um.
Total wire length on LAYER met4 = 1492 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22978.
Up-via summary (total 22978):

------------------------
 FR_MASTERSLICE        0
            li1    11641
           met1    11106
           met2      190
           met3       41
           met4        0
------------------------
                   22978


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1190 violations.
    elapsed time = 00:00:00, memory = 824.03 (MB).
    Completing 20% with 1190 violations.
    elapsed time = 00:00:01, memory = 824.03 (MB).
    Completing 30% with 1190 violations.
    elapsed time = 00:00:04, memory = 838.21 (MB).
    Completing 40% with 1112 violations.
    elapsed time = 00:00:06, memory = 865.02 (MB).
    Completing 50% with 1112 violations.
    elapsed time = 00:00:08, memory = 867.09 (MB).
    Completing 60% with 929 violations.
    elapsed time = 00:00:09, memory = 867.09 (MB).
    Completing 70% with 929 violations.
    elapsed time = 00:00:11, memory = 891.32 (MB).
    Completing 80% with 929 violations.
    elapsed time = 00:00:13, memory = 896.99 (MB).
    Completing 90% with 736 violations.
    elapsed time = 00:00:17, memory = 901.38 (MB).
    Completing 100% with 571 violations.
    elapsed time = 00:00:19, memory = 901.38 (MB).
[INFO DRT-0199]   Number of violations = 571.
Viol/Layer        mcon   met1   met2
Cut Spacing          4      0      0
Metal Spacing        0    134      4
Short                0    420      9
[INFO DRT-0267] cpu time = 00:01:38, elapsed time = 00:00:19, memory = 904.48 (MB), peak = 932.83 (MB)
Total wire length = 85142 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39594 um.
Total wire length on LAYER met2 = 41215 um.
Total wire length on LAYER met3 = 2874 um.
Total wire length on LAYER met4 = 1457 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22882.
Up-via summary (total 22882):

------------------------
 FR_MASTERSLICE        0
            li1    11630
           met1    11020
           met2      195
           met3       37
           met4        0
------------------------
                   22882


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 571 violations.
    elapsed time = 00:00:00, memory = 904.48 (MB).
    Completing 20% with 571 violations.
    elapsed time = 00:00:00, memory = 904.48 (MB).
    Completing 30% with 571 violations.
    elapsed time = 00:00:03, memory = 904.73 (MB).
    Completing 40% with 580 violations.
    elapsed time = 00:00:04, memory = 904.73 (MB).
    Completing 50% with 580 violations.
    elapsed time = 00:00:08, memory = 904.73 (MB).
    Completing 60% with 642 violations.
    elapsed time = 00:00:10, memory = 908.86 (MB).
    Completing 70% with 642 violations.
    elapsed time = 00:00:12, memory = 908.86 (MB).
    Completing 80% with 642 violations.
    elapsed time = 00:00:14, memory = 908.86 (MB).
    Completing 90% with 598 violations.
    elapsed time = 00:00:17, memory = 908.92 (MB).
    Completing 100% with 557 violations.
    elapsed time = 00:00:19, memory = 908.92 (MB).
[INFO DRT-0199]   Number of violations = 557.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          3      0      0      0
Metal Spacing        0    163     13      2
Min Hole             0      1      0      0
Short                0    369      6      0
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:00:20, memory = 908.92 (MB), peak = 932.83 (MB)
Total wire length = 84921 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39493 um.
Total wire length on LAYER met2 = 41091 um.
Total wire length on LAYER met3 = 2853 um.
Total wire length on LAYER met4 = 1482 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22912.
Up-via summary (total 22912):

------------------------
 FR_MASTERSLICE        0
            li1    11630
           met1    11030
           met2      210
           met3       42
           met4        0
------------------------
                   22912


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 557 violations.
    elapsed time = 00:00:00, memory = 908.92 (MB).
    Completing 20% with 557 violations.
    elapsed time = 00:00:00, memory = 908.92 (MB).
    Completing 30% with 557 violations.
    elapsed time = 00:00:02, memory = 908.92 (MB).
    Completing 40% with 475 violations.
    elapsed time = 00:00:03, memory = 909.25 (MB).
    Completing 50% with 475 violations.
    elapsed time = 00:00:04, memory = 909.25 (MB).
    Completing 60% with 393 violations.
    elapsed time = 00:00:05, memory = 909.25 (MB).
    Completing 70% with 393 violations.
    elapsed time = 00:00:06, memory = 926.00 (MB).
    Completing 80% with 393 violations.
    elapsed time = 00:00:07, memory = 926.00 (MB).
    Completing 90% with 159 violations.
    elapsed time = 00:00:08, memory = 942.24 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:09, memory = 942.24 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met3
Metal Spacing        7      1
Short               15      0
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:10, memory = 942.24 (MB), peak = 942.24 (MB)
Total wire length = 84816 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38168 um.
Total wire length on LAYER met2 = 41147 um.
Total wire length on LAYER met3 = 4023 um.
Total wire length on LAYER met4 = 1478 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23227.
Up-via summary (total 23227):

------------------------
 FR_MASTERSLICE        0
            li1    11630
           met1    11137
           met2      418
           met3       42
           met4        0
------------------------
                   23227


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 942.24 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 942.24 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 942.24 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 942.24 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 942.24 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 942.24 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 942.24 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 942.24 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 942.24 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 942.24 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 942.24 (MB), peak = 942.24 (MB)
Total wire length = 84818 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38176 um.
Total wire length on LAYER met2 = 41148 um.
Total wire length on LAYER met3 = 4014 um.
Total wire length on LAYER met4 = 1478 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23217.
Up-via summary (total 23217):

------------------------
 FR_MASTERSLICE        0
            li1    11630
           met1    11137
           met2      408
           met3       42
           met4        0
------------------------
                   23217


[INFO DRT-0198] Complete detail routing.
Total wire length = 84818 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38176 um.
Total wire length on LAYER met2 = 41148 um.
Total wire length on LAYER met3 = 4014 um.
Total wire length on LAYER met4 = 1478 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23217.
Up-via summary (total 23217):

------------------------
 FR_MASTERSLICE        0
            li1    11630
           met1    11137
           met2      408
           met3       42
           met4        0
------------------------
                   23217


[INFO DRT-0267] cpu time = 00:05:46, elapsed time = 00:01:15, memory = 942.24 (MB), peak = 942.24 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               204     765.73
  Tap cell                               1144    1431.37
  Antenna cell                             10      25.02
  Clock buffer                              4      88.84
  Timing Repair Buffer                    316    2088.25
  Inverter                                 68     260.25
  Sequential cell                          16     422.91
  Multi-Input combinational cell         2911   22774.34
  Total                                  4673   27856.72
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-18-41/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
