/* Generated by Yosys 0.26+4 (git sha1 5ea2c290a, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* hdlname = "\\icesugar" *)
(* top =  1  *)
(* src = "icesugar.v:26.1-149.10" *)
module icesugar(clk, ser_tx, ser_rx, led1, led2, led3, led4, led5, ledr_n, ledg_n, flash_csb, flash_clk, flash_io0, flash_io1);
  (* src = "icesugar.v:27.8-27.11" *)
  input clk;
  wire clk;
  (* src = "icesugar.v:42.9-42.18" *)
  output flash_clk;
  wire flash_clk;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_clk_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0;
  (* src = "icesugar.v:41.9-41.18" *)
  output flash_csb;
  wire flash_csb;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* src = "icesugar.v:43.9-43.18" *)
  inout flash_io0;
  wire flash_io0;
  (* src = "icesugar.v:68.35-68.47" *)
  wire flash_io0_di;
  (* src = "icesugar.v:68.21-68.33" *)
  wire flash_io0_do;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_io0_do_SB_LUT4_O_I2;
  (* src = "icesugar.v:68.7-68.19" *)
  wire flash_io0_oe;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io0_oe_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io0_oe_SB_LUT4_O_I0;
  (* src = "icesugar.v:44.9-44.18" *)
  inout flash_io1;
  wire flash_io1;
  (* src = "icesugar.v:69.35-69.47" *)
  wire flash_io1_di;
  (* src = "icesugar.v:69.21-69.33" *)
  wire flash_io1_do;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] flash_io1_do_SB_LUT4_O_I2;
  (* src = "icesugar.v:69.7-69.19" *)
  wire flash_io1_oe;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] flash_io1_oe_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] flash_io1_oe_SB_LUT4_O_I1;
  (* src = "icesugar.v:70.7-70.19" *)
  (* unused_bits = "0" *)
  wire flash_io2_oe;
  (* src = "icesugar.v:71.7-71.19" *)
  (* unused_bits = "0" *)
  wire flash_io3_oe;
  (* src = "icesugar.v:90.13-90.17" *)
  wire [31:0] gpio;
  wire gpio_SB_DFFESR_Q_23_E;
  wire gpio_SB_DFFESR_Q_9_E;
  wire gpio_SB_DFFESR_Q_E;
  (* src = "icesugar.v:86.14-86.24" *)
  wire [31:0] iomem_addr;
  (* src = "icesugar.v:88.14-88.25" *)
  wire [31:0] iomem_rdata;
  (* src = "icesugar.v:84.14-84.25" *)
  wire iomem_ready;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] iomem_ready_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O;
  wire iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:110.37-110.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [6:0] iomem_ready_SB_LUT4_I3_I1;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:110.37-110.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [6:0] iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [29:0] iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] iomem_ready_SB_LUT4_I3_O;
  (* src = "icesugar.v:83.14-83.25" *)
  (* unused_bits = "0" *)
  wire iomem_valid;
  (* src = "icesugar.v:87.14-87.25" *)
  wire [31:0] iomem_wdata;
  (* src = "icesugar.v:85.14-85.25" *)
  wire [3:0] iomem_wstrb;
  (* src = "icesugar.v:32.9-32.13" *)
  output led1;
  wire led1;
  wire led1_SB_DFFESR_Q_E;
  (* src = "icesugar.v:33.9-33.13" *)
  output led2;
  wire led2;
  (* src = "icesugar.v:34.9-34.13" *)
  output led3;
  wire led3;
  (* src = "icesugar.v:35.9-35.13" *)
  output led4;
  wire led4;
  (* src = "icesugar.v:36.9-36.13" *)
  output led5;
  wire led5;
  (* src = "icesugar.v:39.9-39.15" *)
  output ledg_n;
  wire ledg_n;
  (* src = "icesugar.v:38.9-38.15" *)
  output ledr_n;
  wire ledr_n;
  (* src = "icesugar.v:57.13-57.17" *)
  wire [7:0] leds;
  (* src = "icesugar.v:50.12-50.21" *)
  wire [5:0] reset_cnt;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [5:0] reset_cnt_SB_DFF_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [5:0] reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3;
  (* src = "icesugar.v:51.7-51.13" *)
  wire resetn;
  (* src = "icesugar.v:30.8-30.14" *)
  input ser_rx;
  wire ser_rx;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ser_rx_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ser_rx_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:0.0-0.0|simpleuart.v:77.4-103.11|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [30:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [30:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3;
  wire ser_rx_SB_LUT4_I1_O;
  (* src = "icesugar.v:29.9-29.15" *)
  output ser_tx;
  wire ser_tx;
  wire ser_tx_SB_DFFESS_Q_D;
  (* hdlname = "soc clk" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:37.8-37.11" *)
  wire \soc.clk ;
  (* hdlname = "soc cpu alu_out" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1216.13-1216.20|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.alu_out ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_10_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_11_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_12_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_13_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_14_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_15_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_16_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_17_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_18_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_19_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_20_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_20_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_21_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_21_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_22_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_23_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_24_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_24_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_25_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_26_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_27_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_28_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_29_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_29_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_30_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.alu_out_SB_LUT4_O_31_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_5_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_6_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_7_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_8_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_8_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.alu_out_SB_LUT4_O_9_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  (* unused_bits = "31" *)
  wire [31:0] \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu alu_out_q" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1216.22-1216.31|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.alu_out_q ;
  (* hdlname = "soc cpu clear_prefetched_high_word" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:366.6-366.32|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.clear_prefetched_high_word ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu clear_prefetched_high_word_q" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1287.6-1287.34|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.clear_prefetched_high_word_q ;
  (* hdlname = "soc cpu clk" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:90.8-90.11|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.clk ;
  (* hdlname = "soc cpu compressed_instr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:661.6-661.22|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.compressed_instr ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [30:0] \soc.cpu.compressed_instr_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.compressed_instr_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "30" *)
  wire [30:0] \soc.cpu.compressed_instr_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:29.22-29.23" *)
  wire [1:0] \soc.cpu.compressed_instr_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu count_cycle" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:175.13-175.24|picosoc.v:143.4-154.3" *)
  wire [63:0] \soc.cpu.count_cycle ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [63:0] \soc.cpu.count_cycle_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [63:0] \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu count_instr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:175.26-175.37|picosoc.v:143.4-154.3" *)
  wire [63:0] \soc.cpu.count_instr ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [63:0] \soc.cpu.count_instr_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [63:0] \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  (* onehot = 32'd1 *)
  wire [6:0] \soc.cpu.cpu_state ;
  wire \soc.cpu.cpu_state_SB_DFF_Q_1_D ;
  wire \soc.cpu.cpu_state_SB_DFF_Q_2_D ;
  wire \soc.cpu.cpu_state_SB_DFF_Q_3_D ;
  wire \soc.cpu.cpu_state_SB_DFF_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O ;
  wire \soc.cpu.cpu_state_SB_DFF_Q_5_D ;
  wire \soc.cpu.cpu_state_SB_DFF_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1 ;
  wire \soc.cpu.cpu_state_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu cpuregs clk" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1371.15-1380.3|picosoc.v:223.8-223.11|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.cpuregs.clk ;
  (* hdlname = "soc cpu cpuregs raddr1" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1371.15-1380.3|picosoc.v:225.14-225.20|picosoc.v:143.4-154.3" *)
  wire [5:0] \soc.cpu.cpuregs.raddr1 ;
  (* hdlname = "soc cpu cpuregs raddr2" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1371.15-1380.3|picosoc.v:226.14-226.20|picosoc.v:143.4-154.3" *)
  wire [5:0] \soc.cpu.cpuregs.raddr2 ;
  wire \soc.cpu.cpuregs.regs.0.0_RADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_10 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_11 ;
  wire \soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_12 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_13 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_14 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_15 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_6 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.0_RDATA_9 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_10 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_11 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_12 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_13 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_14 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_15 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_6 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.0.1_RDATA_9 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.1.0_RADDR ;
  wire \soc.cpu.cpuregs.regs.1.0_RADDR_1 ;
  wire \soc.cpu.cpuregs.regs.1.0_RADDR_2 ;
  wire \soc.cpu.cpuregs.regs.1.0_RADDR_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.1.0_RADDR_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_10 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_11 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_12 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_13 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_14 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_15 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_6 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.0_RDATA_9 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_10 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_11 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_12 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_13 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_14 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_15 ;
  wire \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_6 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.regs.1.1_RDATA_9 ;
  (* hdlname = "soc cpu cpuregs waddr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1371.15-1380.3|picosoc.v:224.14-224.19|picosoc.v:143.4-154.3" *)
  wire [5:0] \soc.cpu.cpuregs.waddr ;
  (* hdlname = "soc cpu cpuregs wdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1371.15-1380.3|picosoc.v:227.15-227.20|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.cpuregs.wdata ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* hdlname = "soc cpu cpuregs wen" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1371.15-1380.3|picosoc.v:223.13-223.16|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.cpuregs.wen ;
  wire \soc.cpu.cpuregs.wen_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.cpuregs.wen_SB_LUT4_O_I2 ;
  (* hdlname = "soc cpu cpuregs_raddr1" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1368.13-1368.27|picosoc.v:143.4-154.3" *)
  wire [5:0] \soc.cpu.cpuregs_raddr1 ;
  (* hdlname = "soc cpu cpuregs_raddr2" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1369.13-1369.27|picosoc.v:143.4-154.3" *)
  wire [5:0] \soc.cpu.cpuregs_raddr2 ;
  (* hdlname = "soc cpu cpuregs_rs1" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1300.13-1300.24|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.cpuregs_rs1 ;
  (* hdlname = "soc cpu cpuregs_waddr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1367.13-1367.26|picosoc.v:143.4-154.3" *)
  wire [5:0] \soc.cpu.cpuregs_waddr ;
  (* hdlname = "soc cpu cpuregs_wrdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1299.13-1299.27|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.cpuregs_wrdata ;
  (* hdlname = "soc cpu dbg_mem_addr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:186.14-186.26|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.dbg_mem_addr ;
  (* hdlname = "soc cpu dbg_mem_rdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:189.14-189.27|picosoc.v:143.4-154.3" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \soc.cpu.dbg_mem_rdata ;
  (* hdlname = "soc cpu dbg_mem_valid" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:183.7-183.20|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.dbg_mem_valid ;
  (* hdlname = "soc cpu dbg_mem_wdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:187.14-187.27|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.dbg_mem_wdata ;
  (* hdlname = "soc cpu dbg_mem_wstrb" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:188.14-188.27|picosoc.v:143.4-154.3" *)
  wire [3:0] \soc.cpu.dbg_mem_wstrb ;
  (* hdlname = "soc cpu decoded_imm" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:656.13-656.24|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.decoded_imm ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:1117.4-1130.11|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:1117.4-1130.11|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [31:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu decoded_imm_j" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:656.26-656.39|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.decoded_imm_j ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [30:0] \soc.cpu.decoded_imm_j_SB_CARRY_I1_CO ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2 ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_6_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_7_D ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 ;
  wire \soc.cpu.decoded_imm_j_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu decoded_rd" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:655.26-655.36|picosoc.v:143.4-154.3" *)
  wire [4:0] \soc.cpu.decoded_rd ;
  wire \soc.cpu.decoded_rd_SB_DFFE_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3 ;
  wire \soc.cpu.decoded_rd_SB_DFFE_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.decoded_rd_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 ;
  wire \soc.cpu.decoded_rd_SB_DFFE_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  wire \soc.cpu.decoded_rd_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "soc cpu decoded_rs" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1302.26-1302.36|picosoc.v:143.4-154.3" *)
  wire [4:0] \soc.cpu.decoded_rs ;
  (* hdlname = "soc cpu decoded_rs1" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:655.38-655.49|picosoc.v:143.4-154.3" *)
  wire [4:0] \soc.cpu.decoded_rs1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs1_SB_DFFE_Q_2_D ;
  wire \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 ;
  wire \soc.cpu.decoded_rs1_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu decoded_rs2" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:655.51-655.62|picosoc.v:143.4-154.3" *)
  wire [4:0] \soc.cpu.decoded_rs2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu decoder_pseudo_trigger" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:659.6-659.28|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.decoder_pseudo_trigger ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D ;
  wire \soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu decoder_trigger" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:657.6-657.21|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.decoder_trigger ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.decoder_trigger_SB_DFF_Q_D ;
  wire \soc.cpu.decoder_trigger_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.decoder_trigger_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu do_waitirq" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1214.6-1214.16|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.do_waitirq ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.do_waitirq_SB_DFFSR_Q_R ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.do_waitirq_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.do_waitirq_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* hdlname = "soc cpu instr_add" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.6-650.15|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_add ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1066.19-1066.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_add_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_addi" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.6-649.16|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_addi ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1055.19-1055.65|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_addi_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_addi_SB_LUT4_I1_O ;
  (* hdlname = "soc cpu instr_and" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.105-650.114|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_and ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1075.19-1075.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_and_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_andi" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.66-649.76|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_andi ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1060.19-1060.65|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_andi_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_auipc" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:646.17-646.28|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_auipc ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:866.21-866.57|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_auipc_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu instr_beq" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:647.6-647.15|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_beq ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1038.19-1038.79|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_beq_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_beq_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu instr_bge" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:647.39-647.48|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_bge ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1041.19-1041.79|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_bge_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_bgeu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:647.62-647.72|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_bgeu ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1043.19-1043.79|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_bgeu_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_bgeu_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu instr_blt" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:647.28-647.37|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_blt ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1040.19-1040.79|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_blt_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_bltu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:647.50-647.60|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_bltu ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1042.19-1042.79|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_bltu_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_bne" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:647.17-647.26|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_bne ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1039.19-1039.79|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_bne_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_getq" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:652.6-652.16|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_getq ;
  (* hdlname = "soc cpu instr_jal" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:646.30-646.39|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_jal ;
  wire \soc.cpu.instr_jal_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "soc cpu instr_jalr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:646.41-646.51|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_jalr ;
  wire \soc.cpu.instr_jalr_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu instr_lb" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:648.6-648.14|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lb ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1045.19-1045.70|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lb_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "soc cpu instr_lbu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:648.36-648.45|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lbu ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1048.19-1048.70|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lbu_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_lbu_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu instr_lh" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:648.16-648.24|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lh ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1046.19-1046.70|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lh_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu instr_lhu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:648.47-648.56|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lhu ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1049.19-1049.70|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lhu_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_lhu_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_lhu_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_lhu_SB_LUT4_I2_O_SB_LUT4_O_I0 ;
  (* hdlname = "soc cpu instr_lui" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:646.6-646.15|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lui ;
  wire \soc.cpu.instr_lui_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu instr_lw" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:648.26-648.34|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lw ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1047.19-1047.70|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_lw_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_lw_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu instr_maskirq" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:652.44-652.57|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_maskirq ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1089.21-1089.87|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_maskirq_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu instr_or" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.95-650.103|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_or ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1074.19-1074.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_or_SB_DFFESR_Q_D ;
  wire \soc.cpu.instr_or_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_or_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_or_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu instr_ori" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.55-649.64|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_ori ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1059.19-1059.65|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_ori_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_rdcycle" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:651.6-651.19|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_rdcycle ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1077.22-1078.123|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_rdcycle_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_rdcycle_SB_LUT4_I2_I3 ;
  (* hdlname = "soc cpu instr_rdcycleh" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:651.21-651.35|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_rdcycleh ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1079.22-1080.123|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_rdcycleh_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu instr_rdinstr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:651.37-651.50|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_rdinstr ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1081.24-1081.102|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_rdinstr_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu instr_rdinstrh" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:651.52-651.66|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_rdinstrh ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1082.24-1082.102|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_rdinstrh_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu instr_retirq" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:652.30-652.42|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_retirq ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_retirq_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu instr_sb" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:648.58-648.66|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sb ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1051.19-1051.62|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sb_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sb_SB_LUT4_I1_O ;
  (* hdlname = "soc cpu instr_setq" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:652.18-652.28|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_setq ;
  (* hdlname = "soc cpu instr_sh" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:648.68-648.76|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sh ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1052.19-1052.62|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sh_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sh_SB_LUT4_I1_O ;
  (* hdlname = "soc cpu instr_sll" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.28-650.37|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sll ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1068.19-1068.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sll_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sll_SB_LUT4_I0_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sll_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu instr_slli" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.78-649.88|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_slli ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1062.19-1062.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_slli_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu instr_slt" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.39-650.48|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_slt ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1069.19-1069.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_slt_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_slt_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu instr_slti" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.18-649.28|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_slti ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1056.19-1056.65|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_slti_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_sltiu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.30-649.41|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sltiu ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1057.19-1057.65|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sltiu_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_sltu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.50-650.60|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sltu ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1070.19-1070.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sltu_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_sra" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.84-650.93|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sra ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1073.19-1073.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sra_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:1487.3-1914.10|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu instr_srai" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.102-649.112|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_srai ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1064.19-1064.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_srai_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 ;
  (* hdlname = "soc cpu instr_srl" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.73-650.82|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_srl ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1072.19-1072.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_srl_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_srl_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1836.37-1836.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [4:0] \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1836.37-1836.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [4:0] \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1836.37-1836.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [4:0] \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_srl_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu instr_srli" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.90-649.100|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_srli ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1063.19-1063.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_srli_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O ;
  (* hdlname = "soc cpu instr_sub" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.17-650.26|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sub ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1067.19-1067.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sub_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu instr_sw" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:648.78-648.86|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sw ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1053.19-1053.62|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_sw_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_sw_SB_LUT4_I0_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_sw_SB_LUT4_I0_O ;
  (* hdlname = "soc cpu instr_timer" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:652.74-652.85|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_timer ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1090.21-1090.87|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_timer_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_timer_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* hdlname = "soc cpu instr_waitirq" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:652.59-652.72|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_waitirq ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:870.21-870.99|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_waitirq_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_waitirq_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_waitirq_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.instr_waitirq_SB_LUT4_I1_O ;
  (* hdlname = "soc cpu instr_xor" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:650.62-650.71|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_xor ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1071.19-1071.101|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_xor_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.instr_xor_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu instr_xori" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:649.43-649.53|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_xori ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1058.19-1058.65|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.instr_xori_SB_DFFESR_Q_D ;
  (* hdlname = "soc cpu irq" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:120.20-120.23|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.irq ;
  (* hdlname = "soc cpu irq_active" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:197.6-197.16|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_active ;
  wire \soc.cpu.irq_active_SB_DFFESR_Q_D ;
  wire \soc.cpu.irq_active_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_active_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu irq_delay" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:196.6-196.15|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_delay ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.irq_delay_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O ;
  (* hdlname = "soc cpu irq_mask" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:198.13-198.21|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.irq_mask ;
  wire \soc.cpu.irq_mask_SB_DFFESS_Q_E ;
  (* hdlname = "soc cpu irq_pending" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:199.13-199.24|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.irq_pending ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_10_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_11_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_12_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_13_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_14_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_15_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_16_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_17_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_18_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_19_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_1_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_20_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_21_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_22_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_23_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_24_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_25_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_26_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_27_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_28_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_29_D ;
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_29_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3 ;
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_2_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_3_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_4_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_5_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_6_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_7_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_8_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_9_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFESR_Q_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_pending_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* hdlname = "soc cpu irq_state" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1177.12-1177.21|picosoc.v:143.4-154.3" *)
  wire [1:0] \soc.cpu.irq_state ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.irq_state_SB_DFFESR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1541.7-1542.41|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.irq_state_SB_DFFESR_Q_D ;
  wire \soc.cpu.irq_state_SB_DFFESR_Q_E ;
  (* hdlname = "soc cpu is_alu_reg_imm" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:674.6-674.20|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_alu_reg_imm ;
  wire \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* hdlname = "soc cpu is_alu_reg_reg" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:675.6-675.20|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_alu_reg_reg ;
  wire \soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu is_beq_bne_blt_bge_bltu_bgeu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:672.6-672.34|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ;
  wire \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D ;
  wire \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E ;
  (* hdlname = "soc cpu is_compare" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:676.6-676.16|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_compare ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:862.17-862.96|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_compare_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_compare_SB_LUT4_I0_O ;
  (* hdlname = "soc cpu is_jalr_addi_slti_sltiu_xori_ori_andi" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:666.6-666.43|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1098.45-1105.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu is_lb_lh_lw_lbu_lhu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:664.6-664.25|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_lb_lh_lw_lbu_lhu ;
  wire \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu is_lui_auipc_jal" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:663.6-663.22|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_lui_auipc_jal ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  wire \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu is_sb_sh_sw" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:667.6-667.17|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_sb_sh_sw ;
  wire \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O ;
  (* hdlname = "soc cpu is_sll_srl_sra" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:668.6-668.20|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_sll_srl_sra ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1107.22-1111.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu is_slli_srli_srai" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:665.6-665.23|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_slli_srli_srai ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1092.25-1096.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_slli_srli_srai_SB_DFFE_Q_D ;
  (* hdlname = "soc cpu is_slti_blt_slt" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:670.6-670.21|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_slti_blt_slt ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_slti_blt_slt_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O ;
  (* hdlname = "soc cpu is_sltiu_bltu_sltu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:671.6-671.24|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_sltiu_bltu_sltu ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.is_sltiu_bltu_sltu_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 ;
  (* hdlname = "soc cpu last_mem_valid" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:361.47-361.61|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.last_mem_valid ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.last_mem_valid_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.last_mem_valid_SB_LUT4_I3_I2 ;
  (* hdlname = "soc cpu latched_branch" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1199.6-1199.20|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.latched_branch ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:1487.3-1914.10|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire \soc.cpu.latched_branch_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  wire \soc.cpu.latched_branch_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_branch_SB_LUT4_I2_I1 ;
  (* hdlname = "soc cpu latched_compr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1200.6-1200.19|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.latched_compr ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [30:0] \soc.cpu.latched_compr_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [30:0] \soc.cpu.latched_compr_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:29.22-29.23" *)
  wire [1:0] \soc.cpu.latched_compr_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu latched_is_lb" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1204.6-1204.19|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.latched_is_lb ;
  wire \soc.cpu.latched_is_lb_SB_DFFESR_Q_D ;
  wire \soc.cpu.latched_is_lb_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lb_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu latched_is_lh" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1203.6-1203.19|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.latched_is_lh ;
  wire \soc.cpu.latched_is_lh_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:1487.3-1914.10|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_is_lh_SB_LUT4_I1_O ;
  (* hdlname = "soc cpu latched_rd" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1205.26-1205.36|picosoc.v:143.4-154.3" *)
  wire [4:0] \soc.cpu.latched_rd ;
  wire \soc.cpu.latched_rd_SB_DFFESR_Q_1_D ;
  wire \soc.cpu.latched_rd_SB_DFFESR_Q_2_D ;
  wire \soc.cpu.latched_rd_SB_DFFESR_Q_3_D ;
  wire \soc.cpu.latched_rd_SB_DFFESR_Q_D ;
  wire \soc.cpu.latched_rd_SB_DFFESS_Q_D ;
  wire \soc.cpu.latched_rd_SB_DFFESS_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu latched_stalu" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1198.6-1198.19|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.latched_stalu ;
  wire \soc.cpu.latched_stalu_SB_DFFESR_Q_E ;
  (* hdlname = "soc cpu latched_store" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1197.6-1197.19|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.latched_store ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:1487.3-1914.10|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire \soc.cpu.latched_store_SB_DFFESS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 ;
  wire \soc.cpu.latched_store_SB_DFFESS_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:31.22-31.23" *)
  wire [30:0] \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.latched_store_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.latched_store_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu mem_16bit_buffer" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:367.13-367.29|picosoc.v:143.4-154.3" *)
  wire [15:0] \soc.cpu.mem_16bit_buffer ;
  (* hdlname = "soc cpu mem_addr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:97.20-97.28|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.mem_addr ;
  (* hdlname = "soc cpu mem_do_prefetch" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:355.6-355.21|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_do_prefetch ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1574.26-1574.54|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_do_prefetch_SB_DFFESR_Q_D ;
  wire \soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_do_prefetch_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu mem_do_rdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:357.6-357.18|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_do_rdata ;
  wire \soc.cpu.mem_do_rdata_SB_DFFESS_Q_E ;
  (* hdlname = "soc cpu mem_do_rinst" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:356.6-356.18|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_do_rinst ;
  wire \soc.cpu.mem_do_rinst_SB_DFFESS_Q_D ;
  wire \soc.cpu.mem_do_rinst_SB_DFFESS_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:1487.3-1914.10|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:569.20-569.21" *)
  wire \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu mem_do_wdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:358.6-358.18|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_do_wdata ;
  wire \soc.cpu.mem_do_wdata_SB_DFFESS_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_do_wdata_SB_DFFESS_Q_S ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu mem_la_addr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:105.20-105.31|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.mem_la_addr ;
  (* hdlname = "soc cpu mem_la_firstword_reg" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:361.25-361.45|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_la_firstword_reg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D ;
  (* hdlname = "soc cpu mem_la_firstword_xfer" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:363.7-363.28|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_la_firstword_xfer ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [29:0] \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "29" *)
  wire [29:0] \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu mem_la_read" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:103.20-103.31|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_la_read ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_la_read_SB_LUT4_O_I2 ;
  (* hdlname = "soc cpu mem_la_secondword" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:361.6-361.23|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_la_secondword ;
  wire \soc.cpu.mem_la_secondword_SB_DFFESR_Q_E ;
  (* hdlname = "soc cpu mem_la_wdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:106.20-106.32|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.mem_la_wdata ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_la_wdata_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu mem_rdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:100.20-100.29|picosoc.v:143.4-154.3" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \soc.cpu.mem_rdata ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_10_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_11_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_12_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_13_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_14_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_15_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_4_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_5_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_6_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_7_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_8_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_9_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* hdlname = "soc cpu mem_rdata_latched" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:370.14-370.31|picosoc.v:143.4-154.3" *)
  (* unused_bits = "7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \soc.cpu.mem_rdata_latched ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 ;
  (* hdlname = "soc cpu mem_rdata_q" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:354.13-354.24|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.mem_rdata_q ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_10_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_13_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_19_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_20_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_21_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_24_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_9_D ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_rdata_q_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 ;
  (* hdlname = "soc cpu mem_state" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:351.12-351.21|picosoc.v:143.4-154.3" *)
  wire [1:0] \soc.cpu.mem_state ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:581.4-636.11|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] \soc.cpu.mem_state_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  wire \soc.cpu.mem_state_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.mem_state_SB_DFFESR_Q_R ;
  (* hdlname = "soc cpu mem_valid" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:93.20-93.29|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_valid ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:581.4-636.11|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire \soc.cpu.mem_valid_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1 ;
  wire \soc.cpu.mem_valid_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [29:0] \soc.cpu.mem_valid_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [29:0] \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_valid_SB_LUT4_I3_1_O ;
  (* hdlname = "soc cpu mem_wdata" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:98.20-98.29|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.mem_wdata ;
  (* onehot = 32'd1 *)
  wire [2:0] \soc.cpu.mem_wordsize ;
  wire \soc.cpu.mem_wordsize_SB_DFF_Q_1_D ;
  wire \soc.cpu.mem_wordsize_SB_DFF_Q_2_D ;
  wire \soc.cpu.mem_wordsize_SB_DFF_Q_D ;
  (* hdlname = "soc cpu mem_wstrb" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:99.20-99.29|picosoc.v:143.4-154.3" *)
  wire [3:0] \soc.cpu.mem_wstrb ;
  wire \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  wire \soc.cpu.mem_wstrb_SB_DFFE_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2 ;
  wire \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  wire \soc.cpu.mem_wstrb_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 ;
  wire \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* hdlname = "soc cpu mem_xfer" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:360.7-360.15|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.mem_xfer ;
  (* hdlname = "soc cpu next_pc" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:194.14-194.21|picosoc.v:143.4-154.3" *)
  (* unused_bits = "1" *)
  wire [31:0] \soc.cpu.next_pc ;
  (* hdlname = "soc cpu pcpi_div_rd" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:263.14-263.25|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.pcpi_div_rd ;
  (* hdlname = "soc cpu pcpi_div_ready" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:265.14-265.28|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_div_ready ;
  (* hdlname = "soc cpu pcpi_div_wait" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:264.14-264.27|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_div_wait ;
  (* hdlname = "soc cpu pcpi_div_wr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:262.14-262.25|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_div_wr ;
  (* hdlname = "soc cpu pcpi_int_rd" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:268.13-268.24|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.pcpi_int_rd ;
  (* hdlname = "soc cpu pcpi_int_ready" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:270.13-270.27|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_int_ready ;
  (* hdlname = "soc cpu pcpi_int_wait" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:269.13-269.26|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_int_wait ;
  (* hdlname = "soc cpu pcpi_int_wr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:267.13-267.24|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_int_wr ;
  (* hdlname = "soc cpu pcpi_mul_rd" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:258.14-258.25|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.pcpi_mul_rd ;
  (* hdlname = "soc cpu pcpi_mul_ready" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:260.14-260.28|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_mul_ready ;
  (* hdlname = "soc cpu pcpi_mul_wait" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:259.14-259.27|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_mul_wait ;
  (* hdlname = "soc cpu pcpi_mul_wr" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:257.14-257.25|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.pcpi_mul_wr ;
  (* hdlname = "soc cpu pcpi_rs1" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:112.20-112.28|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.pcpi_rs1 ;
  (* hdlname = "soc cpu pcpi_rs2" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:113.20-113.28|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.pcpi_rs2 ;
  (* hdlname = "soc cpu prefetched_high_word" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:365.6-365.26|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.prefetched_high_word ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O ;
  wire \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  wire \soc.cpu.prefetched_high_word_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.prefetched_high_word_SB_LUT4_I3_O ;
  (* hdlname = "soc cpu reg_next_pc" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:176.21-176.32|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.reg_next_pc ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [30:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  wire \soc.cpu.reg_next_pc_SB_DFFESS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu reg_op1" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:176.34-176.41|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.reg_op1 ;
  wire \soc.cpu.reg_op1_SB_DFFE_Q_31_E ;
  (* hdlname = "soc cpu reg_op2" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:176.43-176.50|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.reg_op2 ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_10_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_11_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_12_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_13_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_14_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_15_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_16_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_17_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_18_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_19_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_1_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_20_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_21_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_22_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_23_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_24_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_25_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_26_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_27_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_28_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_29_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_2_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_30_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_31_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_3_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_4_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_5_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_6_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_7_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_8_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_9_D ;
  wire \soc.cpu.reg_op2_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.reg_op2_SB_DFFE_Q_E ;
  (* hdlname = "soc cpu reg_out" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:176.52-176.59|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.reg_out ;
  (* hdlname = "soc cpu reg_pc" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:176.13-176.19|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.reg_pc ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:0.0-0.0|picorv32.v:1499.5-1516.12|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  (* unused_bits = "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \soc.cpu.reg_pc_SB_DFFESR_Q_D ;
  wire \soc.cpu.reg_pc_SB_DFFESR_Q_E ;
  (* hdlname = "soc cpu reg_sh" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:177.12-177.18|picosoc.v:143.4-154.3" *)
  wire [4:0] \soc.cpu.reg_sh ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.reg_sh_SB_DFFE_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.reg_sh_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "4" *)
  wire [4:0] \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  wire \soc.cpu.reg_sh_SB_DFFE_Q_E ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.reg_sh_SB_DFF_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.reg_sh_SB_DFF_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1 ;
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.reg_sh_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1843.16-1843.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [2:0] \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1843.16-1843.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [4:0] \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu resetn" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:90.13-90.19|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.resetn ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.cpu.resetn_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:29.22-29.23" *)
  wire \soc.cpu.resetn_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.cpu.resetn_SB_LUT4_O_I1 ;
  (* hdlname = "soc cpu timer" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:200.13-200.18|picosoc.v:143.4-154.3" *)
  wire [31:0] \soc.cpu.timer ;
  wire \soc.cpu.timer_SB_DFFSR_Q_10_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_11_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_12_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_13_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_14_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_15_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_16_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_17_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_18_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_19_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_1_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_20_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_21_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_22_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_23_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_24_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_25_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_26_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_27_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_28_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_29_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_2_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_30_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_31_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_3_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_4_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_5_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_6_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_7_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_8_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_9_D ;
  wire \soc.cpu.timer_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0" *)
  wire [31:0] \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  (* hdlname = "soc cpu trap" *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:91.13-91.17|picosoc.v:143.4-154.3" *)
  wire \soc.cpu.trap ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.cpu.trap_SB_LUT4_I2_1_O ;
  wire \soc.cpu.trap_SB_LUT4_I2_O ;
  (* hdlname = "soc flash_clk" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:55.9-55.18" *)
  wire \soc.flash_clk ;
  (* hdlname = "soc flash_csb" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:54.9-54.18" *)
  wire \soc.flash_csb ;
  (* hdlname = "soc flash_io0_di" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:67.9-67.21" *)
  wire \soc.flash_io0_di ;
  (* hdlname = "soc flash_io0_do" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:62.9-62.21" *)
  wire \soc.flash_io0_do ;
  (* hdlname = "soc flash_io0_oe" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:57.9-57.21" *)
  wire \soc.flash_io0_oe ;
  (* hdlname = "soc flash_io1_di" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:68.9-68.21" *)
  wire \soc.flash_io1_di ;
  (* hdlname = "soc flash_io1_do" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:63.9-63.21" *)
  wire \soc.flash_io1_do ;
  (* hdlname = "soc flash_io1_oe" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:58.9-58.21" *)
  wire \soc.flash_io1_oe ;
  (* hdlname = "soc flash_io2_di" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:69.9-69.21" *)
  (* unused_bits = "0" *)
  wire \soc.flash_io2_di ;
  (* hdlname = "soc flash_io2_do" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:64.9-64.21" *)
  (* unused_bits = "0" *)
  wire \soc.flash_io2_do ;
  (* hdlname = "soc flash_io2_oe" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:59.9-59.21" *)
  (* unused_bits = "0" *)
  wire \soc.flash_io2_oe ;
  (* hdlname = "soc flash_io3_di" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:70.9-70.21" *)
  (* unused_bits = "0" *)
  wire \soc.flash_io3_di ;
  (* hdlname = "soc flash_io3_do" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:65.9-65.21" *)
  (* unused_bits = "0" *)
  wire \soc.flash_io3_do ;
  (* hdlname = "soc flash_io3_oe" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:60.9-60.21" *)
  (* unused_bits = "0" *)
  wire \soc.flash_io3_oe ;
  (* hdlname = "soc iomem_addr" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:43.16-43.26" *)
  wire [31:0] \soc.iomem_addr ;
  (* hdlname = "soc iomem_rdata" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:45.16-45.27" *)
  wire [31:0] \soc.iomem_rdata ;
  (* hdlname = "soc iomem_ready" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:41.16-41.27" *)
  wire \soc.iomem_ready ;
  (* hdlname = "soc iomem_valid" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:40.16-40.27" *)
  (* unused_bits = "0" *)
  wire \soc.iomem_valid ;
  (* hdlname = "soc iomem_wdata" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:44.16-44.27" *)
  wire [31:0] \soc.iomem_wdata ;
  (* hdlname = "soc iomem_wstrb" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:42.16-42.27" *)
  wire [3:0] \soc.iomem_wstrb ;
  (* hdlname = "soc irq" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:83.13-83.16" *)
  wire [31:0] \soc.irq ;
  (* hdlname = "soc irq_5" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:47.9-47.14" *)
  wire \soc.irq_5 ;
  (* hdlname = "soc irq_6" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:48.9-48.14" *)
  wire \soc.irq_6 ;
  (* hdlname = "soc irq_7" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:49.9-49.14" *)
  wire \soc.irq_7 ;
  (* hdlname = "soc irq_stall" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:84.7-84.16" *)
  wire \soc.irq_stall ;
  (* hdlname = "soc irq_uart" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:85.7-85.15" *)
  wire \soc.irq_uart ;
  (* hdlname = "soc mem_addr" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:99.14-99.22" *)
  wire [31:0] \soc.mem_addr ;
  (* hdlname = "soc mem_rdata" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:102.14-102.23" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \soc.mem_rdata ;
  (* hdlname = "soc mem_valid" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:96.7-96.16" *)
  wire \soc.mem_valid ;
  (* hdlname = "soc mem_wdata" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:100.14-100.23" *)
  wire [31:0] \soc.mem_wdata ;
  (* hdlname = "soc mem_wstrb" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:101.13-101.22" *)
  wire [3:0] \soc.mem_wstrb ;
  (* hdlname = "soc memory addr" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:27.15-27.19|picosoc.v:210.4-216.3" *)
  wire [21:0] \soc.memory.addr ;
  (* hdlname = "soc memory clk" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:25.8-25.11|picosoc.v:210.4-216.3" *)
  wire \soc.memory.clk ;
  (* hdlname = "soc memory cs_0" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:32.7-32.11|picosoc.v:210.4-216.3" *)
  wire \soc.memory.cs_0 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [29:0] \soc.memory.cs_0_SB_CARRY_I1_1_CO ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [29:0] \soc.memory.cs_0_SB_CARRY_I1_CO ;
  (* hdlname = "soc memory cs_1" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:32.13-32.17|picosoc.v:210.4-216.3" *)
  wire \soc.memory.cs_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.memory.cs_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.memory.cs_1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0" *)
  wire [22:0] \soc.memory.cs_1_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.memory.cs_1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [22:0] \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.memory.cs_1_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.memory.cs_1_SB_LUT4_I3_O ;
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:43.9-43.22|picosoc.v:210.4-216.3" *)
  wire \soc.memory.ram00_WREN ;
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:56.9-56.22|picosoc.v:210.4-216.3" *)
  wire \soc.memory.ram01_WREN ;
  (* hdlname = "soc memory rdata" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:29.16-29.21|picosoc.v:210.4-216.3" *)
  wire [31:0] \soc.memory.rdata ;
  (* hdlname = "soc memory rdata_0" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:33.14-33.21|picosoc.v:210.4-216.3" *)
  wire [31:0] \soc.memory.rdata_0 ;
  (* hdlname = "soc memory rdata_1" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:33.23-33.30|picosoc.v:210.4-216.3" *)
  wire [31:0] \soc.memory.rdata_1 ;
  (* hdlname = "soc memory wdata" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:28.15-28.20|picosoc.v:210.4-216.3" *)
  wire [31:0] \soc.memory.wdata ;
  (* hdlname = "soc memory wen" *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:26.14-26.17|picosoc.v:210.4-216.3" *)
  wire [3:0] \soc.memory.wen ;
  (* hdlname = "soc ram_rdata" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:108.14-108.23" *)
  wire [31:0] \soc.ram_rdata ;
  (* hdlname = "soc ram_ready" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:107.6-107.15" *)
  wire \soc.ram_ready ;
  (* hdlname = "soc resetn" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:38.8-38.14" *)
  wire \soc.resetn ;
  (* hdlname = "soc ser_rx" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:52.9-52.15" *)
  wire \soc.ser_rx ;
  (* hdlname = "soc ser_tx" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:51.9-51.15" *)
  wire \soc.ser_tx ;
  (* hdlname = "soc simpleuart cfg_divider" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:37.13-37.24|picosoc.v:187.13-203.3" *)
  wire [31:0] \soc.simpleuart.cfg_divider ;
  wire \soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ;
  wire \soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ;
  wire \soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ;
  wire \soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ;
  (* hdlname = "soc simpleuart clk" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:21.8-21.11|picosoc.v:187.13-203.3" *)
  wire \soc.simpleuart.clk ;
  (* hdlname = "soc simpleuart recv_buf_data" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:42.12-42.25|picosoc.v:187.13-203.3" *)
  wire [7:0] \soc.simpleuart.recv_buf_data ;
  wire \soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ;
  (* hdlname = "soc simpleuart recv_buf_valid" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:43.6-43.20|picosoc.v:187.13-203.3" *)
  wire \soc.simpleuart.recv_buf_valid ;
  wire \soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D ;
  (* hdlname = "soc simpleuart recv_divcnt" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:40.13-40.24|picosoc.v:187.13-203.3" *)
  wire [31:0] \soc.simpleuart.recv_divcnt ;
  (* hdlname = "soc simpleuart recv_pattern" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:41.12-41.24|picosoc.v:187.13-203.3" *)
  wire [7:0] \soc.simpleuart.recv_pattern ;
  wire \soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ;
  (* hdlname = "soc simpleuart recv_state" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:39.12-39.22|picosoc.v:187.13-203.3" *)
  wire [3:0] \soc.simpleuart.recv_state ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:0.0-0.0|simpleuart.v:77.4-103.11|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [3:0] \soc.simpleuart.recv_state_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:99.21-99.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "soc simpleuart reg_dat_di" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:33.16-33.26|picosoc.v:187.13-203.3" *)
  wire [31:0] \soc.simpleuart.reg_dat_di ;
  (* hdlname = "soc simpleuart reg_dat_do" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:34.16-34.26|picosoc.v:187.13-203.3" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \soc.simpleuart.reg_dat_do ;
  (* hdlname = "soc simpleuart reg_div_di" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:28.16-28.26|picosoc.v:187.13-203.3" *)
  wire [31:0] \soc.simpleuart.reg_div_di ;
  (* hdlname = "soc simpleuart reg_div_do" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:29.16-29.26|picosoc.v:187.13-203.3" *)
  wire [31:0] \soc.simpleuart.reg_div_do ;
  (* hdlname = "soc simpleuart resetn" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:22.8-22.14|picosoc.v:187.13-203.3" *)
  wire \soc.simpleuart.resetn ;
  (* hdlname = "soc simpleuart send_bitcnt" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:46.12-46.23|picosoc.v:187.13-203.3" *)
  wire [3:0] \soc.simpleuart.send_bitcnt ;
  wire \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D ;
  wire \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:132.20-132.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 3" *)
  wire [3:0] \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 ;
  wire \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D ;
  wire \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:132.20-132.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "soc simpleuart send_divcnt" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:47.13-47.24|picosoc.v:187.13-203.3" *)
  wire [31:0] \soc.simpleuart.send_divcnt ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [31:0] \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "soc simpleuart send_dummy" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:48.6-48.16|picosoc.v:187.13-203.3" *)
  wire \soc.simpleuart.send_dummy ;
  wire \soc.simpleuart.send_dummy_SB_DFFESS_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.simpleuart.send_dummy_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI ;
  wire \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.simpleuart.send_dummy_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* hdlname = "soc simpleuart send_pattern" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:45.12-45.24|picosoc.v:187.13-203.3" *)
  wire [9:0] \soc.simpleuart.send_pattern ;
  wire \soc.simpleuart.send_pattern_SB_DFFESS_Q_1_D ;
  wire \soc.simpleuart.send_pattern_SB_DFFESS_Q_2_D ;
  wire \soc.simpleuart.send_pattern_SB_DFFESS_Q_3_D ;
  wire \soc.simpleuart.send_pattern_SB_DFFESS_Q_4_D ;
  wire \soc.simpleuart.send_pattern_SB_DFFESS_Q_5_D ;
  wire \soc.simpleuart.send_pattern_SB_DFFESS_Q_6_D ;
  wire \soc.simpleuart.send_pattern_SB_DFFESS_Q_7_D ;
  wire \soc.simpleuart.send_pattern_SB_DFFESS_Q_D ;
  (* hdlname = "soc simpleuart ser_rx" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:25.9-25.15|picosoc.v:187.13-203.3" *)
  wire \soc.simpleuart.ser_rx ;
  (* hdlname = "soc simpleuart ser_tx" *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:24.9-24.15|picosoc.v:187.13-203.3" *)
  wire \soc.simpleuart.ser_tx ;
  (* hdlname = "soc simpleuart_reg_dat_do" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:122.14-122.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \soc.simpleuart_reg_dat_do ;
  (* hdlname = "soc simpleuart_reg_div_do" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:119.14-119.35" *)
  wire [31:0] \soc.simpleuart_reg_div_do ;
  (* hdlname = "soc spimem_rdata" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:105.14-105.26" *)
  wire [31:0] \soc.spimem_rdata ;
  (* hdlname = "soc spimemio addr" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:25.15-25.19|picosoc.v:156.11-185.3" *)
  wire [23:0] \soc.spimemio.addr ;
  (* hdlname = "soc spimemio buffer" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:64.13-64.19|picosoc.v:156.11-185.3" *)
  wire [23:0] \soc.spimemio.buffer ;
  wire \soc.spimemio.buffer_SB_DFFE_Q_23_E ;
  wire \soc.spimemio.buffer_SB_DFFE_Q_9_E ;
  wire \soc.spimemio.buffer_SB_DFFE_Q_E ;
  (* hdlname = "soc spimemio cfgreg_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:47.16-47.25|picosoc.v:156.11-185.3" *)
  wire [31:0] \soc.spimemio.cfgreg_di ;
  (* hdlname = "soc spimemio cfgreg_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:48.16-48.25|picosoc.v:156.11-185.3" *)
  (* unused_bits = "2 3 10 11" *)
  wire [31:0] \soc.spimemio.cfgreg_do ;
  (* hdlname = "soc spimemio clk" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:21.8-21.11|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.clk ;
  (* hdlname = "soc spimemio config_clk" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:83.12-83.22|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.config_clk ;
  (* hdlname = "soc spimemio config_cont" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:79.12-79.23|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.config_cont ;
  (* hdlname = "soc spimemio config_csb" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:82.12-82.22|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.config_csb ;
  (* hdlname = "soc spimemio config_ddr" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:77.12-77.22|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.config_ddr ;
  wire \soc.spimemio.config_ddr_SB_DFFESR_Q_E ;
  (* hdlname = "soc spimemio config_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:84.12-84.21|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.config_do ;
  wire \soc.spimemio.config_do_SB_DFFESR_Q_E ;
  (* hdlname = "soc spimemio config_dummy" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:80.12-80.24|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.config_dummy ;
  (* hdlname = "soc spimemio config_en" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:76.12-76.21|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.config_en ;
  wire \soc.spimemio.config_en_SB_DFFESS_Q_E ;
  (* hdlname = "soc spimemio config_oe" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:81.12-81.21|picosoc.v:156.11-185.3" *)
  (* unused_bits = "2 3" *)
  wire [3:0] \soc.spimemio.config_oe ;
  wire \soc.spimemio.config_oe_SB_DFFESR_Q_E ;
  (* hdlname = "soc spimemio config_qspi" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:78.12-78.23|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.config_qspi ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.config_qspi_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.config_qspi_SB_LUT4_I0_O ;
  (* hdlname = "soc spimemio din_data" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:53.13-53.21|picosoc.v:156.11-185.3" *)
  wire [7:0] \soc.spimemio.din_data ;
  wire \soc.spimemio.din_data_SB_DFFESS_Q_S ;
  (* hdlname = "soc spimemio din_ddr" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:57.13-57.20|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.din_ddr ;
  wire \soc.spimemio.din_ddr_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_ddr_SB_LUT4_I0_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_ddr_SB_LUT4_I0_I3 ;
  (* hdlname = "soc spimemio din_qspi" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:56.13-56.21|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.din_qspi ;
  wire \soc.spimemio.din_qspi_SB_DFFSR_Q_D ;
  (* hdlname = "soc spimemio din_rd" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:58.13-58.19|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.din_rd ;
  wire \soc.spimemio.din_rd_SB_DFFESR_Q_E ;
  (* hdlname = "soc spimemio din_tag" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:54.13-54.20|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.din_tag ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:0.0-0.0|spimemio.v:235.4-359.11|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \soc.spimemio.din_tag_SB_DFFESR_Q_2_D ;
  wire \soc.spimemio.din_tag_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2 ;
  (* hdlname = "soc spimemio din_valid" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:51.13-51.22|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.din_valid ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:0.0-0.0|spimemio.v:235.4-359.11|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire \soc.spimemio.din_valid_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  wire \soc.spimemio.din_valid_SB_DFFSR_Q_R ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 ;
  wire \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:0.0-0.0|spimemio.v:235.4-359.11|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [7:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.din_valid_SB_LUT4_I3_O ;
  (* hdlname = "soc spimemio dout_data" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:61.13-61.22|picosoc.v:156.11-185.3" *)
  wire [7:0] \soc.spimemio.dout_data ;
  (* hdlname = "soc spimemio dout_tag" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:62.13-62.21|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.dout_tag ;
  (* hdlname = "soc spimemio flash_clk" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:29.9-29.18|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.flash_clk ;
  (* hdlname = "soc spimemio flash_csb" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:28.9-28.18|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.flash_csb ;
  (* hdlname = "soc spimemio flash_io0_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:41.9-41.21|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.flash_io0_di ;
  (* hdlname = "soc spimemio flash_io0_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:36.9-36.21|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.flash_io0_do ;
  (* hdlname = "soc spimemio flash_io0_oe" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:31.9-31.21|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.flash_io0_oe ;
  (* hdlname = "soc spimemio flash_io1_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:42.9-42.21|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.flash_io1_di ;
  (* hdlname = "soc spimemio flash_io1_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:37.9-37.21|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.flash_io1_do ;
  (* hdlname = "soc spimemio flash_io1_oe" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:32.9-32.21|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.flash_io1_oe ;
  (* hdlname = "soc spimemio flash_io2_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:43.9-43.21|picosoc.v:156.11-185.3" *)
  (* unused_bits = "0" *)
  wire \soc.spimemio.flash_io2_di ;
  (* hdlname = "soc spimemio flash_io2_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:38.9-38.21|picosoc.v:156.11-185.3" *)
  (* unused_bits = "0" *)
  wire \soc.spimemio.flash_io2_do ;
  (* hdlname = "soc spimemio flash_io2_oe" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:33.9-33.21|picosoc.v:156.11-185.3" *)
  (* unused_bits = "0" *)
  wire \soc.spimemio.flash_io2_oe ;
  (* hdlname = "soc spimemio flash_io3_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:44.9-44.21|picosoc.v:156.11-185.3" *)
  (* unused_bits = "0" *)
  wire \soc.spimemio.flash_io3_di ;
  (* hdlname = "soc spimemio flash_io3_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:39.9-39.21|picosoc.v:156.11-185.3" *)
  (* unused_bits = "0" *)
  wire \soc.spimemio.flash_io3_do ;
  (* hdlname = "soc spimemio flash_io3_oe" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:34.9-34.21|picosoc.v:156.11-185.3" *)
  (* unused_bits = "0" *)
  wire \soc.spimemio.flash_io3_oe ;
  (* hdlname = "soc spimemio rd_addr" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:66.13-66.20|picosoc.v:156.11-185.3" *)
  wire [23:0] \soc.spimemio.rd_addr ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_10_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_11_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_12_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_13_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_14_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_15_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_16_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_17_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_18_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_19_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_1_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_20_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_21_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_2_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_3_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_4_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_5_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_6_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_7_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_8_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_9_D ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.16-226.43|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_addr_SB_DFFE_Q_D ;
  (* hdlname = "soc spimemio rd_inc" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:69.6-69.12|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_inc ;
  wire \soc.spimemio.rd_inc_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2 ;
  wire \soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.rd_inc_SB_DFFESR_Q_R ;
  (* hdlname = "soc spimemio rd_valid" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:67.6-67.14|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_valid ;
  wire \soc.spimemio.rd_valid_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.rd_valid_SB_LUT4_I3_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_valid_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.rd_valid_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* hdlname = "soc spimemio rd_wait" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:68.6-68.13|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.rd_wait ;
  wire \soc.spimemio.rd_wait_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.rd_wait_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.rd_wait_SB_LUT4_I3_O ;
  (* hdlname = "soc spimemio rdata" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:26.20-26.25|picosoc.v:156.11-185.3" *)
  wire [31:0] \soc.spimemio.rdata ;
  (* hdlname = "soc spimemio resetn" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:21.13-21.19|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.resetn ;
  (* hdlname = "soc spimemio softreset" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:74.6-74.15|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.softreset ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:100.16-100.39|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.softreset_SB_DFFSS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:99.21-99.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2 3" *)
  wire [3:0] \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:99.21-99.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.softreset_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 ;
  (* onehot = 32'd1 *)
  wire [12:0] \soc.spimemio.state ;
  wire \soc.spimemio.state_SB_DFF_Q_10_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 ;
  wire \soc.spimemio.state_SB_DFF_Q_11_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3 ;
  wire \soc.spimemio.state_SB_DFF_Q_12_D ;
  wire \soc.spimemio.state_SB_DFF_Q_1_D ;
  wire \soc.spimemio.state_SB_DFF_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 ;
  wire \soc.spimemio.state_SB_DFF_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 ;
  wire \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  wire \soc.spimemio.state_SB_DFF_Q_4_D ;
  wire \soc.spimemio.state_SB_DFF_Q_5_D ;
  wire \soc.spimemio.state_SB_DFF_Q_6_D ;
  wire \soc.spimemio.state_SB_DFF_Q_7_D ;
  wire \soc.spimemio.state_SB_DFF_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 ;
  wire \soc.spimemio.state_SB_DFF_Q_9_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3 ;
  wire \soc.spimemio.state_SB_DFF_Q_D ;
  (* hdlname = "soc spimemio valid" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:23.8-23.13|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.valid ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.valid_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* hdlname = "soc spimemio xfer clk" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:379.8-379.11|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.clk ;
  (* hdlname = "soc spimemio xfer count" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:416.12-416.17|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.xfer.count ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:464.4-531.11|spimemio.v:0.0-0.0|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  (* unused_bits = "0 3" *)
  wire [3:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  wire \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:524.20-524.42|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 1" *)
  wire [2:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:524.20-524.42|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  wire \soc.spimemio.xfer.count_SB_DFFESR_Q_3_E ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:464.4-531.11|spimemio.v:0.0-0.0|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_D ;
  wire \soc.spimemio.xfer.count_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 ;
  (* hdlname = "soc spimemio xfer din_data" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:383.19-383.27|picosoc.v:156.11-185.3" *)
  wire [7:0] \soc.spimemio.xfer.din_data ;
  (* hdlname = "soc spimemio xfer din_ddr" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:388.19-388.26|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.din_ddr ;
  (* hdlname = "soc spimemio xfer din_dspi" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:386.19-386.27|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.din_dspi ;
  (* hdlname = "soc spimemio xfer din_qspi" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:387.19-387.27|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.din_qspi ;
  (* hdlname = "soc spimemio xfer din_rd" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:389.19-389.25|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.din_rd ;
  (* hdlname = "soc spimemio xfer din_tag" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:384.19-384.26|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.xfer.din_tag ;
  (* hdlname = "soc spimemio xfer din_valid" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:381.19-381.28|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.din_valid ;
  (* hdlname = "soc spimemio xfer dout_data" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:392.19-392.28|picosoc.v:156.11-185.3" *)
  wire [7:0] \soc.spimemio.xfer.dout_data ;
  (* hdlname = "soc spimemio xfer dout_tag" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:393.19-393.27|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.xfer.dout_tag ;
  (* hdlname = "soc spimemio xfer dummy_count" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:417.12-417.23|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.xfer.dummy_count ;
  wire \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D ;
  wire \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D ;
  wire \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D ;
  wire \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [3:0] \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [3:0] \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO ;
  (* hdlname = "soc spimemio xfer fetch" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:432.6-432.11|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.fetch ;
  (* hdlname = "soc spimemio xfer flash_clk" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:396.13-396.22|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_clk ;
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:553.18-553.42|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_D ;
  wire \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [3:0] \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2 3" *)
  wire [3:0] \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 ;
  (* hdlname = "soc spimemio xfer flash_csb" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:395.13-395.22|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_csb ;
  (* hdlname = "soc spimemio xfer flash_io0_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:408.13-408.25|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_io0_di ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:464.4-531.11|spimemio.v:0.0-0.0|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [7:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  (* hdlname = "soc spimemio xfer flash_io0_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:403.13-403.25|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_io0_do ;
  (* hdlname = "soc spimemio xfer flash_io1_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:409.13-409.25|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_io1_di ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O ;
  (* hdlname = "soc spimemio xfer flash_io1_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:404.13-404.25|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_io1_do ;
  (* hdlname = "soc spimemio xfer flash_io2_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:410.13-410.25|picosoc.v:156.11-185.3" *)
  (* unused_bits = "0" *)
  wire \soc.spimemio.xfer.flash_io2_di ;
  (* hdlname = "soc spimemio xfer flash_io2_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:405.13-405.25|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_io2_do ;
  (* hdlname = "soc spimemio xfer flash_io3_di" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:411.13-411.25|picosoc.v:156.11-185.3" *)
  (* unused_bits = "0" *)
  wire \soc.spimemio.xfer.flash_io3_di ;
  (* hdlname = "soc spimemio xfer flash_io3_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:406.13-406.25|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.flash_io3_do ;
  (* hdlname = "soc spimemio xfer ibuffer" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:414.12-414.19|picosoc.v:156.11-185.3" *)
  wire [7:0] \soc.spimemio.xfer.ibuffer ;
  wire \soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ;
  (* hdlname = "soc spimemio xfer last_fetch" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:434.6-434.16|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.last_fetch ;
  wire \soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O ;
  (* hdlname = "soc spimemio xfer next_count" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:430.12-430.22|picosoc.v:156.11-185.3" *)
  (* unused_bits = "3" *)
  wire [3:0] \soc.spimemio.xfer.next_count ;
  (* hdlname = "soc spimemio xfer next_fetch" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:433.6-433.16|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.next_fetch ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 ;
  (* hdlname = "soc spimemio xfer next_obuffer" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:428.12-428.24|picosoc.v:156.11-185.3" *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] \soc.spimemio.xfer.next_obuffer ;
  (* hdlname = "soc spimemio xfer obuffer" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:413.12-413.19|picosoc.v:156.11-185.3" *)
  wire [7:0] \soc.spimemio.xfer.obuffer ;
  wire \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  wire \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 ;
  wire \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  wire \soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 ;
  wire \soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 ;
  wire \soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D ;
  wire \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 ;
  (* hdlname = "soc spimemio xfer resetn" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:379.13-379.19|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.resetn ;
  (* hdlname = "soc spimemio xfer xfer_ddr" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:422.6-422.14|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.xfer_ddr ;
  (* hdlname = "soc spimemio xfer xfer_ddr_q" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:423.6-423.16|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.xfer_ddr_q ;
  (* hdlname = "soc spimemio xfer xfer_dspi" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:420.6-420.15|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.xfer_dspi ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O ;
  (* hdlname = "soc spimemio xfer xfer_qspi" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:421.6-421.15|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.xfer_qspi ;
  (* hdlname = "soc spimemio xfer xfer_rd" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:424.6-424.13|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer.xfer_rd ;
  (* hdlname = "soc spimemio xfer xfer_tag" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:425.12-425.20|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.xfer.xfer_tag ;
  (* hdlname = "soc spimemio xfer xfer_tag_q" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:426.12-426.22|picosoc.v:156.11-185.3" *)
  wire [3:0] \soc.spimemio.xfer.xfer_tag_q ;
  (* hdlname = "soc spimemio xfer_clk" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:134.7-134.15|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_clk ;
  (* hdlname = "soc spimemio xfer_csb" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:133.7-133.15|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_csb ;
  (* hdlname = "soc spimemio xfer_ddr" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:172.7-172.15|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_ddr ;
  (* hdlname = "soc spimemio xfer_dspi" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:171.7-171.16|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_dspi ;
  (* hdlname = "soc spimemio xfer_io0_90" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:146.6-146.17|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_io0_90 ;
  (* hdlname = "soc spimemio xfer_io0_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:141.7-141.18|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_io0_do ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 ;
  (* hdlname = "soc spimemio xfer_io1_90" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:147.6-147.17|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_io1_90 ;
  (* hdlname = "soc spimemio xfer_io1_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:142.7-142.18|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_io1_do ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 ;
  (* hdlname = "soc spimemio xfer_io2_90" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:148.6-148.17|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_io2_90 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer_io2_90_SB_LUT4_I3_O ;
  (* hdlname = "soc spimemio xfer_io2_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:143.7-143.18|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_io2_do ;
  (* hdlname = "soc spimemio xfer_io3_90" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:149.6-149.17|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_io3_90 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \soc.spimemio.xfer_io3_90_SB_LUT4_I3_O ;
  (* hdlname = "soc spimemio xfer_io3_do" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:144.7-144.18|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_io3_do ;
  (* hdlname = "soc spimemio xfer_resetn" *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:50.13-50.24|picosoc.v:156.11-185.3" *)
  wire \soc.spimemio.xfer_resetn ;
  wire \soc.spimemio.xfer_resetn_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O ;
  wire \soc.spimemio.xfer_resetn_SB_LUT4_I3_O ;
  (* hdlname = "soc spimemio_cfgreg_do" *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:116.14-116.32" *)
  (* unused_bits = "2 3 10 11" *)
  wire [31:0] \soc.spimemio_cfgreg_do ;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) flash_clk_SB_LUT4_I1 (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I1(flash_clk),
    .I2(\soc.simpleuart_reg_div_do [4]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(flash_clk_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f44)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_I0 (
    .I0(flash_clk_SB_LUT4_I1_O[0]),
    .I1(flash_clk_SB_LUT4_I1_O[1]),
    .I2(\soc.ram_rdata [4]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a03)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1 (
    .I0(\soc.spimemio.rdata [4]),
    .I1(flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .I3(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h110f)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0 (
    .I0(flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]),
    .I1(flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]),
    .I2(\soc.cpu.mem_rdata_q [4]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .I3(\soc.iomem_rdata [4]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_buf_data [4]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(flash_clk_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I1(\soc.simpleuart_reg_div_do [6]),
    .I2(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .I3(\soc.simpleuart.recv_buf_data [6]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(\soc.ram_rdata [6]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]),
    .I1(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1 (
    .I0(\soc.cpu.mem_rdata_q [6]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\soc.cpu.mem_rdata_q [22]),
    .I1(\soc.mem_rdata [22]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [6]),
    .I2(\soc.iomem_rdata [6]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0]),
    .I2(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [1]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .I2(\soc.memory.cs_1_SB_LUT4_I3_1_O [1]),
    .I3(\soc.memory.cs_1_SB_LUT4_I3_1_O [2]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) flash_clk_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.config_clk ),
    .I2(\soc.spimemio.xfer_clk ),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(flash_clk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) flash_csb_SB_LUT4_I0 (
    .I0(flash_csb),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [5]),
    .O(flash_csb_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f44)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0 (
    .I0(flash_csb_SB_LUT4_I0_O[0]),
    .I1(flash_csb_SB_LUT4_I0_O[1]),
    .I2(\soc.ram_rdata [5]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf04f)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1 (
    .I0(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O[1]),
    .I2(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O[2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1 (
    .I0(\soc.cpu.mem_rdata_q [5]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\soc.cpu.mem_rdata_q [21]),
    .I1(\soc.mem_rdata [21]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .I2(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3[1]),
    .I3(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]),
    .I3(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.mem_rdata [21]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(\soc.mem_rdata [29]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(\soc.cpu.mem_rdata_q [13]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0 (
    .I0(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]),
    .I2(\soc.cpu.mem_16bit_buffer [13]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\soc.cpu.mem_rdata_q [29]),
    .I1(\soc.mem_rdata [29]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [13]),
    .I2(\soc.iomem_rdata [13]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I2(\soc.ram_rdata [13]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\soc.simpleuart_reg_div_do [13]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.mem_wordsize [2]),
    .I3(\soc.cpu.reg_op1 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\soc.cpu.irq_pending [5]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]),
    .I3(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [5]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [2]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [5]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [5]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_cycle [5]),
    .I2(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [37]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [5]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [37]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(\soc.spimemio.rdata [5]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]),
    .I2(\soc.iomem_rdata [5]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .I3(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) flash_csb_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_buf_data [5]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(flash_csb_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) flash_csb_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.config_csb ),
    .I2(\soc.spimemio.xfer_csb ),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(flash_csb)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) flash_io0_do_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.config_do [0]),
    .I2(flash_io0_do_SB_LUT4_O_I2[1]),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(\soc.spimemio.flash_io0_do )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) flash_io0_oe_SB_LUT4_I0 (
    .I0(\soc.spimemio_cfgreg_do [8]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [8]),
    .O(flash_io0_oe_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3 (
    .I0(\soc.ram_rdata [8]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(flash_io0_oe_SB_LUT4_I0_O[3]),
    .O(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(\soc.spimemio.rdata [8]),
    .I1(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .O(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(\soc.iomem_rdata [8]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .I3(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .O(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(\soc.cpu.mem_rdata_q [8]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0 (
    .I0(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I2(\soc.cpu.mem_16bit_buffer [8]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I3(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I3(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .O(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I2(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .O(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\soc.cpu.mem_rdata_q [24]),
    .I1(\soc.mem_rdata [24]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f0)
  ) flash_io0_oe_SB_LUT4_O (
    .I0(flash_io0_oe_SB_LUT4_O_I0[0]),
    .I1(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I2(\soc.spimemio.config_oe [0]),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(\soc.spimemio_cfgreg_do [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) flash_io0_oe_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I3(flash_io1_oe_SB_LUT4_O_I0[1]),
    .O(flash_io0_oe_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) flash_io1_do_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.config_do [1]),
    .I2(flash_io1_do_SB_LUT4_O_I2[1]),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(\soc.spimemio.flash_io1_do )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) flash_io1_oe_SB_LUT4_I0 (
    .I0(\soc.spimemio_cfgreg_do [9]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [9]),
    .O(flash_io1_oe_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3 (
    .I0(\soc.ram_rdata [9]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(flash_io1_oe_SB_LUT4_I0_O[3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[0]),
    .I1(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0 (
    .I0(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.mem_rdata [25]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf50)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1 (
    .I0(\soc.cpu.mem_rdata_q [9]),
    .I1(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3 (
    .I0(\soc.cpu.mem_rdata_q [25]),
    .I1(\soc.mem_rdata [25]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(\soc.cpu.mem_rdata_q [29]),
    .I1(\soc.mem_rdata [29]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(\soc.cpu.mem_rdata_q [31]),
    .I1(\soc.mem_rdata [31]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf50)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(\soc.cpu.mem_rdata_q [15]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(\soc.cpu.mem_rdata_q [30]),
    .I1(\soc.mem_rdata [30]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf50)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf50)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\soc.cpu.mem_rdata_q [13]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [9]),
    .I2(\soc.iomem_rdata [9]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) flash_io1_oe_SB_LUT4_O (
    .I0(flash_io1_oe_SB_LUT4_O_I0[1]),
    .I1(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I2(\soc.spimemio.config_oe [1]),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(\soc.spimemio_cfgreg_do [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:76.4-81.3" *)
  SB_IO #(
    .PIN_TYPE(6'h29),
    .PULLUP(1'h0)
  ) \flash_io_buf[0]  (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(\soc.spimemio_cfgreg_do [0]),
    .D_OUT_0(\soc.spimemio.flash_io0_do ),
    .OUTPUT_ENABLE(\soc.spimemio_cfgreg_do [8]),
    .PACKAGE_PIN(flash_io0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:76.4-81.3" *)
  SB_IO #(
    .PIN_TYPE(6'h29),
    .PULLUP(1'h0)
  ) \flash_io_buf[1]  (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(\soc.spimemio_cfgreg_do [1]),
    .D_OUT_0(\soc.spimemio.flash_io1_do ),
    .OUTPUT_ENABLE(\soc.spimemio_cfgreg_do [9]),
    .PACKAGE_PIN(flash_io1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [31]),
    .E(gpio_SB_DFFESR_Q_E),
    .Q(gpio[31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_1 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [30]),
    .E(gpio_SB_DFFESR_Q_E),
    .Q(gpio[30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_10 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [21]),
    .E(gpio_SB_DFFESR_Q_9_E),
    .Q(gpio[21]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_11 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [20]),
    .E(gpio_SB_DFFESR_Q_9_E),
    .Q(gpio[20]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_12 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [19]),
    .E(gpio_SB_DFFESR_Q_9_E),
    .Q(gpio[19]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_13 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [18]),
    .E(gpio_SB_DFFESR_Q_9_E),
    .Q(gpio[18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_14 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [17]),
    .E(gpio_SB_DFFESR_Q_9_E),
    .Q(gpio[17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_15 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [16]),
    .E(gpio_SB_DFFESR_Q_9_E),
    .Q(gpio[16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_16 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [15]),
    .E(gpio_SB_DFFESR_Q_23_E),
    .Q(gpio[15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_17 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [14]),
    .E(gpio_SB_DFFESR_Q_23_E),
    .Q(gpio[14]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_18 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [13]),
    .E(gpio_SB_DFFESR_Q_23_E),
    .Q(gpio[13]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_19 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [12]),
    .E(gpio_SB_DFFESR_Q_23_E),
    .Q(gpio[12]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_2 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [29]),
    .E(gpio_SB_DFFESR_Q_E),
    .Q(gpio[29]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_20 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [11]),
    .E(gpio_SB_DFFESR_Q_23_E),
    .Q(gpio[11]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_21 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [10]),
    .E(gpio_SB_DFFESR_Q_23_E),
    .Q(gpio[10]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_22 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [9]),
    .E(gpio_SB_DFFESR_Q_23_E),
    .Q(gpio[9]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_23 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [8]),
    .E(gpio_SB_DFFESR_Q_23_E),
    .Q(gpio[8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_24 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [7]),
    .E(led1_SB_DFFESR_Q_E),
    .Q(leds[7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_25 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [6]),
    .E(led1_SB_DFFESR_Q_E),
    .Q(leds[6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_26 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [0]),
    .E(led1_SB_DFFESR_Q_E),
    .Q(leds[0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_3 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [28]),
    .E(gpio_SB_DFFESR_Q_E),
    .Q(gpio[28]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_4 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [27]),
    .E(gpio_SB_DFFESR_Q_E),
    .Q(gpio[27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_5 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [26]),
    .E(gpio_SB_DFFESR_Q_E),
    .Q(gpio[26]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_6 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [25]),
    .E(gpio_SB_DFFESR_Q_E),
    .Q(gpio[25]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_7 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [24]),
    .E(gpio_SB_DFFESR_Q_E),
    .Q(gpio[24]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_8 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [23]),
    .E(gpio_SB_DFFESR_Q_9_E),
    .Q(gpio[23]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR gpio_SB_DFFESR_Q_9 (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [22]),
    .E(gpio_SB_DFFESR_Q_9_E),
    .Q(gpio[22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q (
    .C(clk),
    .D(gpio[31]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_1 (
    .C(clk),
    .D(gpio[30]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_10 (
    .C(clk),
    .D(gpio[21]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_11 (
    .C(clk),
    .D(gpio[20]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_12 (
    .C(clk),
    .D(gpio[19]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_13 (
    .C(clk),
    .D(gpio[18]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_14 (
    .C(clk),
    .D(gpio[17]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_15 (
    .C(clk),
    .D(gpio[16]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_16 (
    .C(clk),
    .D(gpio[15]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_17 (
    .C(clk),
    .D(gpio[14]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_18 (
    .C(clk),
    .D(gpio[13]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_19 (
    .C(clk),
    .D(gpio[12]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_2 (
    .C(clk),
    .D(gpio[29]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_20 (
    .C(clk),
    .D(gpio[11]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_21 (
    .C(clk),
    .D(gpio[10]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_22 (
    .C(clk),
    .D(gpio[9]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_23 (
    .C(clk),
    .D(gpio[8]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_24 (
    .C(clk),
    .D(leds[7]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_25 (
    .C(clk),
    .D(leds[6]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_26 (
    .C(clk),
    .D(led5),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_27 (
    .C(clk),
    .D(led4),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_28 (
    .C(clk),
    .D(led3),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_29 (
    .C(clk),
    .D(led2),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_3 (
    .C(clk),
    .D(gpio[28]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_30 (
    .C(clk),
    .D(led1),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_31 (
    .C(clk),
    .D(leds[0]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_4 (
    .C(clk),
    .D(gpio[27]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_5 (
    .C(clk),
    .D(gpio[26]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_6 (
    .C(clk),
    .D(gpio[25]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_7 (
    .C(clk),
    .D(gpio[24]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_8 (
    .C(clk),
    .D(gpio[23]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_rdata_SB_DFFE_Q_9 (
    .C(clk),
    .D(gpio[22]),
    .E(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O),
    .Q(\soc.iomem_rdata [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE iomem_ready_SB_DFFE_Q (
    .C(clk),
    .D(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]),
    .E(\soc.spimemio.resetn ),
    .Q(\soc.iomem_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) iomem_ready_SB_LUT4_I0 (
    .I0(\soc.iomem_ready ),
    .I1(iomem_ready_SB_LUT4_I3_I1[6]),
    .I2(\soc.memory.cs_1_SB_LUT4_I3_1_O [3]),
    .I3(\soc.mem_addr [25]),
    .O(iomem_ready_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I0_O[0]),
    .I2(iomem_ready_SB_LUT4_I0_O[1]),
    .I3(\soc.mem_addr [24]),
    .O(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]),
    .I2(\soc.mem_wstrb [3]),
    .I3(\soc.spimemio.resetn ),
    .O(gpio_SB_DFFESR_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]),
    .I2(\soc.mem_wstrb [2]),
    .I3(\soc.spimemio.resetn ),
    .O(gpio_SB_DFFESR_Q_9_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_2 (
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]),
    .I2(\soc.mem_wstrb [1]),
    .I3(\soc.spimemio.resetn ),
    .O(gpio_SB_DFFESR_Q_23_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_3 (
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .I3(\soc.spimemio.resetn ),
    .O(led1_SB_DFFESR_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]),
    .I3(\soc.spimemio.resetn ),
    .O(iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]),
    .I3(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]),
    .O(iomem_ready_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\soc.spimemio.addr [20]),
    .I1(\soc.spimemio.addr [21]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.spimemio.addr [23]),
    .O(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.addr [18]),
    .I3(\soc.spimemio.addr [19]),
    .O(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_2 (
    .I0(\soc.mem_addr [28]),
    .I1(\soc.mem_addr [29]),
    .I2(\soc.mem_addr [30]),
    .I3(\soc.mem_addr [31]),
    .O(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.mem_addr [26]),
    .I3(\soc.mem_addr [27]),
    .O(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) iomem_ready_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1[6]),
    .I2(\soc.memory.cs_1_SB_LUT4_I3_1_O [3]),
    .I3(\soc.iomem_ready ),
    .O(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:110.37-110.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO (
    .CI(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[6]),
    .CO(iomem_ready_SB_LUT4_I3_I1[6]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:110.37-110.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[5]),
    .CO(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[6]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:110.37-110.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1 (
    .CI(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[4]),
    .CO(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[5]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:110.37-110.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2 (
    .CI(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[3]),
    .CO(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[4]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:110.37-110.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3 (
    .CI(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[2]),
    .CO(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[3]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:110.37-110.61|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4 (
    .CI(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[23]),
    .CO(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[2]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.mem_addr [31]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.mem_addr [30]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [19]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [18]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.mem_addr [29]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [7]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [5]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [3]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [2]),
    .O(\soc.memory.cs_0_SB_CARRY_I1_CO [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.mem_addr [25]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.mem_addr [24]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.mem_addr [28]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.mem_addr [27]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.mem_addr [26]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [23]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [21]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.addr [20]),
    .O(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) iomem_ready_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I3_1_O [2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .O(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) iomem_ready_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I1_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(iomem_ready_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR led1_SB_DFFESR_Q (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [1]),
    .E(led1_SB_DFFESR_Q_E),
    .Q(led1),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR led2_SB_DFFESR_Q (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [2]),
    .E(led1_SB_DFFESR_Q_E),
    .Q(led2),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR led3_SB_DFFESR_Q (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [3]),
    .E(led1_SB_DFFESR_Q_E),
    .Q(led3),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR led4_SB_DFFESR_Q (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [4]),
    .E(led1_SB_DFFESR_Q_E),
    .Q(led4),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:93.2-107.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR led5_SB_DFFESR_Q (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [5]),
    .E(led1_SB_DFFESR_Q_E),
    .Q(led5),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ledg_n_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(leds[7]),
    .O(ledg_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ledr_n_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(leds[6]),
    .O(ledr_n)
  );
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY reset_cnt_SB_CARRY_I1 (
    .CI(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]),
    .CO(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]),
    .I0(1'h0),
    .I1(reset_cnt[4])
  );
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY reset_cnt_SB_CARRY_I1_1 (
    .CI(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]),
    .CO(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]),
    .I0(1'h0),
    .I1(reset_cnt[3])
  );
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY reset_cnt_SB_CARRY_I1_2 (
    .CI(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]),
    .CO(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]),
    .I0(1'h0),
    .I1(reset_cnt[2])
  );
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY reset_cnt_SB_CARRY_I1_3 (
    .CI(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]),
    .CO(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]),
    .I0(1'h0),
    .I1(\soc.cpu.resetn_SB_LUT4_O_I1 [2])
  );
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY reset_cnt_SB_CARRY_I1_4 (
    .CI(1'h0),
    .CO(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]),
    .I0(\soc.cpu.resetn_SB_LUT4_I3_O ),
    .I1(\soc.cpu.resetn_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:53.2-55.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF reset_cnt_SB_DFF_Q (
    .C(clk),
    .D(reset_cnt_SB_DFF_Q_D[5]),
    .Q(reset_cnt[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:53.2-55.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF reset_cnt_SB_DFF_Q_1 (
    .C(clk),
    .D(reset_cnt_SB_DFF_Q_D[4]),
    .Q(reset_cnt[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:53.2-55.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF reset_cnt_SB_DFF_Q_2 (
    .C(clk),
    .D(reset_cnt_SB_DFF_Q_D[3]),
    .Q(reset_cnt[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:53.2-55.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF reset_cnt_SB_DFF_Q_3 (
    .C(clk),
    .D(reset_cnt_SB_DFF_Q_D[2]),
    .Q(reset_cnt[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:53.2-55.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF reset_cnt_SB_DFF_Q_4 (
    .C(clk),
    .D(reset_cnt_SB_DFF_Q_D[1]),
    .Q(\soc.cpu.resetn_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:53.2-55.5|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF reset_cnt_SB_DFF_Q_5 (
    .C(clk),
    .D(reset_cnt_SB_DFF_Q_D[0]),
    .Q(\soc.cpu.resetn_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) reset_cnt_SB_DFF_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reset_cnt[5]),
    .I3(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]),
    .O(reset_cnt_SB_DFF_Q_D[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) reset_cnt_SB_DFF_Q_D_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reset_cnt[4]),
    .I3(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]),
    .O(reset_cnt_SB_DFF_Q_D[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) reset_cnt_SB_DFF_Q_D_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reset_cnt[3]),
    .I3(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]),
    .O(reset_cnt_SB_DFF_Q_D[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) reset_cnt_SB_DFF_Q_D_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reset_cnt[2]),
    .I3(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]),
    .O(reset_cnt_SB_DFF_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) reset_cnt_SB_DFF_Q_D_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.resetn_SB_LUT4_O_I1 [2]),
    .I3(reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]),
    .O(reset_cnt_SB_DFF_Q_D[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:54.16-54.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) reset_cnt_SB_DFF_Q_D_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(\soc.cpu.resetn_SB_LUT4_I3_O ),
    .I2(\soc.cpu.resetn_SB_LUT4_O_I1 [1]),
    .I3(1'h0),
    .O(reset_cnt_SB_DFF_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) ser_rx_SB_LUT4_I1 (
    .I0(ser_rx_SB_LUT4_I1_I0[0]),
    .I1(ser_rx),
    .I2(ser_rx_SB_LUT4_I1_I2[1]),
    .I3(\soc.spimemio.resetn ),
    .O(ser_rx_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ser_rx_SB_LUT4_I1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]),
    .O(ser_rx_SB_LUT4_I1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(ser_rx_SB_LUT4_I1_I2[1]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [9]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_1 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [8]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_10 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [29]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_11 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [28]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_12 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [27]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_13 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [26]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_14 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [25]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_15 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [24]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_16 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [23]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_17 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [22]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_18 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [21]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_19 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [20]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_2 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [7]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_20 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [1]),
    .I3(\soc.simpleuart.recv_divcnt [0]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_21 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [19]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_22 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [18]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_23 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [17]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_24 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [16]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_25 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [15]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_26 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [14]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_27 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [13]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_28 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [12]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_29 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [11]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_3 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [6]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_30 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [10]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_4 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [5]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_5 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [4]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_6 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [3]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_7 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [31]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_8 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [30]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_9 (
    .I0(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_divcnt [2]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [9])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_1 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [8])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_10 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [28])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_11 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [27])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_12 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [26])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_13 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [25])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_14 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [24])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_15 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [23])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_16 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [22])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_17 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [21])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_18 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [20])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_19 (
    .CI(\soc.simpleuart.recv_divcnt [0]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [1])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_2 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [7])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_20 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [19])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_21 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [18])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_22 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [17])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_23 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [16])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_24 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [15])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_25 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [14])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_26 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [13])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_27 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [12])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_28 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [11])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_29 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [10])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_3 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [6])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_4 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [5])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_5 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [4])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_6 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [3])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_7 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [30])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_8 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [2])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:74.19-74.34|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_CARRY_CO_9 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_divcnt [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]),
    .I3(\soc.simpleuart.recv_divcnt [0]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]),
    .O(ser_rx_SB_LUT4_I1_I2[1])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[30]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]),
    .I0(\soc.simpleuart_reg_div_do [31]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]),
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [3]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]),
    .I0(\soc.simpleuart_reg_div_do [9]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[27]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[28]),
    .I0(\soc.simpleuart_reg_div_do [28]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[26]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[27]),
    .I0(\soc.simpleuart_reg_div_do [27]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[25]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[26]),
    .I0(\soc.simpleuart_reg_div_do [26]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[24]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[25]),
    .I0(\soc.simpleuart_reg_div_do [25]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[23]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[24]),
    .I0(\soc.simpleuart_reg_div_do [24]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[22]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[23]),
    .I0(\soc.simpleuart_reg_div_do [23]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[21]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[22]),
    .I0(\soc.simpleuart_reg_div_do [22]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[20]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[21]),
    .I0(\soc.simpleuart_reg_div_do [21]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]),
    .I0(\soc.simpleuart_reg_div_do [2]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[19]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[20]),
    .I0(\soc.simpleuart_reg_div_do [20]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]),
    .I0(\soc.simpleuart_reg_div_do [8]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[18]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[19]),
    .I0(\soc.simpleuart_reg_div_do [19]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[17]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[18]),
    .I0(\soc.simpleuart_reg_div_do [18]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[16]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[17]),
    .I0(\soc.simpleuart_reg_div_do [17]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[15]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[16]),
    .I0(\soc.simpleuart_reg_div_do [16]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[14]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[15]),
    .I0(\soc.simpleuart_reg_div_do [15]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[13]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[14]),
    .I0(\soc.simpleuart_reg_div_do [14]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[12]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[13]),
    .I0(\soc.simpleuart_reg_div_do [13]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[11]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[12]),
    .I0(\soc.simpleuart_reg_div_do [12]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[11]),
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [3]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29 (
    .CI(1'h1),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]),
    .I0(\soc.simpleuart_reg_div_do [1]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]),
    .I0(\soc.simpleuart_reg_div_do [7]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]),
    .I0(\soc.simpleuart_reg_div_do [6]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]),
    .I0(\soc.simpleuart_reg_div_do [5]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]),
    .I0(\soc.simpleuart_reg_div_do [4]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]),
    .I0(\soc.simpleuart_reg_div_do [3]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[29]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[30]),
    .I0(\soc.simpleuart_reg_div_do [30]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:84.10-84.37|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[28]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[29]),
    .I0(\soc.simpleuart_reg_div_do [29]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [31]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [30]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [25]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [23]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [21]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [19]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [17]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [15]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [13]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [11]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [9]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [7]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [26]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [5]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [3]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [1]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [28]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [24]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [22]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [20]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [16]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [14]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [6]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [18]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [4]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [0]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [12]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [10]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [8]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [2]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [29]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.recv_divcnt [27]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[31]),
    .CO(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I0(\soc.simpleuart_reg_div_do [31]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[31])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]),
    .I0(\soc.simpleuart_reg_div_do [9]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]),
    .I0(\soc.simpleuart_reg_div_do [8]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[28]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[29]),
    .I0(\soc.simpleuart_reg_div_do [28]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[27]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[28]),
    .I0(\soc.simpleuart_reg_div_do [27]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[26]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[27]),
    .I0(\soc.simpleuart_reg_div_do [26]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[25]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[26]),
    .I0(\soc.simpleuart_reg_div_do [25]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[24]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[25]),
    .I0(\soc.simpleuart_reg_div_do [24]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[23]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[24]),
    .I0(\soc.simpleuart_reg_div_do [23]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[22]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[23]),
    .I0(\soc.simpleuart_reg_div_do [22]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[21]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[22]),
    .I0(\soc.simpleuart_reg_div_do [21]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[20]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[21]),
    .I0(\soc.simpleuart_reg_div_do [20]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]),
    .I0(\soc.simpleuart_reg_div_do [1]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]),
    .I0(\soc.simpleuart_reg_div_do [7]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[19]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[20]),
    .I0(\soc.simpleuart_reg_div_do [19]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[18]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[19]),
    .I0(\soc.simpleuart_reg_div_do [18]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_22 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[17]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[18]),
    .I0(\soc.simpleuart_reg_div_do [17]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_23 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[16]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[17]),
    .I0(\soc.simpleuart_reg_div_do [16]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_24 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[15]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[16]),
    .I0(\soc.simpleuart_reg_div_do [15]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_25 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[14]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[15]),
    .I0(\soc.simpleuart_reg_div_do [14]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_26 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[13]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[14]),
    .I0(\soc.simpleuart_reg_div_do [13]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_27 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[12]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[13]),
    .I0(\soc.simpleuart_reg_div_do [12]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_28 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[11]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[12]),
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [3]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_29 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[11]),
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [3]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]),
    .I0(\soc.simpleuart_reg_div_do [6]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_30 (
    .CI(1'h1),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]),
    .I0(\soc.simpleuart_reg_div_do [0]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]),
    .I0(\soc.simpleuart_reg_div_do [5]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]),
    .I0(\soc.simpleuart_reg_div_do [4]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]),
    .I0(\soc.simpleuart_reg_div_do [3]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[30]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[31]),
    .I0(\soc.simpleuart_reg_div_do [30]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]),
    .I0(\soc.simpleuart_reg_div_do [2]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:90.10-90.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9 (
    .CI(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[29]),
    .CO(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[30]),
    .I0(\soc.simpleuart_reg_div_do [29]),
    .I1(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I2(\soc.simpleuart.recv_state [2]),
    .I3(\soc.simpleuart.recv_state [1]),
    .O(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS ser_tx_SB_DFFESS_Q (
    .C(clk),
    .D(ser_tx_SB_DFFESS_Q_D),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(ser_tx),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ser_tx_SB_DFFESS_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\soc.simpleuart.send_pattern [1]),
    .O(ser_tx_SB_DFFESS_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1 [3]),
    .O(\soc.cpu.alu_out [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.alu_out [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_10  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_21_I1 [2]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_10_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_10_I2 [3]),
    .O(\soc.cpu.alu_out [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [21]),
    .I3(\soc.cpu.reg_op2 [21]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_10_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [21]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [21]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_10_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_11  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_29_I1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_11_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_11_I2 [3]),
    .O(\soc.cpu.alu_out [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [20]),
    .I3(\soc.cpu.reg_op2 [20]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_11_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [20]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [20]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_11_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_12  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_12_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_12_I1 [3]),
    .O(\soc.cpu.alu_out [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [19]),
    .I3(\soc.cpu.reg_op2 [19]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_12_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [19]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [19]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_12_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [19]),
    .I3(\soc.cpu.reg_op2 [19]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_13  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_21_I1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_13_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_13_I2 [3]),
    .O(\soc.cpu.alu_out [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [18]),
    .I3(\soc.cpu.reg_op2 [18]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_13_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [18]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [18]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_13_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_14_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_14_I2 [1]),
    .O(\soc.cpu.alu_out [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.reg_op2 [17]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_14_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [17]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [17]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_14_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [17]),
    .I3(\soc.cpu.reg_op2 [17]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_15  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_20_I1 [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_15_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_15_I1 [3]),
    .O(\soc.cpu.alu_out [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [16]),
    .I3(\soc.cpu.reg_op2 [16]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_15_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [16]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [16]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_15_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [16]),
    .I3(\soc.cpu.reg_op2 [16]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_16_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_16_I2 [1]),
    .O(\soc.cpu.alu_out [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(\soc.cpu.reg_op2 [15]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_16_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [15]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [15]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_16_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [15]),
    .I3(\soc.cpu.reg_op2 [15]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_17  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_17_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_17_I2 [3]),
    .O(\soc.cpu.alu_out [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [14]),
    .I3(\soc.cpu.reg_op2 [14]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_17_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [14]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [14]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_17_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_18_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_18_I2 [1]),
    .O(\soc.cpu.alu_out [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(\soc.cpu.reg_op2 [13]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_18_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [13]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [13]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_18_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [13]),
    .I3(\soc.cpu.reg_op2 [13]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_19  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_19_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_19_I1 [3]),
    .O(\soc.cpu.alu_out [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [12]),
    .I3(\soc.cpu.reg_op2 [12]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_19_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [12]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [12]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_19_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [12]),
    .I3(\soc.cpu.reg_op2 [12]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [30]),
    .I2(\soc.cpu.reg_op2 [30]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.is_compare_SB_LUT4_I0_O [0]),
    .I1(\soc.cpu.is_compare_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [30]),
    .I3(\soc.cpu.reg_op2 [30]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_2_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_2_I2 [1]),
    .O(\soc.cpu.alu_out [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_20  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_20_I2 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_20_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_20_I2 [3]),
    .O(\soc.cpu.alu_out [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [11]),
    .I3(\soc.cpu.reg_op2 [11]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4100)
  ) \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 [0]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.reg_op2 [24]),
    .I2(\soc.cpu.reg_op1 [28]),
    .I3(\soc.cpu.reg_op2 [28]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(\soc.cpu.reg_op2 [17]),
    .I2(\soc.cpu.reg_op1 [29]),
    .I3(\soc.cpu.reg_op2 [29]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_21_I2 [1]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_21_I1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_21_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_21_I1 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [11]),
    .I3(\soc.cpu.reg_op2 [11]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [11]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [11]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_21  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_21_I2 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_21_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_21_I2 [3]),
    .O(\soc.cpu.alu_out [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [21]),
    .I3(\soc.cpu.reg_op2 [21]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_21_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [18]),
    .I3(\soc.cpu.reg_op2 [18]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_21_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [10]),
    .I3(\soc.cpu.reg_op2 [10]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_21_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_3  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_8_I2 [1]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_21_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [10]),
    .I3(\soc.cpu.reg_op2 [10]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_21_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [10]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [10]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_21_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_22  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_22_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_22_I2 [3]),
    .O(\soc.cpu.alu_out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [9]),
    .I3(\soc.cpu.reg_op2 [9]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_22_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [9]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [9]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_22_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_23  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_29_I1 [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_23_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_23_I2 [3]),
    .O(\soc.cpu.alu_out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [8]),
    .I3(\soc.cpu.reg_op2 [8]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_23_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [8]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [8]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_23_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_24  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_24_I2 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_24_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_24_I2 [3]),
    .O(\soc.cpu.alu_out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.reg_op2 [27]),
    .I2(\soc.cpu.reg_op1 [30]),
    .I3(\soc.cpu.reg_op2 [30]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_24_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(\soc.cpu.reg_op2 [4]),
    .I2(\soc.cpu.reg_op2 [15]),
    .I3(\soc.cpu.reg_op1 [15]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_24_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [7]),
    .I3(\soc.cpu.reg_op2 [7]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_24_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [7]),
    .I3(\soc.cpu.reg_op2 [7]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_24_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [7]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [7]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_24_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_25_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_25_I2 [1]),
    .O(\soc.cpu.alu_out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(\soc.cpu.reg_op2 [6]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_25_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [6]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [6]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_25_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [6]),
    .I3(\soc.cpu.reg_op2 [6]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_26_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_26_I2 [1]),
    .O(\soc.cpu.alu_out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.reg_op2 [5]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_26_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [5]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [5]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_26_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [5]),
    .I3(\soc.cpu.reg_op2 [5]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_27_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_27_I2 [1]),
    .O(\soc.cpu.alu_out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.reg_op2 [4]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_27_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [4]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [4]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_27_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [4]),
    .I3(\soc.cpu.reg_op2 [4]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_28_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_28_I2 [1]),
    .O(\soc.cpu.alu_out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_28_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [3]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [3]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_28_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [3]),
    .I3(\soc.cpu.reg_op2 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_29  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_29_I2 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_29_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_29_I2 [3]),
    .O(\soc.cpu.alu_out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [2]),
    .I3(\soc.cpu.reg_op2 [2]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_29_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.reg_op2 [13]),
    .I2(\soc.cpu.reg_op1 [22]),
    .I3(\soc.cpu.reg_op2 [22]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_29_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [20]),
    .I3(\soc.cpu.reg_op2 [20]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_29_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [8]),
    .I3(\soc.cpu.reg_op2 [8]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_29_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [2]),
    .I3(\soc.cpu.reg_op2 [2]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_29_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [2]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [2]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_29_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(\soc.cpu.reg_op2 [29]),
    .I3(\soc.cpu.instr_xor_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [29]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [29]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_3_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_3_I2 [1]),
    .O(\soc.cpu.alu_out [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_30  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [3]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_30_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_30_I2 [3]),
    .O(\soc.cpu.alu_out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op2 [1]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_30_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_30_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\soc.cpu.resetn_SB_LUT4_I3_1_O [0]),
    .I2(\soc.cpu.is_compare ),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_31_I3 [2]),
    .O(\soc.cpu.alu_out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_31_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [0]),
    .I3(\soc.cpu.reg_op2 [0]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.reg_op1 [0]),
    .I3(\soc.cpu.reg_op2 [0]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_31_I3_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(\soc.cpu.reg_op2 [28]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [28]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [28]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [28]),
    .I3(\soc.cpu.reg_op2 [28]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_4_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_4_I2 [1]),
    .O(\soc.cpu.alu_out [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(\soc.cpu.reg_op2 [27]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_4_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [27]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [27]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_4_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [27]),
    .I3(\soc.cpu.reg_op2 [27]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_5  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_5_I1 [3]),
    .O(\soc.cpu.alu_out [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_I0  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [26]),
    .I3(\soc.cpu.reg_op2 [26]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_5_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [26]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [26]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_5_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [26]),
    .I3(\soc.cpu.reg_op2 [26]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_6  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_6_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_6_I1 [3]),
    .O(\soc.cpu.alu_out [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4100)
  ) \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 [0]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.reg_op2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.reg_op2 [5]),
    .I2(\soc.cpu.reg_op1 [6]),
    .I3(\soc.cpu.reg_op2 [6]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [25]),
    .I3(\soc.cpu.reg_op2 [25]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_6_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [25]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [25]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_6_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [25]),
    .I3(\soc.cpu.reg_op2 [25]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_7_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_7_I2 [1]),
    .O(\soc.cpu.alu_out [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(\soc.cpu.reg_op2 [24]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_7_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [24]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [24]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_7_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [24]),
    .I3(\soc.cpu.reg_op2 [24]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_8  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_8_I2 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_8_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_8_I2 [3]),
    .O(\soc.cpu.alu_out [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_8_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op2 [1]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_8_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [23]),
    .I3(\soc.cpu.reg_op2 [23]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_8_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_8_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [9]),
    .I3(\soc.cpu.reg_op2 [9]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_8_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [14]),
    .I3(\soc.cpu.reg_op2 [14]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_8_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [23]),
    .I3(\soc.cpu.reg_op2 [23]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_8_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [23]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [23]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_8_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_9_I2 [0]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_9_I2 [1]),
    .O(\soc.cpu.alu_out [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heb00)
  ) \soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(\soc.cpu.reg_op2 [22]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_9_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [22]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [22]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_9_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [22]),
    .I3(\soc.cpu.reg_op2 [22]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1 [1]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_24_I2 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_24_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_24_I1 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_29_I1 [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_29_I1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_29_I2 [1]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_29_I1 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [31]),
    .I3(\soc.cpu.reg_op2 [31]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [31]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [31]),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_compare_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [9]),
    .I2(\soc.cpu.reg_op1 [9]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [9]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [8]),
    .I2(\soc.cpu.reg_op1 [8]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [8]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [29]),
    .I2(\soc.cpu.reg_op1 [29]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [29]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [28]),
    .I2(\soc.cpu.reg_op1 [28]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [28]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [27]),
    .I2(\soc.cpu.reg_op1 [27]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [27]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [26]),
    .I2(\soc.cpu.reg_op1 [26]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [26]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [25]),
    .I2(\soc.cpu.reg_op1 [25]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [25]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [24]),
    .I2(\soc.cpu.reg_op1 [24]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [24]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [23]),
    .I2(\soc.cpu.reg_op1 [23]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [23]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [22]),
    .I2(\soc.cpu.reg_op1 [22]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [22]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [21]),
    .I2(\soc.cpu.reg_op1 [21]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [21]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [20]),
    .I2(\soc.cpu.reg_op1 [20]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [20]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [7]),
    .I2(\soc.cpu.reg_op1 [7]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [7]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [1]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [19]),
    .I2(\soc.cpu.reg_op1 [19]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [19]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [18]),
    .I2(\soc.cpu.reg_op1 [18]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [18]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [17]),
    .I2(\soc.cpu.reg_op1 [17]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [17]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [16]),
    .I2(\soc.cpu.reg_op1 [16]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [16]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [15]),
    .I2(\soc.cpu.reg_op1 [15]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [15]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [14]),
    .I2(\soc.cpu.reg_op1 [14]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [14]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [13]),
    .I2(\soc.cpu.reg_op1 [13]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [13]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [12]),
    .I2(\soc.cpu.reg_op1 [12]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [12]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [11]),
    .I2(\soc.cpu.reg_op1 [11]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [11]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [6]),
    .I2(\soc.cpu.reg_op1 [6]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [6]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [10]),
    .I2(\soc.cpu.reg_op1 [10]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [10]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [0]),
    .I2(\soc.cpu.reg_op1 [0]),
    .I3(1'h0),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [5]),
    .I2(\soc.cpu.reg_op1 [5]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [5]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [4]),
    .I2(\soc.cpu.reg_op1 [4]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [3]),
    .I2(\soc.cpu.reg_op1 [3]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [31]),
    .I2(\soc.cpu.reg_op1 [31]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [31]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [30]),
    .I2(\soc.cpu.reg_op1 [30]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [30]),
    .O(\soc.cpu.is_compare_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [2]),
    .I2(\soc.cpu.reg_op1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [9]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [10]),
    .I0(\soc.cpu.reg_op2 [9]),
    .I1(\soc.cpu.reg_op1 [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [8]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [9]),
    .I0(\soc.cpu.reg_op2 [8]),
    .I1(\soc.cpu.reg_op1 [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [28]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [29]),
    .I0(\soc.cpu.reg_op2 [28]),
    .I1(\soc.cpu.reg_op1 [28])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [27]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [28]),
    .I0(\soc.cpu.reg_op2 [27]),
    .I1(\soc.cpu.reg_op1 [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [26]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [27]),
    .I0(\soc.cpu.reg_op2 [26]),
    .I1(\soc.cpu.reg_op1 [26])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [25]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [26]),
    .I0(\soc.cpu.reg_op2 [25]),
    .I1(\soc.cpu.reg_op1 [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [24]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [25]),
    .I0(\soc.cpu.reg_op2 [24]),
    .I1(\soc.cpu.reg_op1 [24])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [23]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [24]),
    .I0(\soc.cpu.reg_op2 [23]),
    .I1(\soc.cpu.reg_op1 [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [22]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [23]),
    .I0(\soc.cpu.reg_op2 [22]),
    .I1(\soc.cpu.reg_op1 [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [21]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [22]),
    .I0(\soc.cpu.reg_op2 [21]),
    .I1(\soc.cpu.reg_op1 [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [20]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [21]),
    .I0(\soc.cpu.reg_op2 [20]),
    .I1(\soc.cpu.reg_op1 [20])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [1]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2]),
    .I0(\soc.cpu.reg_op2 [1]),
    .I1(\soc.cpu.reg_op1 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [7]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [8]),
    .I0(\soc.cpu.reg_op2 [7]),
    .I1(\soc.cpu.reg_op1 [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [19]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [20]),
    .I0(\soc.cpu.reg_op2 [19]),
    .I1(\soc.cpu.reg_op1 [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_21  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [18]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [19]),
    .I0(\soc.cpu.reg_op2 [18]),
    .I1(\soc.cpu.reg_op1 [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_22  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [17]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [18]),
    .I0(\soc.cpu.reg_op2 [17]),
    .I1(\soc.cpu.reg_op1 [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_23  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [16]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [17]),
    .I0(\soc.cpu.reg_op2 [16]),
    .I1(\soc.cpu.reg_op1 [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_24  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [15]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [16]),
    .I0(\soc.cpu.reg_op2 [15]),
    .I1(\soc.cpu.reg_op1 [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_25  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [14]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [15]),
    .I0(\soc.cpu.reg_op2 [14]),
    .I1(\soc.cpu.reg_op1 [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_26  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [13]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [14]),
    .I0(\soc.cpu.reg_op2 [13]),
    .I1(\soc.cpu.reg_op1 [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_27  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [12]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [13]),
    .I0(\soc.cpu.reg_op2 [12]),
    .I1(\soc.cpu.reg_op1 [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_28  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [11]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [12]),
    .I0(\soc.cpu.reg_op2 [11]),
    .I1(\soc.cpu.reg_op1 [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_29  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [10]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [11]),
    .I0(\soc.cpu.reg_op2 [10]),
    .I1(\soc.cpu.reg_op1 [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [6]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [7]),
    .I0(\soc.cpu.reg_op2 [6]),
    .I1(\soc.cpu.reg_op1 [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_30  (
    .CI(1'h0),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [1]),
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(\soc.cpu.reg_op1 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [5]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [6]),
    .I0(\soc.cpu.reg_op2 [5]),
    .I1(\soc.cpu.reg_op1 [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [4]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [5]),
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(\soc.cpu.reg_op1 [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [4]),
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(\soc.cpu.reg_op1 [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [30]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [31]),
    .I0(\soc.cpu.reg_op2 [30]),
    .I1(\soc.cpu.reg_op1 [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [2]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [3]),
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(\soc.cpu.reg_op1 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.50-1235.67|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [29]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [30]),
    .I0(\soc.cpu.reg_op2 [29]),
    .I1(\soc.cpu.reg_op1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [9]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [9]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [8]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [8]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [29]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [29]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [28]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [28]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [27]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [27]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [26]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [26]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [25]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [25]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [24]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [24]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [23]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [23]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [22]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [22]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [21]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [21]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [21]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [20]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [20]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [7]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [7]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [19]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [19]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [19]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [18]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [18]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [18]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [17]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [17]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [16]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [16]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [16]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [15]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [15]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [14]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [14]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [13]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [13]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [12]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [12]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [12]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [11]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [11]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [6]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [6]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [10]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [10]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [0]),
    .I3(1'h1),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [5]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [5]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [4]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_7  (
    .I0(\soc.cpu.reg_op2 [31]),
    .I1(\soc.cpu.reg_op1 [31]),
    .I2(1'h0),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [31]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [30]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [30]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [30]),
    .O(\soc.cpu.is_compare_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [2]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [30]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [29]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [20]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [19]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [18]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [17]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [16]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [15]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [14]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [13]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [12]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [11]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [28]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [10]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [9]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [8]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [7]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [6]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [5]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [4]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [3]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [2]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [1]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [27]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [0]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [26]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [25]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [24]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [23]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [22]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op2 [21]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [9]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [10]),
    .I0(\soc.cpu.reg_op1 [9]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [8]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [9]),
    .I0(\soc.cpu.reg_op1 [8]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [28]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [29]),
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [28])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [27]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [28]),
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [26]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [27]),
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [26])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [25]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [26]),
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [24]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [25]),
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [24])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [23]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [24]),
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [22]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [23]),
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [21]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [22]),
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [20]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [21]),
    .I0(\soc.cpu.reg_op1 [20]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [20])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [1]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [2]),
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [7]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [8]),
    .I0(\soc.cpu.reg_op1 [7]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [19]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [20]),
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_21  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [18]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [19]),
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_22  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [17]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [18]),
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_23  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [16]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [17]),
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_24  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [15]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [16]),
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_25  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [14]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [15]),
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_26  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [13]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [14]),
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_27  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [12]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [13]),
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_28  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [11]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [12]),
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_29  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [10]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [11]),
    .I0(\soc.cpu.reg_op1 [10]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [6]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [7]),
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_30  (
    .CI(1'h1),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [1]),
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [5]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [6]),
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [4]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [5]),
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [3]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [4]),
    .I0(\soc.cpu.reg_op1 [3]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [30]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [31]),
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [2]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [3]),
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1235.30-1235.47|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [29]),
    .CO(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [30]),
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [31]),
    .I3(\soc.cpu.reg_op2 [31]),
    .O(\soc.cpu.alu_out_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.alu_out [31]),
    .Q(\soc.cpu.alu_out_q [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_1  (
    .C(clk),
    .D(\soc.cpu.alu_out [30]),
    .Q(\soc.cpu.alu_out_q [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_10  (
    .C(clk),
    .D(\soc.cpu.alu_out [21]),
    .Q(\soc.cpu.alu_out_q [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_11  (
    .C(clk),
    .D(\soc.cpu.alu_out [20]),
    .Q(\soc.cpu.alu_out_q [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_12  (
    .C(clk),
    .D(\soc.cpu.alu_out [19]),
    .Q(\soc.cpu.alu_out_q [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_13  (
    .C(clk),
    .D(\soc.cpu.alu_out [18]),
    .Q(\soc.cpu.alu_out_q [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_14  (
    .C(clk),
    .D(\soc.cpu.alu_out [17]),
    .Q(\soc.cpu.alu_out_q [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_15  (
    .C(clk),
    .D(\soc.cpu.alu_out [16]),
    .Q(\soc.cpu.alu_out_q [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_16  (
    .C(clk),
    .D(\soc.cpu.alu_out [15]),
    .Q(\soc.cpu.alu_out_q [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_17  (
    .C(clk),
    .D(\soc.cpu.alu_out [14]),
    .Q(\soc.cpu.alu_out_q [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_18  (
    .C(clk),
    .D(\soc.cpu.alu_out [13]),
    .Q(\soc.cpu.alu_out_q [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_19  (
    .C(clk),
    .D(\soc.cpu.alu_out [12]),
    .Q(\soc.cpu.alu_out_q [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_2  (
    .C(clk),
    .D(\soc.cpu.alu_out [29]),
    .Q(\soc.cpu.alu_out_q [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_20  (
    .C(clk),
    .D(\soc.cpu.alu_out [11]),
    .Q(\soc.cpu.alu_out_q [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_21  (
    .C(clk),
    .D(\soc.cpu.alu_out [10]),
    .Q(\soc.cpu.alu_out_q [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_22  (
    .C(clk),
    .D(\soc.cpu.alu_out [9]),
    .Q(\soc.cpu.alu_out_q [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_23  (
    .C(clk),
    .D(\soc.cpu.alu_out [8]),
    .Q(\soc.cpu.alu_out_q [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_24  (
    .C(clk),
    .D(\soc.cpu.alu_out [7]),
    .Q(\soc.cpu.alu_out_q [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_25  (
    .C(clk),
    .D(\soc.cpu.alu_out [6]),
    .Q(\soc.cpu.alu_out_q [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_26  (
    .C(clk),
    .D(\soc.cpu.alu_out [5]),
    .Q(\soc.cpu.alu_out_q [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_27  (
    .C(clk),
    .D(\soc.cpu.alu_out [4]),
    .Q(\soc.cpu.alu_out_q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_28  (
    .C(clk),
    .D(\soc.cpu.alu_out [3]),
    .Q(\soc.cpu.alu_out_q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_29  (
    .C(clk),
    .D(\soc.cpu.alu_out [2]),
    .Q(\soc.cpu.alu_out_q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_3  (
    .C(clk),
    .D(\soc.cpu.alu_out [28]),
    .Q(\soc.cpu.alu_out_q [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_30  (
    .C(clk),
    .D(\soc.cpu.alu_out [1]),
    .Q(\soc.cpu.alu_out_q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_31  (
    .C(clk),
    .D(\soc.cpu.alu_out [0]),
    .Q(\soc.cpu.alu_out_q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_4  (
    .C(clk),
    .D(\soc.cpu.alu_out [27]),
    .Q(\soc.cpu.latched_store_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_5  (
    .C(clk),
    .D(\soc.cpu.alu_out [26]),
    .Q(\soc.cpu.alu_out_q [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_6  (
    .C(clk),
    .D(\soc.cpu.alu_out [25]),
    .Q(\soc.cpu.alu_out_q [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_7  (
    .C(clk),
    .D(\soc.cpu.alu_out [24]),
    .Q(\soc.cpu.alu_out_q [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_8  (
    .C(clk),
    .D(\soc.cpu.alu_out [23]),
    .Q(\soc.cpu.alu_out_q [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.alu_out_q_SB_DFF_Q_9  (
    .C(clk),
    .D(\soc.cpu.alu_out [22]),
    .Q(\soc.cpu.alu_out_q [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.clear_prefetched_high_word_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.last_mem_valid_SB_LUT4_I3_I2 [0]),
    .I3(\soc.cpu.trap ),
    .O(\soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.trap_SB_LUT4_I2_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) \soc.cpu.clear_prefetched_high_word_SB_LUT4_O  (
    .I0(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [2]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.last_mem_valid_SB_LUT4_I3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1288.2-1288.83|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.clear_prefetched_high_word_q_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.last_mem_valid_SB_LUT4_I3_I2 [0]),
    .Q(\soc.cpu.clear_prefetched_high_word_q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.clear_prefetched_high_word_q_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.clear_prefetched_high_word_q ),
    .I2(\soc.cpu.prefetched_high_word ),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3 [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [1]),
    .I0(\soc.cpu.compressed_instr_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [9]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [10]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [8]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [9]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_10  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [27]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [28]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_11  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [26]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [27]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_12  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [25]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [26]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_13  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [24]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [25]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_14  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [23]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [24]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_15  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [22]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [23]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_16  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [21]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [22]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_17  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [20]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [21]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_18  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [1]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [2]),
    .I0(\soc.cpu.compressed_instr_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_19  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [19]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [20]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_2  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [7]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [8]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_20  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [18]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [19]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_21  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [17]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [18]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_22  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [16]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [17]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_23  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [15]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [16]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_24  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [14]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [15]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_25  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [13]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [14]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_26  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [12]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [13]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_27  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [11]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [12]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_28  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [10]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [11]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_3  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [6]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [7]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_4  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [5]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [6]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_5  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [4]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [5]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_6  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [3]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [4]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_7  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [2]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_8  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [29]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [30]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.compressed_instr_SB_CARRY_I0_CO_SB_CARRY_CO_9  (
    .CI(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [28]),
    .CO(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [29]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.compressed_instr_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.compressed_instr_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.cpu.compressed_instr_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_latched [1]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.compressed_instr_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [1]),
    .I3(1'h0),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [9]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [8]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [8]),
    .O(\soc.cpu.decoder_trigger_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [27]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [26]),
    .O(\soc.cpu.compressed_instr_SB_LUT4_I1_O [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [25]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [24]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [23]),
    .O(\soc.cpu.compressed_instr_SB_LUT4_I1_O [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [22]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [21]),
    .O(\soc.cpu.compressed_instr_SB_LUT4_I1_O [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [20]),
    .O(\soc.cpu.compressed_instr_SB_LUT4_I1_O [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.compressed_instr_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [19]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [7]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [18]),
    .O(\soc.cpu.compressed_instr_SB_LUT4_I1_O [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [17]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [16]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [15]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [14]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [13]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [12]),
    .O(\soc.cpu.compressed_instr_SB_LUT4_I1_O [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [11]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [10]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [6]),
    .O(\soc.cpu.compressed_instr_SB_LUT4_I1_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [5]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [4]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [3]),
    .O(\soc.cpu.instr_waitirq_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [29]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.compressed_instr_SB_LUT4_I1_O_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [28]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.compressed_instr_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.compressed_instr_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.compressed_instr_SB_LUT4_I3_O [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_CI  (
    .CI(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [1]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_1  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_10  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [57]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [58]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [57])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_11  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [56]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [57]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [56])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_12  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [55]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [56]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [55])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_13  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [54]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [55]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_14  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [53]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [54]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [53])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_15  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [52]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [53]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [52])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_16  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [51]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [52]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [51])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_17  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [50]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [51]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_18  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_19  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [49]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [50]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [49])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_2  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_20  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [48]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [49]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [48])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_21  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [47]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [48]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [47])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_22  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [46]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [47]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_23  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [45]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [46]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [45])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_24  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [44]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [45]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [44])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_25  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [43]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [44]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_26  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [42]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [43]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [42])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_27  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [41]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [42]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [41])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_28  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [40]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [41]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_29  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_3  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_30  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [39]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [40]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [39])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_31  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [38]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [39]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [38])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_32  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [37]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [38]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [37])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_33  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [36]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [37]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_34  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [35]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [36]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_35  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [34]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [35]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_36  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [33]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [34]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [33])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_37  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [32]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [33]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [32])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_38  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [31]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [32]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_39  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [30]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [31]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_4  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [62]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [63]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [62])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_40  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_41  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [29]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [30]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_42  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [28]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [29]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_43  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [27]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [28]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_44  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [26]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [27]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_45  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [25]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [26]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_46  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [24]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [25]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_47  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [23]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [24]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_48  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [22]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [23]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_49  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [21]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [22]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_5  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [61]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [62]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [61])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_50  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [20]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [21]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_51  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [19]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [20]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_52  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [19]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_53  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [18]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_54  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [17]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_55  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [16]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_56  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [15]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_57  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [14]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_58  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_59  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_6  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [60]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [61]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [60])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_60  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_7  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_8  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [59]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [60]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [59])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_cycle_SB_CARRY_I1_9  (
    .CI(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [58]),
    .CO(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [59]),
    .I0(1'h0),
    .I1(\soc.cpu.count_cycle [58])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [63]),
    .Q(\soc.cpu.count_cycle [63]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [62]),
    .Q(\soc.cpu.count_cycle [62]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_10  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [53]),
    .Q(\soc.cpu.count_cycle [53]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_11  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [52]),
    .Q(\soc.cpu.count_cycle [52]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_12  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [51]),
    .Q(\soc.cpu.count_cycle [51]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_13  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [50]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_14  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [49]),
    .Q(\soc.cpu.count_cycle [49]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_15  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [48]),
    .Q(\soc.cpu.count_cycle [48]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_16  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [47]),
    .Q(\soc.cpu.count_cycle [47]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_17  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [46]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_18  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [45]),
    .Q(\soc.cpu.count_cycle [45]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_19  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [44]),
    .Q(\soc.cpu.count_cycle [44]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [61]),
    .Q(\soc.cpu.count_cycle [61]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_20  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [43]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_21  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [42]),
    .Q(\soc.cpu.count_cycle [42]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_22  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [41]),
    .Q(\soc.cpu.count_cycle [41]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_23  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [40]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_24  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [39]),
    .Q(\soc.cpu.count_cycle [39]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_25  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [38]),
    .Q(\soc.cpu.count_cycle [38]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_26  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [37]),
    .Q(\soc.cpu.count_cycle [37]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_27  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [36]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_28  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [35]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_29  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [34]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [60]),
    .Q(\soc.cpu.count_cycle [60]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_30  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [33]),
    .Q(\soc.cpu.count_cycle [33]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_31  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [32]),
    .Q(\soc.cpu.count_cycle [32]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_32  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [31]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_33  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [30]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_34  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [29]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_35  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [28]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_36  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [27]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_37  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [26]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_38  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [25]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_39  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [24]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [59]),
    .Q(\soc.cpu.count_cycle [59]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_40  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [23]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_41  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [22]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_42  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [21]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_43  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [20]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_44  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [19]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_45  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [18]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_46  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [17]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_47  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [16]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_48  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [15]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_49  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [14]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [58]),
    .Q(\soc.cpu.count_cycle [58]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_50  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [13]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_51  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [12]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_52  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [11]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_53  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [10]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_54  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [9]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_55  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [8]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_56  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [7]),
    .Q(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_57  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [6]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_58  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [5]),
    .Q(\soc.cpu.count_cycle [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_59  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [4]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [57]),
    .Q(\soc.cpu.count_cycle [57]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_60  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [3]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_61  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [2]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_62  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [1]),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_63  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [0]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [56]),
    .Q(\soc.cpu.count_cycle [56]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [55]),
    .Q(\soc.cpu.count_cycle [55]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.count_cycle_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\soc.cpu.count_cycle_SB_DFFSR_Q_D [54]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [58]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [58]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [58])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [57]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [57]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [57])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [56]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [56]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [56])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [55]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [55]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [55])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [54]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [54])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [53]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [53]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [53])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [52]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [52]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [52])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [51]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [51]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [50]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [50])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [49]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [49]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [49])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [48]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [48]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [47]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [47]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [46]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [45]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [45]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [44]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [44]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [43]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [42]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [42]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [41]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [41]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [40]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [39]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [39]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_32  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [38]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [38]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_33  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [37]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [37]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_34  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [36]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_35  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [35]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_36  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [34]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_37  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [33]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [33]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_38  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [32]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [32]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_39  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [31]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [63]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [63]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [63])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_40  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [30]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_41  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_42  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [29]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_43  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [28]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_44  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [27]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_45  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [26]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_46  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [25]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_47  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [24]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_48  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [23]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_49  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [22]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [62]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [62]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [62])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_50  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [21]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_51  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [20]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_52  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_53  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [19]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_54  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [18]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_55  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [17]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_56  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [16]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_57  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [15]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_58  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [14]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_59  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [61]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [61]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [61])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_60  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_61  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_62  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_63  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [60]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [60]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [60])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [5]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1428.28-1428.43|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_cycle [59]),
    .I3(\soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [59]),
    .O(\soc.cpu.count_cycle_SB_DFFSR_Q_D [59])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_CI  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_1  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_10  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [57]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [58]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_11  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [56]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [57]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [56])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_12  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [55]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [56]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_13  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [54]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [55]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [54])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_14  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [53]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [54]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [53])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_15  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [52]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [53]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [52])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_16  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [51]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [52]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [51])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_17  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [50]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [51]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [50])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_18  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_19  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [49]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [50]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_2  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_20  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [48]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [49]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [48])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_21  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [47]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [48]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_22  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [46]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [47]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [46])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_23  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [45]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [46]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [45])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_24  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [44]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [45]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [44])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_25  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [43]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [44]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [43])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_26  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [42]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [43]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [42])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_27  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [41]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [42]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [41])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_28  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [40]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [41]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [40])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_29  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_3  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_30  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [39]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [40]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [39])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_31  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [38]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [39]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [38])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_32  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [37]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [38]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [37])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_33  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [36]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [37]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [36])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_34  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [35]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [36]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [35])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_35  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [34]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [35]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [34])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_36  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [33]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [34]),
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_37  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [32]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [33]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_38  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [31]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [32]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [31])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_39  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [30]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [31]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_4  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [62]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [63]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_40  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_41  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [29]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [30]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_42  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [28]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [29]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_43  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [27]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [28]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_44  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [26]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [27]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_45  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [25]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [26]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_46  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [24]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [25]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_47  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [23]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [24]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_48  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [22]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [23]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_49  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [21]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [22]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_5  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [61]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [62]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [61])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_50  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [20]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [21]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_51  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [19]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [20]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_52  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [19]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_53  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [18]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_54  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [17]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_55  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [16]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_56  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [15]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_57  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [14]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_58  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_59  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_6  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [60]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [61]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [60])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_60  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_7  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_8  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [59]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [60]),
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.count_instr_SB_CARRY_I1_9  (
    .CI(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [58]),
    .CO(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [59]),
    .I0(1'h0),
    .I1(\soc.cpu.count_instr [58])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [63]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [62]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [53]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [53]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [52]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [52]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [51]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [51]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [50]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [50]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [49]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [48]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [48]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_16  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [47]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_17  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [46]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [46]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_18  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [45]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [45]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_19  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [44]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [44]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [61]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [61]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_20  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [43]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [43]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_21  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [42]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [42]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_22  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [41]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [41]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_23  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [40]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [40]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_24  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [39]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [39]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_25  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [38]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [38]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_26  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [37]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [37]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_27  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [36]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [36]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_28  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [35]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [35]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_29  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [34]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [34]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [60]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [60]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_30  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [33]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_31  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [32]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_32  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [31]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_33  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [30]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_34  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [29]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_35  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [28]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_36  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [27]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_37  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [26]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_38  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [25]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [25]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_39  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [24]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [59]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_40  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [23]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [23]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_41  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [22]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_42  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [21]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_43  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [20]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_44  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [19]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_45  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [18]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_46  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [17]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_47  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [16]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_48  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [15]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_49  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [14]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [14]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [58]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [58]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_50  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [13]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_51  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [12]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_52  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [11]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [11]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_53  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [10]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_54  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [9]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_55  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [8]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_56  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [7]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_57  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [6]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_58  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [5]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_59  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [4]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [57]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_60  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [3]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_61  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [2]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_62  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [1]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_63  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [0]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [56]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [56]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [55]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.count_instr_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\soc.cpu.count_instr_SB_DFFESR_Q_D [54]),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.count_instr [54]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [8]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [58]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [58]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [58])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [57]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [57])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [56]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [56]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [56])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [55]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [55])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [54]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [54]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [54])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [53]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [53]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [53])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [52]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [52]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [52])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [51]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [51]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [50]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [50]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [50])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [4]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [49]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [49])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [48]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [48]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [47]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [46]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [46]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [45]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [45]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [44]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [44]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [43]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [43]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [42]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [42]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [41]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [41]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [40]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [40]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [3]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [39]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [39]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_32  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [38]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [38]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_33  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [37]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [37]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_34  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [36]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [36]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_35  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [35]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [35]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_36  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [34]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [34]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_37  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [33]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_38  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [32]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_39  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [31]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [31]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [63]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [63])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_40  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [30]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [30]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_41  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [2]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_42  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [29]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_43  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [28]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_44  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [27]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [27]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_45  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [26]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_46  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [25]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [25]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_47  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [24]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_48  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [23]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [23]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_49  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [22]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [22]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [62]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [62])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_50  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [21]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_51  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [20]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_52  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_53  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [19]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_54  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [18]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [18]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_55  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [17]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [17]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_56  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [16]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_57  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [15]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [15]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_58  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [14]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [14]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_59  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [61]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [61]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [61])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_60  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_61  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [11]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_62  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_63  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [60]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [60]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [60])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.count_instr [5]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1565.22-1565.37|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [59]),
    .O(\soc.cpu.count_instr_SB_DFFESR_Q_D [59])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpu_state_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpu_state_SB_DFF_Q_D ),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpu_state_SB_DFF_Q_1  (
    .C(clk),
    .D(\soc.cpu.cpu_state_SB_DFF_Q_1_D ),
    .Q(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpu_state_SB_DFF_Q_2  (
    .C(clk),
    .D(\soc.cpu.cpu_state_SB_DFF_Q_2_D ),
    .Q(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpu_state_SB_DFF_Q_3  (
    .C(clk),
    .D(\soc.cpu.cpu_state_SB_DFF_Q_3_D ),
    .Q(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpu_state_SB_DFF_Q_4  (
    .C(clk),
    .D(\soc.cpu.cpu_state_SB_DFF_Q_4_D ),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [16]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpu_state_SB_DFF_Q_5  (
    .C(clk),
    .D(\soc.cpu.cpu_state_SB_DFF_Q_5_D ),
    .Q(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O  (
    .I0(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [0]),
    .I1(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [1]),
    .I2(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [2]),
    .I3(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [3]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpu_state_SB_DFF_Q_6  (
    .C(clk),
    .D(\soc.cpu.cpu_state_SB_DFF_Q_6_D ),
    .Q(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) \soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O  (
    .I0(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [0]),
    .I1(\soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1fff)
  ) \soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.irq_mask [1]),
    .I1(\soc.cpu.irq_active ),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .O(\soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h0),
    .WRITE_MODE(2'h0)
  ) \soc.cpu.cpuregs.regs.0.0  (
    .MASK({ \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O  }),
    .RADDR({ 6'h00, \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [0], \soc.cpu.cpuregs.regs.0.0_RADDR , \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [2], \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [0], \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \soc.cpu.cpuregs.regs.0.0_RDATA [0], \soc.cpu.cpuregs.regs.0.0_RDATA_1 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_2 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_3 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_4 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_5 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_6 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_7 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_8 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_9 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_10 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_11 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_12 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_13 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_14 [0], \soc.cpu.cpuregs.regs.0.0_RDATA_15 [1] }),
    .RE(1'h1),
    .WADDR({ 6'h00, \soc.cpu.latched_rd  }),
    .WCLK(clk),
    .WCLKE(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2]),
    .WDATA({ \soc.cpu.cpuregs_wrdata [15], \soc.cpu.cpuregs_wrdata [7], \soc.cpu.cpuregs_wrdata [11], \soc.cpu.cpuregs_wrdata [3], \soc.cpu.cpuregs_wrdata [13], \soc.cpu.cpuregs_wrdata [5], \soc.cpu.cpuregs_wrdata [9], \soc.cpu.cpuregs_wrdata [1], \soc.cpu.cpuregs_wrdata [14], \soc.cpu.cpuregs_wrdata [6], \soc.cpu.cpuregs_wrdata [10], \soc.cpu.cpuregs_wrdata [2], \soc.cpu.cpuregs_wrdata [12], \soc.cpu.cpuregs_wrdata [4], \soc.cpu.cpuregs_wrdata [8], \soc.cpu.cpuregs_wrdata [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [1]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.cpuregs.regs.0.0_RADDR )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_10 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_10 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_DFF_Q_D ),
    .Q(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.latched_rd [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0]),
    .I3(\soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [0]),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_D [0]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_12 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_12 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_13 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_13 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_D [0]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.is_slli_srli_srai ),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_14 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_14 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a0c)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_I1  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_15 [1]),
    .I1(\soc.cpu.cpuregs.regs.0.0_RDATA_15 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [0]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.is_slli_srli_srai ),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_1 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_1 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_2 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_2 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_3 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_3 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [0]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.is_slli_srli_srai ),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_4 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_4 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_5 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_5 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_6 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_6 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_7 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_7 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.is_slli_srli_srai ),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_8 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_8 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_9 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_9 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h0),
    .WRITE_MODE(2'h0)
  ) \soc.cpu.cpuregs.regs.0.1  (
    .MASK({ \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O  }),
    .RADDR({ 6'h00, \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [0], \soc.cpu.cpuregs.regs.0.0_RADDR , \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [2], \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [0], \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [0] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \soc.cpu.cpuregs.regs.0.1_RDATA [0], \soc.cpu.cpuregs.regs.0.1_RDATA_1 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_2 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_3 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_4 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_5 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_6 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_7 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_8 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_9 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_10 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_11 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_12 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_13 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_14 [0], \soc.cpu.cpuregs.regs.0.1_RDATA_15 [0] }),
    .RE(1'h1),
    .WADDR({ 6'h00, \soc.cpu.latched_rd  }),
    .WCLK(clk),
    .WCLKE(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2]),
    .WDATA({ \soc.cpu.cpuregs_wrdata [31], \soc.cpu.cpuregs_wrdata [23], \soc.cpu.cpuregs_wrdata [27], \soc.cpu.cpuregs_wrdata [19], \soc.cpu.cpuregs_wrdata [29], \soc.cpu.cpuregs_wrdata [21], \soc.cpu.cpuregs_wrdata [25], \soc.cpu.cpuregs_wrdata [17], \soc.cpu.cpuregs_wrdata [30], \soc.cpu.cpuregs_wrdata [22], \soc.cpu.cpuregs_wrdata [26], \soc.cpu.cpuregs_wrdata [18], \soc.cpu.cpuregs_wrdata [28], \soc.cpu.cpuregs_wrdata [20], \soc.cpu.cpuregs_wrdata [24], \soc.cpu.cpuregs_wrdata [16] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_10 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_10 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_11 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_11 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_12 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_12 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_13 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_13 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_14 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_14 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_15 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_15 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_1 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_1 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_2 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_2 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_3 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_3 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_4 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_4 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_5 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_5 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_6 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_6 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_7 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_7 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_8 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_8 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.0.1_RDATA [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h0),
    .WRITE_MODE(2'h0)
  ) \soc.cpu.cpuregs.regs.1.0  (
    .MASK({ \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O  }),
    .RADDR({ 6'h00, \soc.cpu.cpuregs.regs.1.0_RADDR [0], \soc.cpu.cpuregs.regs.1.0_RADDR_1 , \soc.cpu.cpuregs.regs.1.0_RADDR_2 , \soc.cpu.cpuregs.regs.1.0_RADDR_4 [0], \soc.cpu.cpuregs.regs.1.0_RADDR_3  }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \soc.cpu.cpuregs.regs.1.0_RDATA [0], \soc.cpu.cpuregs.regs.1.0_RDATA_1 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_2 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_3 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_4 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_5 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_6 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_7 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_8 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_9 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_10 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_11 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_12 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_13 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_14 [0], \soc.cpu.cpuregs.regs.1.0_RDATA_15 [0] }),
    .RE(1'h1),
    .WADDR({ 6'h00, \soc.cpu.latched_rd  }),
    .WCLK(clk),
    .WCLKE(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2]),
    .WDATA({ \soc.cpu.cpuregs_wrdata [15], \soc.cpu.cpuregs_wrdata [7], \soc.cpu.cpuregs_wrdata [11], \soc.cpu.cpuregs_wrdata [3], \soc.cpu.cpuregs_wrdata [13], \soc.cpu.cpuregs_wrdata [5], \soc.cpu.cpuregs_wrdata [9], \soc.cpu.cpuregs_wrdata [1], \soc.cpu.cpuregs_wrdata [14], \soc.cpu.cpuregs_wrdata [6], \soc.cpu.cpuregs_wrdata [10], \soc.cpu.cpuregs_wrdata [2], \soc.cpu.cpuregs_wrdata [12], \soc.cpu.cpuregs_wrdata [4], \soc.cpu.cpuregs_wrdata [8], \soc.cpu.cpuregs_wrdata [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [0]),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [1]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [0]),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [1]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [1]),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [0]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_4_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_4 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.cpuregs.regs.1.0_RADDR [0]),
    .I2(\soc.cpu.latched_rd [4]),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_4 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ac)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [0]),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [1]),
    .I2(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .I3(\soc.cpu.latched_rd [0]),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ac)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [1]),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [0]),
    .I2(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .I3(\soc.cpu.latched_rd [2]),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac53)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [1]),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [0]),
    .I2(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .I3(\soc.cpu.latched_rd [3]),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) \soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.decoded_rs1 [4]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.cpuregs.regs.1.0_RADDR [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_10_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [10]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_10 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_11_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [2]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_11 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_12_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [12]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_12 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_13_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [4]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_13 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_14_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [8]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_14 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_15_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [0]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_15 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [7]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [11]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [3]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_4_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [13]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_4 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_5_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [5]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_5 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [9]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_7_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [1]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_7 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_8_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [14]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_8 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_9_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [6]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA_9 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [15]),
    .Q(\soc.cpu.cpuregs.regs.1.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h0),
    .WRITE_MODE(2'h0)
  ) \soc.cpu.cpuregs.regs.1.1  (
    .MASK({ \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O , \soc.cpu.cpuregs.wen_SB_LUT4_I3_O  }),
    .RADDR({ 6'h00, \soc.cpu.cpuregs.regs.1.0_RADDR [0], \soc.cpu.cpuregs.regs.1.0_RADDR_1 , \soc.cpu.cpuregs.regs.1.0_RADDR_2 , \soc.cpu.cpuregs.regs.1.0_RADDR_4 [0], \soc.cpu.cpuregs.regs.1.0_RADDR_3  }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \soc.cpu.cpuregs.regs.1.1_RDATA [0], \soc.cpu.cpuregs.regs.1.1_RDATA_1 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_2 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_3 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_4 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_5 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_6 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_7 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_8 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_9 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_10 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_11 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_12 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_13 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_14 [0], \soc.cpu.cpuregs.regs.1.1_RDATA_15 [0] }),
    .RE(1'h1),
    .WADDR({ 6'h00, \soc.cpu.latched_rd  }),
    .WCLK(clk),
    .WCLKE(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2]),
    .WDATA({ \soc.cpu.cpuregs_wrdata [31], \soc.cpu.cpuregs_wrdata [23], \soc.cpu.cpuregs_wrdata [27], \soc.cpu.cpuregs_wrdata [19], \soc.cpu.cpuregs_wrdata [29], \soc.cpu.cpuregs_wrdata [21], \soc.cpu.cpuregs_wrdata [25], \soc.cpu.cpuregs_wrdata [17], \soc.cpu.cpuregs_wrdata [30], \soc.cpu.cpuregs_wrdata [22], \soc.cpu.cpuregs_wrdata [26], \soc.cpu.cpuregs_wrdata [18], \soc.cpu.cpuregs_wrdata [28], \soc.cpu.cpuregs_wrdata [20], \soc.cpu.cpuregs_wrdata [24], \soc.cpu.cpuregs_wrdata [16] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_10_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [26]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_10 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_11_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [18]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_11 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_12_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [28]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_12 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_13_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [20]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_13 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_14_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [24]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_14 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_15_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [16]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_15 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_DFF_Q_D ),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [23]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.cpuregs.regs.1.0_RADDR_4 [0]),
    .I2(\soc.cpu.latched_rd [1]),
    .I3(\soc.cpu.cpuregs.regs.1.0_RADDR_4 [2]),
    .O(\soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [1]),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [0]),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [0]),
    .I3(\soc.cpu.decoded_rs1 [4]),
    .O(\soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [27]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [19]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_4_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [29]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_4 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_5_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [21]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_5 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [25]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_7_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [17]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_7 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_8_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [30]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_8 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_9_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [22]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.cpuregs.regs.1.1_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.cpuregs_wrdata [31]),
    .Q(\soc.cpu.cpuregs.regs.1.1_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [30]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [29]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_10  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [20]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [21]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [21]),
    .I1(\soc.cpu.reg_out [21]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2 [0]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2 [1]),
    .O(\soc.cpu.cpuregs_wrdata [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc [20]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I3(\soc.cpu.latched_compr_SB_LUT4_I1_O [19]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_mask [20]),
    .I1(\soc.cpu.irq_pending [20]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [20]),
    .I1(\soc.cpu.reg_out [20]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_12  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [18]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [19]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [19]),
    .I1(\soc.cpu.reg_out [19]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_mask [7]),
    .I1(\soc.cpu.irq_pending [7]),
    .I2(\soc.cpu.irq_mask [4]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [19]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.latched_compr_SB_LUT4_I1_O [17]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3 [2]),
    .O(\soc.cpu.cpuregs_wrdata [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc [18]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [18]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [1]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [18]),
    .I1(\soc.cpu.reg_out [18]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.latched_compr_SB_LUT4_I1_O [16]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3 [2]),
    .O(\soc.cpu.cpuregs_wrdata [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc [17]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [17]),
    .I2(\soc.cpu.irq_pending [17]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [17]),
    .I1(\soc.cpu.reg_out [17]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_15  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [15]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [16]),
    .I1(\soc.cpu.reg_out [16]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [16]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_16  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [14]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [15]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [15]),
    .I1(\soc.cpu.reg_out [15]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [0]),
    .I1(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [15]),
    .I3(\soc.cpu.irq_pending [15]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_17  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [13]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [14]),
    .I1(\soc.cpu.reg_out [14]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [14]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.cpu.irq_mask [0]),
    .I3(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [29]),
    .I3(\soc.cpu.irq_pending [29]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [14]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_18  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [12]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [13]),
    .I1(\soc.cpu.reg_out [13]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [13]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2 [2]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [13]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_19  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [11]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [12]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [12]),
    .I1(\soc.cpu.reg_out [12]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [30]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [30]),
    .I1(\soc.cpu.reg_out [30]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_mask [26]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.irq_mask [9]),
    .I3(\soc.cpu.irq_pending [9]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [30]),
    .I3(\soc.cpu.irq_pending [30]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_2  (
    .I0(\soc.cpu.irq_mask [20]),
    .I1(\soc.cpu.irq_pending [20]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_2  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [28]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_20  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [10]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [11]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [11]),
    .I1(\soc.cpu.reg_out [11]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.irq_pending [11]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_21  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [9]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [10]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [10]),
    .I1(\soc.cpu.reg_out [10]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [10]),
    .I3(\soc.cpu.irq_pending [10]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_22  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [8]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [9]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [9]),
    .I1(\soc.cpu.reg_out [9]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [9]),
    .I2(\soc.cpu.irq_pending [9]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_23  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [7]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [8]),
    .I1(\soc.cpu.reg_out [8]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [8]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_24  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [6]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [7]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [7]),
    .I1(\soc.cpu.reg_out [7]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [7]),
    .I2(\soc.cpu.irq_pending [7]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_25  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [5]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [6]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [6]),
    .I1(\soc.cpu.reg_out [6]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_26  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [4]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [5]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [5]),
    .I1(\soc.cpu.reg_out [5]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [5]),
    .I3(\soc.cpu.irq_pending [5]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [8]),
    .I3(\soc.cpu.irq_pending [8]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2 [0]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2 [1]),
    .O(\soc.cpu.cpuregs_wrdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc [4]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I3(\soc.cpu.latched_compr_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_mask [4]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [4]),
    .I1(\soc.cpu.reg_out [4]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_28  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [2]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [3]),
    .I1(\soc.cpu.reg_out [3]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_29  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [1]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [2]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [2]),
    .I1(\soc.cpu.reg_out [2]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2 [2]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [29]),
    .I1(\soc.cpu.reg_out [29]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [29]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_3  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [27]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_30  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [1]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [1]),
    .I1(\soc.cpu.reg_out [1]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [6]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [1]),
    .I3(\soc.cpu.irq_pending [1]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_31  (
    .I0(\soc.cpu.reg_pc [0]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_pc [0]),
    .I1(\soc.cpu.latched_compr_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [0]),
    .I1(\soc.cpu.reg_out [0]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [0]),
    .I2(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [28]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [28]),
    .I1(\soc.cpu.reg_out [28]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.latched_compr_SB_LUT4_I1_O [26]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3 [2]),
    .O(\soc.cpu.cpuregs_wrdata [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc [27]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [27]),
    .I2(\soc.cpu.irq_pending [27]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_store_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_out [27]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_5  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [25]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [26]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [26]),
    .I1(\soc.cpu.reg_out [26]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [26]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_6  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [24]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [25]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [25]),
    .I1(\soc.cpu.reg_out [25]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.latched_compr_SB_LUT4_I1_O [23]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3 [2]),
    .O(\soc.cpu.cpuregs_wrdata [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc [24]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [24]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [24]),
    .I1(\soc.cpu.reg_out [24]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_8  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [22]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs_wrdata [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_9  (
    .I0(\soc.cpu.latched_compr_SB_LUT4_I1_O [21]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2 [3]),
    .O(\soc.cpu.cpuregs_wrdata [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [22]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [22]),
    .I1(\soc.cpu.reg_out [22]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [2]),
    .I1(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.cpu.irq_mask [18]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [1]),
    .I2(\soc.cpu.irq_mask [17]),
    .I3(\soc.cpu.irq_pending [17]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [3]),
    .I3(\soc.cpu.irq_pending [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [22]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [31]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [31]),
    .I1(\soc.cpu.reg_out [31]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [31]),
    .I3(\soc.cpu.irq_pending [31]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [28]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [16]),
    .I3(\soc.cpu.irq_pending [16]),
    .O(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.cpuregs.wen_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.cpuregs.wen_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.cpuregs.wen_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_sw_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.cpuregs.wen_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.cpuregs.wen_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .O(\soc.cpu.instr_sw_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_1  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_8 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_8 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_10  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_5 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_5 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_11  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_13 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_13 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_12  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_3 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_3 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_13  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_11 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_11 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_14  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_7 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_7 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_15  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_15 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_15 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_16  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_17  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_8 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_8 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_18  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_4 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_4 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_19  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_12 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_12 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs_rs1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_2  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_4 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_4 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_20  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_2 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_2 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_21  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_10 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_10 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_22  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_6 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_6 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_23  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_14 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_14 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_24  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_1 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_1 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_25  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_9 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_9 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_26  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_5 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_5 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_27  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_13 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_13 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_28  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_3 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_3 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_29  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_11 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_11 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_3  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_12 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_12 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_30  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_7 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_7 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_31  (
    .I0(\soc.cpu.cpuregs.regs.1.0_RDATA_15 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_15 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.cpuregs_rs1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_4  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_2 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_2 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_5  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_10 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_10 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_6  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_6 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_6 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_7  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_14 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_14 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_8  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_1 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_1 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.cpuregs_rs1_SB_LUT4_O_9  (
    .I0(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [1]),
    .I2(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.1.1_RDATA_9 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [1]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [11]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [11]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [12]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [12]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [13]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [13]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [14]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [14]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [15]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [15]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [16]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [16]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_16  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [17]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [17]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_17  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [18]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [18]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_18  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [19]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [19]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_19  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [20]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [20]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [3]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [3]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_20  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [21]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [21]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_21  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [22]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [22]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_22  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [23]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [23]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_23  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [24]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [24]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_24  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [25]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [25]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_25  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [26]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [26]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_26  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [27]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [27]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_27  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [28]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [28]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_28  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [29]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [29]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_29  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [30]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [30]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [4]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [4]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_30  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [31]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [31]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [5]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [5]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [6]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [6]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [7]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [7]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [8]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [8]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [9]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [9]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.decoded_imm_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [10]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [10]),
    .R(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.decoded_imm [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I1(\soc.cpu.mem_rdata_q [7]),
    .I2(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q [20]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I1(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1]),
    .I2(\soc.cpu.mem_rdata_q [31]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [7]),
    .I1(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.decoded_imm_j [11]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [31]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [30]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_10  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [21]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_11  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [20]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.decoded_imm_j [19]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3 [2]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [19]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13  (
    .I0(\soc.cpu.decoded_imm_j [18]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3 [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q [18]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14  (
    .I0(\soc.cpu.decoded_imm_j [17]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3 [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q [17]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15  (
    .I0(\soc.cpu.decoded_imm_j [16]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3 [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16  (
    .I0(\soc.cpu.decoded_imm_j [15]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3 [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q [15]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17  (
    .I0(\soc.cpu.decoded_imm_j [14]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3 [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q [14]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18  (
    .I0(\soc.cpu.decoded_imm_j [13]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3 [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19  (
    .I0(\soc.cpu.decoded_imm_j [12]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3 [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q [12]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [29]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_20  (
    .I0(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I2(\soc.cpu.mem_rdata_q [11]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.decoded_imm_j [3]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O [2]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.decoded_imm_j [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O [2]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.decoded_imm_j [1]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O [2]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_3  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [28]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_4  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [27]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_5  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_6  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [25]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_7  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [24]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_8  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [23]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_9  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q [22]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.decoded_imm_j [4]),
    .I2(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q [24]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [23]),
    .I2(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3 [2]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [22]),
    .I2(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3 [2]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I3(\soc.cpu.mem_rdata_q [9]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [21]),
    .I2(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [2]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I3(\soc.cpu.mem_rdata_q [8]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [9]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [10]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_1  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [8]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [9]),
    .I0(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [8]),
    .I1(\soc.cpu.decoded_imm_j [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_10  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [27]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [28]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_11  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [26]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [27]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_12  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [25]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [26]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_13  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [24]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [25]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_14  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [23]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [24]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_15  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [22]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [23]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_16  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [21]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [22]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_17  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [20]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [21]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_18  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [1]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [2]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_19  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [19]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [20]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_2  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [7]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [8]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_20  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [18]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [19]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_21  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [17]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [18]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_22  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [16]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [17]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_23  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [15]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [16]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.decoded_imm_j [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_24  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [14]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [15]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_25  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [13]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [14]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_26  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [12]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [13]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_27  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [11]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [12]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_28  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [10]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [11]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_29  (
    .CI(1'h0),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [1]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_3  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [6]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [7]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_4  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [5]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [6]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_5  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [4]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [5]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_6  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [3]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [4]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.decoded_imm_j [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_7  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [2]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [3]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [1]),
    .I1(\soc.cpu.decoded_imm_j [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_8  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [29]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [30]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.decoded_imm_j_SB_CARRY_I1_9  (
    .CI(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [28]),
    .CO(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [29]),
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .I2(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_16  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_17  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eee)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [23]),
    .I1(\soc.mem_rdata [23]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf50)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [7]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ee)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.mem_rdata [23]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1  (
    .I0(\soc.cpu.mem_rdata_q [7]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0  (
    .I0(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O [0]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I2(\soc.cpu.mem_16bit_buffer [7]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_16bit_buffer [9]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [25]),
    .I1(\soc.mem_rdata [25]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q [9]),
    .I1(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [23]),
    .I1(\soc.mem_rdata [23]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [7]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [7]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [39]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [39]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.irq_pending [7]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [7]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.mem_rdata [31]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fee)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I2(\soc.iomem_rdata [7]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rdata [7]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h050c)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [7]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I1(\soc.simpleuart_reg_div_do [7]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_buf_data [7]),
    .I3(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_18  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_19  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [3]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 [3]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 [3]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [18]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0b)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_I2  (
    .I0(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [3]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_I2_I3 [3]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_I2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [2]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_6_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_7_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_imm_j_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_imm_j [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [10]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [9]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [8]),
    .I2(\soc.cpu.decoded_imm_j [9]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [8]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_10  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [28]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_11  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [27]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_12  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [26]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_13  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [25]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_14  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [24]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_15  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [23]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_16  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [22]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_17  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [21]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_18  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [20]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_19  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [8]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [7]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_20  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [19]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_21  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [19]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [18]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_22  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [18]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [17]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_23  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [17]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [16]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_24  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.decoded_imm_j [16]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [15]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_25  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [15]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [14]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_26  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [14]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [13]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_27  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [13]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [12]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_28  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [12]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [11]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_29  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [11]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [10]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_3  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [7]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [6]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_30  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [1]),
    .I3(1'h0),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_4  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [6]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [5]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_5  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [5]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [4]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_6  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.decoded_imm_j [4]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_7  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [30]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_8  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.decoded_imm_j [3]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1570.22-1570.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.decoded_imm_j_SB_LUT4_I2_9  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [29]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rd_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.decoded_rd_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rd [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rd_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.decoded_rd_SB_DFFE_Q_1_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rd [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0 [1]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [0]),
    .I3(\soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rd_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.decoded_rd_SB_DFFE_Q_2_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rd [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I1(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rd_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.decoded_rd_SB_DFFE_Q_3_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rd [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0b)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rd_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rd [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf05)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I2(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]),
    .I3(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_latched [1]),
    .I2(\soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs1_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.decoded_rs1_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs1_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs1_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs1_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbb0)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs1_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [0]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [2]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [3]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1]),
    .O(\soc.cpu.decoded_rs1_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs2_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.decoded_rs2_SB_DFFE_Q_D [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs2_SB_DFFE_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs2_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [3]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs2_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [1]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f11)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [22]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [22]),
    .I2(\soc.mem_rdata [22]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs2_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [1]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f11)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [21]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [21]),
    .I2(\soc.mem_rdata [21]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.decoded_rs2_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [1]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [1]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.latched_rd [4]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.latched_rd [1]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.latched_rd [2]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_D [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_D [1]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac53)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [1]),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [0]),
    .I2(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .I3(\soc.cpu.latched_rd [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f11)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [24]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [24]),
    .I1(\soc.mem_rdata [24]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf50)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [8]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D [1]),
    .Q(\soc.cpu.decoder_pseudo_trigger ),
    .R(\soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_do_prefetch ),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.decoder_trigger_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.decoder_trigger_SB_DFF_Q_D ),
    .Q(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbb0)
  ) \soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.resetn_SB_LUT4_I3_1_O [0]),
    .I1(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O [1]),
    .I2(\soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .O(\soc.cpu.decoder_trigger_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) \soc.cpu.decoder_trigger_SB_LUT4_I0  (
    .I0(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.decoder_trigger_SB_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.cpu.decoder_trigger_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.decoder_trigger_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.do_waitirq_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.do_waitirq_SB_LUT4_I1_O [0]),
    .Q(\soc.cpu.do_waitirq ),
    .R(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff07)
  ) \soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O  (
    .I0(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [0]),
    .I1(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.do_waitirq_SB_DFFSR_Q_R_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.irq_active_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.do_waitirq ),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .O(\soc.cpu.instr_waitirq_SB_LUT4_I0_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_waitirq_SB_LUT4_I0_I1 [0]),
    .I3(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.instr_sw_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.instr_waitirq_SB_LUT4_I0_I1 [0]),
    .O(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.irq_pending [8]),
    .I1(\soc.cpu.irq_pending [11]),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.irq_pending [3]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.irq_pending [5]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.irq_pending [7]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [3]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_pending [27]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.irq_pending [29]),
    .I2(\soc.cpu.irq_pending [30]),
    .I3(\soc.cpu.irq_pending [31]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.irq_pending [16]),
    .I1(\soc.cpu.irq_pending [17]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\soc.cpu.irq_pending [20]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_pending [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.irq_pending [9]),
    .I3(\soc.cpu.irq_pending [10]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_pending [15]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h77f0)
  ) \soc.cpu.do_waitirq_SB_LUT4_I2  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.do_waitirq ),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_I2 [0]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.mem_do_prefetch ),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_do_prefetch ),
    .O(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_add_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_add_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_add ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_add_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_add_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_add_SB_LUT4_I3  (
    .I0(\soc.cpu.instr_xor ),
    .I1(\soc.cpu.instr_sll ),
    .I2(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.instr_add ),
    .O(\soc.cpu.instr_beq_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_addi_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_addi_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_addi ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_addi_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_addi_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_addi_SB_LUT4_I1  (
    .I0(\soc.cpu.instr_xori ),
    .I1(\soc.cpu.instr_addi ),
    .I2(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [1]),
    .I3(\soc.cpu.instr_lbu ),
    .O(\soc.cpu.instr_addi_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_and_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_and_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_and ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_and_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.instr_and_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.instr_and_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_and ),
    .I3(\soc.cpu.instr_andi ),
    .O(\soc.cpu.instr_or_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_andi_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_andi_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_andi ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_andi_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.mem_rdata_q [13]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_andi_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_auipc_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_auipc_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.instr_auipc_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_beq_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_beq_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_beq ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_beq_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .O(\soc.cpu.instr_beq_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.instr_beq_SB_LUT4_I2  (
    .I0(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [0]),
    .I1(\soc.cpu.instr_lb ),
    .I2(\soc.cpu.instr_beq ),
    .I3(\soc.cpu.instr_addi_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.instr_beq_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_beq_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.instr_slt_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.instr_slt_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.instr_slt_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.instr_beq_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_bge_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_bge_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_bgeu_SB_LUT4_I1_O [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_bge_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .O(\soc.cpu.instr_bge_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_bge_SB_LUT4_I2  (
    .I0(\soc.cpu.instr_slti ),
    .I1(\soc.cpu.instr_sltiu ),
    .I2(\soc.cpu.instr_bgeu_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_bne ),
    .O(\soc.cpu.instr_slt_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_bgeu_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_bgeu_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_bgeu_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.instr_bgeu_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \soc.cpu.instr_bgeu_SB_LUT4_I1  (
    .I0(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.instr_bgeu_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1441)
  ) \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [3]),
    .I1(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [31]),
    .I2(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [31]),
    .I3(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3 [31]),
    .O(\soc.cpu.instr_bgeu_SB_LUT4_I1_O [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [31]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [31]),
    .I0(\soc.cpu.reg_op2 [31]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [31])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [9]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [10]),
    .I0(\soc.cpu.reg_op2 [9]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_1  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [8]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [9]),
    .I0(\soc.cpu.reg_op2 [8]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_10  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [28]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [29]),
    .I0(\soc.cpu.reg_op2 [28]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [28])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_11  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [27]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [28]),
    .I0(\soc.cpu.reg_op2 [27]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_12  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [26]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [27]),
    .I0(\soc.cpu.reg_op2 [26]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [26])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_13  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [25]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [26]),
    .I0(\soc.cpu.reg_op2 [25]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_14  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [24]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [25]),
    .I0(\soc.cpu.reg_op2 [24]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [24])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_15  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [23]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [24]),
    .I0(\soc.cpu.reg_op2 [23]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_16  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [22]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [23]),
    .I0(\soc.cpu.reg_op2 [22]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_17  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [21]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [22]),
    .I0(\soc.cpu.reg_op2 [21]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_18  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [20]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [21]),
    .I0(\soc.cpu.reg_op2 [20]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [20])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_19  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .I0(\soc.cpu.reg_op2 [1]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_2  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [7]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [8]),
    .I0(\soc.cpu.reg_op2 [7]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_20  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [19]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [20]),
    .I0(\soc.cpu.reg_op2 [19]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_21  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [18]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [19]),
    .I0(\soc.cpu.reg_op2 [18]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_22  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [17]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [18]),
    .I0(\soc.cpu.reg_op2 [17]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_23  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [16]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [17]),
    .I0(\soc.cpu.reg_op2 [16]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_24  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [15]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [16]),
    .I0(\soc.cpu.reg_op2 [15]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_25  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [14]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [15]),
    .I0(\soc.cpu.reg_op2 [14]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_26  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [13]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [14]),
    .I0(\soc.cpu.reg_op2 [13]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_27  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [12]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [13]),
    .I0(\soc.cpu.reg_op2 [12]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_28  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [11]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [12]),
    .I0(\soc.cpu.reg_op2 [11]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_29  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [10]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [11]),
    .I0(\soc.cpu.reg_op2 [10]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_3  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [6]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [7]),
    .I0(\soc.cpu.reg_op2 [6]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_30  (
    .CI(1'h1),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]),
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_4  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [5]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [6]),
    .I0(\soc.cpu.reg_op2 [5]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_5  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [4]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [5]),
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_6  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [3]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [4]),
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_7  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [30]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [31]),
    .I0(\soc.cpu.reg_op2 [30]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_8  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [3]),
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_9  (
    .CI(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [29]),
    .CO(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [30]),
    .I0(\soc.cpu.reg_op2 [29]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1237.14-1237.49|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2 [31]),
    .I2(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [31]),
    .I3(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [31]),
    .O(\soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_blt_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_blt_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_or_SB_LUT4_I3_O [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_blt_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I3(\soc.cpu.mem_rdata_q [14]),
    .O(\soc.cpu.instr_blt_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffc)
  ) \soc.cpu.instr_blt_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_or_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.instr_slti ),
    .I3(\soc.cpu.instr_slt ),
    .O(\soc.cpu.is_slti_blt_slt_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.instr_blt_SB_LUT4_I1_1  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.instr_or_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.instr_or_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.instr_slt_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_bltu_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_bltu_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_or_SB_LUT4_I3_O [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_bltu_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.instr_bltu_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffc)
  ) \soc.cpu.instr_bltu_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_or_SB_LUT4_I3_O [2]),
    .I2(\soc.cpu.instr_sltiu ),
    .I3(\soc.cpu.instr_sltu ),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_bne_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_bne_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_bne ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_bne_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .O(\soc.cpu.instr_bne_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_jal_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_jal_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.instr_jal_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .O(\soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_jalr_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_jalr_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.instr_jalr_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [3]),
    .O(\soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_latched [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .O(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I2(\soc.cpu.mem_rdata_latched [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.instr_jalr_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_lb_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_lb_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_lb )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_lb_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_lbu_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_lbu_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_lbu )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_lbu_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q [14]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_lbu_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.instr_lbu_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_lb ),
    .I2(\soc.cpu.instr_lbu ),
    .I3(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [2]),
    .O(\soc.cpu.instr_lbu_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_lh_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_lh_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_lh_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_lhu_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_lhu_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_lhu_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_lhu_SB_LUT4_I0  (
    .I0(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [1]),
    .I1(\soc.cpu.instr_lbu ),
    .I2(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [0]),
    .I3(\soc.cpu.instr_lb ),
    .O(\soc.cpu.instr_lhu_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.instr_lhu_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [0]),
    .I2(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [1]),
    .I3(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [2]),
    .O(\soc.cpu.instr_lhu_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_lhu_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.instr_lhu_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_lui_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_lui_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.instr_lui_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_lw_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_lw_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_or_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.mem_rdata_q [13]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_lw_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.instr_lw_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_lhu_SB_LUT4_I0_O [0]),
    .I2(\soc.cpu.instr_or_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .O(\soc.cpu.instr_lw_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) \soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.instr_srl_SB_LUT4_I2_O [3]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.instr_lw_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h333a)
  ) \soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .I1(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.instr_lw_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_maskirq_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_maskirq_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [27]),
    .I1(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_maskirq_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.instr_maskirq_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.irq_mask_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_or_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_or_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_or ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.instr_or_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.instr_or_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.instr_or_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.instr_or_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_or ),
    .I3(\soc.cpu.instr_ori ),
    .O(\soc.cpu.instr_or_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_or_SB_LUT4_I3  (
    .I0(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [1]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.instr_and ),
    .I3(\soc.cpu.instr_or ),
    .O(\soc.cpu.instr_or_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_ori_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_ori_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_ori ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_ori_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .I2(\soc.cpu.mem_rdata_q [13]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_ori_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_ori_SB_LUT4_I3  (
    .I0(\soc.cpu.instr_srli ),
    .I1(\soc.cpu.instr_slli ),
    .I2(\soc.cpu.instr_andi ),
    .I3(\soc.cpu.instr_ori ),
    .O(\soc.cpu.instr_beq_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_rdcycle_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_rdcycle_SB_LUT4_I2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [25]),
    .I1(\soc.cpu.mem_rdata_q [24]),
    .I2(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q [21]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [20]),
    .I2(\soc.cpu.mem_rdata_q [21]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [25]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.mem_rdata_q [24]),
    .I3(\soc.cpu.mem_rdata_q [27]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [1]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [3]),
    .I1(\soc.cpu.mem_rdata_q [29]),
    .I2(\soc.cpu.mem_rdata_q [30]),
    .I3(\soc.cpu.mem_rdata_q [31]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [19]),
    .I1(\soc.cpu.mem_rdata_q [22]),
    .I2(\soc.cpu.mem_rdata_q [23]),
    .I3(\soc.cpu.mem_rdata_q [28]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [0]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [2]),
    .I1(\soc.cpu.mem_rdata_q [4]),
    .I2(\soc.cpu.mem_rdata_q [6]),
    .I3(\soc.cpu.mem_rdata_q [5]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q [15]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.mem_rdata_q [17]),
    .I3(\soc.cpu.mem_rdata_q [18]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [25]),
    .I2(\soc.cpu.mem_rdata_q [28]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.mem_rdata_q [14]),
    .O(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q [27]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_rdcycle_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_rdcycle_SB_LUT4_I2_I3 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_rdcycleh_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_rdcycleh_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.instr_rdcycleh_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_rdinstr_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_rdinstr_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [25]),
    .I1(\soc.cpu.mem_rdata_q [24]),
    .I2(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.instr_rdinstr_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.instr_rdinstr_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_rdinstrh_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_rdinstrh_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.instr_rdinstrh_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_retirq_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.instr_retirq_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_sb_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sb_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_sb )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_sb_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .O(\soc.cpu.instr_sb_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.instr_sb_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sb ),
    .I2(\soc.cpu.instr_lhu_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.instr_lbu_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.instr_sb_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_sh_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sh_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_sh )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .O(\soc.cpu.instr_sh_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.instr_sh_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sh ),
    .I2(\soc.cpu.instr_lhu_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.instr_lhu_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.instr_sh_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.instr_sh_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sh ),
    .I2(\soc.cpu.instr_sb ),
    .I3(\soc.cpu.instr_sw ),
    .O(\soc.cpu.instr_srl_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) \soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.instr_lw_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.instr_lw_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.instr_lw_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.instr_sw_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_sll_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sll_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_sll ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_sll_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .O(\soc.cpu.instr_sll_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_sll_SB_LUT4_I0  (
    .I0(\soc.cpu.instr_sll ),
    .I1(\soc.cpu.instr_slli ),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0  (
    .I0(\soc.cpu.instr_sll_SB_LUT4_I0_O [0]),
    .I1(\soc.cpu.instr_sll_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O [1]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heef0)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [1]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .I2(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_E [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [9]),
    .I2(\soc.cpu.decoded_imm [9]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [9]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [8]),
    .I2(\soc.cpu.decoded_imm [8]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [8]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [29]),
    .I2(\soc.cpu.decoded_imm [29]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [29]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [28]),
    .I2(\soc.cpu.decoded_imm [28]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [28]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [27]),
    .I2(\soc.cpu.decoded_imm [27]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [27]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [26]),
    .I2(\soc.cpu.decoded_imm [26]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [26]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [25]),
    .I2(\soc.cpu.decoded_imm [25]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [25]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [24]),
    .I2(\soc.cpu.decoded_imm [24]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [24]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [23]),
    .I2(\soc.cpu.decoded_imm [23]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [23]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [22]),
    .I2(\soc.cpu.decoded_imm [22]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [22]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [21]),
    .I2(\soc.cpu.decoded_imm [21]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [21]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [20]),
    .I2(\soc.cpu.decoded_imm [20]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [20]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [7]),
    .I2(\soc.cpu.decoded_imm [7]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [7]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [1]),
    .I2(\soc.cpu.decoded_imm [1]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [19]),
    .I2(\soc.cpu.decoded_imm [19]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [19]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [18]),
    .I2(\soc.cpu.decoded_imm [18]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [18]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [17]),
    .I2(\soc.cpu.decoded_imm [17]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [17]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [16]),
    .I2(\soc.cpu.decoded_imm [16]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [16]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [15]),
    .I2(\soc.cpu.decoded_imm [15]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [15]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [14]),
    .I2(\soc.cpu.decoded_imm [14]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [14]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [13]),
    .I2(\soc.cpu.decoded_imm [13]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [13]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [12]),
    .I2(\soc.cpu.decoded_imm [12]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [12]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [11]),
    .I2(\soc.cpu.decoded_imm [11]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [11]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [6]),
    .I2(\soc.cpu.decoded_imm [6]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [6]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [10]),
    .I2(\soc.cpu.decoded_imm [10]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [10]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [0]),
    .I2(\soc.cpu.decoded_imm [0]),
    .I3(1'h0),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [5]),
    .I2(\soc.cpu.decoded_imm [5]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [5]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [4]),
    .I2(\soc.cpu.decoded_imm [4]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [3]),
    .I2(\soc.cpu.decoded_imm [3]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [31]),
    .I2(\soc.cpu.decoded_imm [31]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [31]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [30]),
    .I2(\soc.cpu.decoded_imm [30]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [30]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [2]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [9]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [10]),
    .I0(\soc.cpu.reg_pc [9]),
    .I1(\soc.cpu.decoded_imm [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [8]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [9]),
    .I0(\soc.cpu.reg_pc [8]),
    .I1(\soc.cpu.decoded_imm [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [28]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [29]),
    .I0(\soc.cpu.reg_pc [28]),
    .I1(\soc.cpu.decoded_imm [28])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [27]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [28]),
    .I0(\soc.cpu.reg_pc [27]),
    .I1(\soc.cpu.decoded_imm [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [26]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [27]),
    .I0(\soc.cpu.reg_pc [26]),
    .I1(\soc.cpu.decoded_imm [26])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [25]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [26]),
    .I0(\soc.cpu.reg_pc [25]),
    .I1(\soc.cpu.decoded_imm [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [24]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [25]),
    .I0(\soc.cpu.reg_pc [24]),
    .I1(\soc.cpu.decoded_imm [24])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [23]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [24]),
    .I0(\soc.cpu.reg_pc [23]),
    .I1(\soc.cpu.decoded_imm [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [22]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [23]),
    .I0(\soc.cpu.reg_pc [22]),
    .I1(\soc.cpu.decoded_imm [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [21]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [22]),
    .I0(\soc.cpu.reg_pc [21]),
    .I1(\soc.cpu.decoded_imm [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [20]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [21]),
    .I0(\soc.cpu.reg_pc [20]),
    .I1(\soc.cpu.decoded_imm [20])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I0(\soc.cpu.reg_pc [1]),
    .I1(\soc.cpu.decoded_imm [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [7]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [8]),
    .I0(\soc.cpu.reg_pc [7]),
    .I1(\soc.cpu.decoded_imm [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [19]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [20]),
    .I0(\soc.cpu.reg_pc [19]),
    .I1(\soc.cpu.decoded_imm [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_21  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [18]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [19]),
    .I0(\soc.cpu.reg_pc [18]),
    .I1(\soc.cpu.decoded_imm [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_22  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [17]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [18]),
    .I0(\soc.cpu.reg_pc [17]),
    .I1(\soc.cpu.decoded_imm [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_23  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [16]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [17]),
    .I0(\soc.cpu.reg_pc [16]),
    .I1(\soc.cpu.decoded_imm [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_24  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [15]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [16]),
    .I0(\soc.cpu.reg_pc [15]),
    .I1(\soc.cpu.decoded_imm [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_25  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [14]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [15]),
    .I0(\soc.cpu.reg_pc [14]),
    .I1(\soc.cpu.decoded_imm [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_26  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [13]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [14]),
    .I0(\soc.cpu.reg_pc [13]),
    .I1(\soc.cpu.decoded_imm [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_27  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [12]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [13]),
    .I0(\soc.cpu.reg_pc [12]),
    .I1(\soc.cpu.decoded_imm [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_28  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [11]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [12]),
    .I0(\soc.cpu.reg_pc [11]),
    .I1(\soc.cpu.decoded_imm [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_29  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [10]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [11]),
    .I0(\soc.cpu.reg_pc [10]),
    .I1(\soc.cpu.decoded_imm [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [6]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [7]),
    .I0(\soc.cpu.reg_pc [6]),
    .I1(\soc.cpu.decoded_imm [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_30  (
    .CI(1'h0),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I0(\soc.cpu.reg_pc [0]),
    .I1(\soc.cpu.decoded_imm [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [5]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [6]),
    .I0(\soc.cpu.reg_pc [5]),
    .I1(\soc.cpu.decoded_imm [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [4]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [5]),
    .I0(\soc.cpu.reg_pc [4]),
    .I1(\soc.cpu.decoded_imm [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [4]),
    .I0(\soc.cpu.reg_pc [3]),
    .I1(\soc.cpu.decoded_imm [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [30]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [31]),
    .I0(\soc.cpu.reg_pc [30]),
    .I1(\soc.cpu.decoded_imm [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .I0(\soc.cpu.reg_pc [2]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1807.16-1807.36|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [29]),
    .CO(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [30]),
    .I0(\soc.cpu.reg_pc [29]),
    .I1(\soc.cpu.decoded_imm [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_I2 [0]),
    .O(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_slli_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_slli_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_slli )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_slli_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_slt_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_slt_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_slt ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_slt_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.instr_slt_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.instr_slt_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_slt ),
    .I3(\soc.cpu.instr_sltu ),
    .O(\soc.cpu.instr_slt_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_slti_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_slti_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_slti ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_slti_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.mem_rdata_q [13]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_slti_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) \soc.cpu.instr_slti_SB_LUT4_I1  (
    .I0(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I1(\soc.cpu.instr_slti ),
    .I2(\soc.cpu.instr_sltiu ),
    .I3(\soc.cpu.instr_slt_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.is_compare_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_sltiu_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sltiu_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_sltiu ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_sltiu_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.mem_rdata_q [13]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_sltiu_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_sltu_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sltu_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_sltu ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_sltu_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .O(\soc.cpu.instr_sltu_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_sra_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.instr_sra_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.is_alu_reg_reg ),
    .O(\soc.cpu.instr_sra_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [1]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [3]),
    .I2(\soc.cpu.reg_op1 [31]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1  (
    .I0(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O [0]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O [1]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [29]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [29]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2  (
    .I0(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O [0]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O [1]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [28]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [28]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [20]),
    .I1(\soc.cpu.reg_op1 [18]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [19]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [19]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [18]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [18]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(\soc.cpu.reg_op1 [16]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [17]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [17]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [20]),
    .I1(\soc.cpu.reg_op1 [12]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [16]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [16]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [15]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [15]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [14]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [14]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(\soc.cpu.reg_op1 [12]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [13]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [13]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [12]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [12]),
    .I2(\soc.cpu.cpuregs_rs1 [12]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [11]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [11]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [10]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [10]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [0]),
    .I2(\soc.cpu.cpuregs_rs1 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [10]),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [9]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [9]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [9]),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [8]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [8]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [8]),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [7]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [7]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [10]),
    .I1(\soc.cpu.reg_op1 [2]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [7]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [6]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [6]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [9]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [5]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [5]),
    .I2(\soc.cpu.instr_timer_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [8]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [4]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [4]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1 [0]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0bb)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [3]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.reg_op1 [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1 [0]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1 [1]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [3]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [2]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1 [0]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1 [1]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O  (
    .I0(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [31]),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [27]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [27]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [26]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [26]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(\soc.cpu.reg_op1 [21]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [25]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [25]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [24]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [24]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.reg_op1 [19]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [23]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [23]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.reg_op1 [18]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(\soc.cpu.reg_op1 [21]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [22]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [22]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [21]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [21]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9  (
    .I0(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0 [0]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.reg_op1 [16]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(\soc.cpu.reg_op1 [19]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [20]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [20]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [31]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [31]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [31]),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [30]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbb0f)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [30]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.is_lui_auipc_jal ),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(\soc.cpu.decoded_imm [9]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [9]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.decoded_imm [8]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [8]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(\soc.cpu.decoded_imm [29]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [29]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(\soc.cpu.decoded_imm [28]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [28]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(\soc.cpu.decoded_imm [27]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [27]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(\soc.cpu.decoded_imm [26]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [26]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(\soc.cpu.decoded_imm [25]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [25]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(\soc.cpu.decoded_imm [24]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [24]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(\soc.cpu.decoded_imm [23]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [23]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(\soc.cpu.decoded_imm [22]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [22]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [21]),
    .I2(\soc.cpu.decoded_imm [21]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [21]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.decoded_imm [20]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [20]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.decoded_imm [7]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [7]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.decoded_imm [1]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [19]),
    .I2(\soc.cpu.decoded_imm [19]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [19]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [18]),
    .I2(\soc.cpu.decoded_imm [18]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [18]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.decoded_imm [17]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [17]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [16]),
    .I2(\soc.cpu.decoded_imm [16]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [16]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(\soc.cpu.decoded_imm [15]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [15]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(\soc.cpu.decoded_imm [14]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [14]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(\soc.cpu.decoded_imm [13]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [13]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [12]),
    .I2(\soc.cpu.decoded_imm [12]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [12]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(\soc.cpu.decoded_imm [11]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [11]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(\soc.cpu.decoded_imm [6]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [6]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(\soc.cpu.decoded_imm [10]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [10]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.decoded_imm [0]),
    .I3(1'h0),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.decoded_imm [5]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [5]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.decoded_imm [4]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.decoded_imm [3]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [31]),
    .I2(\soc.cpu.decoded_imm [31]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [31]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [30]),
    .I2(\soc.cpu.decoded_imm [30]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [30]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [2]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [9]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [10]),
    .I0(\soc.cpu.reg_op1 [9]),
    .I1(\soc.cpu.decoded_imm [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [8]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [9]),
    .I0(\soc.cpu.reg_op1 [8]),
    .I1(\soc.cpu.decoded_imm [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [28]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [29]),
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(\soc.cpu.decoded_imm [28])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [27]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [28]),
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.decoded_imm [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [26]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [27]),
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.decoded_imm [26])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [25]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [26]),
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(\soc.cpu.decoded_imm [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [24]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [25]),
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.decoded_imm [24])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [23]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [24]),
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(\soc.cpu.decoded_imm [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [22]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [23]),
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(\soc.cpu.decoded_imm [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [21]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [22]),
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(\soc.cpu.decoded_imm [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [20]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [21]),
    .I0(\soc.cpu.reg_op1 [20]),
    .I1(\soc.cpu.decoded_imm [20])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.decoded_imm [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [7]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [8]),
    .I0(\soc.cpu.reg_op1 [7]),
    .I1(\soc.cpu.decoded_imm [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [19]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [20]),
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(\soc.cpu.decoded_imm [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_21  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [18]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [19]),
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(\soc.cpu.decoded_imm [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_22  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [17]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [18]),
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(\soc.cpu.decoded_imm [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_23  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [16]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [17]),
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(\soc.cpu.decoded_imm [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_24  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [15]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [16]),
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(\soc.cpu.decoded_imm [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_25  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [14]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [15]),
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(\soc.cpu.decoded_imm [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_26  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [13]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [14]),
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.decoded_imm [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_27  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [12]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [13]),
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(\soc.cpu.decoded_imm [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_28  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [11]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [12]),
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(\soc.cpu.decoded_imm [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_29  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [10]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [11]),
    .I0(\soc.cpu.reg_op1 [10]),
    .I1(\soc.cpu.decoded_imm [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [6]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [7]),
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(\soc.cpu.decoded_imm [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_30  (
    .CI(1'h0),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.decoded_imm [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [5]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [6]),
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.decoded_imm [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [4]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [5]),
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(\soc.cpu.decoded_imm [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [3]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [4]),
    .I0(\soc.cpu.reg_op1 [3]),
    .I1(\soc.cpu.decoded_imm [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [30]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [31]),
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.decoded_imm [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [3]),
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1870.18-1870.39|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [29]),
    .CO(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [30]),
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(\soc.cpu.decoded_imm [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_srai_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_srai_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_srai_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [31]),
    .I1(\soc.cpu.mem_rdata_q [29]),
    .I2(\soc.cpu.mem_rdata_q [30]),
    .I3(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_srl_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_srl_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_srl_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.instr_srl_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_srl_SB_LUT4_I1  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [1]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [2]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [3]),
    .I3(\soc.cpu.instr_srli ),
    .O(\soc.cpu.instr_srl_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.instr_srl_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh [3]),
    .I1(\soc.cpu.reg_sh [1]),
    .I2(\soc.cpu.reg_sh [4]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1836.37-1836.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .CO(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1836.37-1836.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .CO(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [4]),
    .I0(1'h0),
    .I1(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1836.37-1836.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .CO(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]),
    .I0(1'h1),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1836.37-1836.48|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [0]),
    .CO(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]),
    .I0(1'h0),
    .I1(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_sh [4]),
    .O(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_sh [1]),
    .O(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_sh [3]),
    .O(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_srl_SB_LUT4_I2  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [0]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [2]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [3]),
    .O(\soc.cpu.instr_srl_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_srl_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.instr_beq_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_beq_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.instr_beq_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.instr_beq_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.instr_srl_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_srli_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_srli_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_srli )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1 [3]),
    .I2(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1 [3]),
    .I3(\soc.cpu.is_alu_reg_reg ),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1 [3]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [31]),
    .I1(\soc.cpu.mem_rdata_q [29]),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [0]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0  (
    .I0(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [0]),
    .I1(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [1]),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [2]),
    .I3(\soc.cpu.mem_rdata_q [3]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [5]),
    .I1(\soc.cpu.mem_rdata_q [4]),
    .I2(\soc.cpu.mem_rdata_q [6]),
    .I3(\soc.cpu.mem_rdata_q [2]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q [28]),
    .I3(\soc.cpu.mem_rdata_q [25]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [31]),
    .I2(\soc.cpu.mem_rdata_q [30]),
    .I3(\soc.cpu.mem_rdata_q [29]),
    .O(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_sub_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sub_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.is_compare_SB_LUT4_I0_O [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_alu_reg_reg ),
    .O(\soc.cpu.instr_sub_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_sw_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sw_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.instr_sw )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_sw_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.mem_rdata_q [13]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .O(\soc.cpu.instr_sw_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.instr_sw_SB_LUT4_I0  (
    .I0(\soc.cpu.instr_sw ),
    .I1(\soc.cpu.instr_lhu_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [2]),
    .I3(\soc.cpu.instr_or_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.instr_sw_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_timer_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_timer_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.mem_rdata_q [27]),
    .I3(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.instr_timer_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.instr_timer_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.timer [8]),
    .I1(\soc.cpu.timer [11]),
    .I2(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.timer [3]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.timer [4]),
    .I1(\soc.cpu.timer [5]),
    .I2(\soc.cpu.timer [6]),
    .I3(\soc.cpu.timer [7]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [3]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\soc.cpu.timer [24]),
    .I1(\soc.cpu.timer [25]),
    .I2(\soc.cpu.timer [26]),
    .I3(\soc.cpu.timer [27]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.timer [28]),
    .I1(\soc.cpu.timer [29]),
    .I2(\soc.cpu.timer [30]),
    .I3(\soc.cpu.timer [31]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.timer [16]),
    .I1(\soc.cpu.timer [17]),
    .I2(\soc.cpu.timer [18]),
    .I3(\soc.cpu.timer [19]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\soc.cpu.timer [20]),
    .I1(\soc.cpu.timer [21]),
    .I2(\soc.cpu.timer [22]),
    .I3(\soc.cpu.timer [23]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.timer [1]),
    .I1(\soc.cpu.timer [2]),
    .I2(\soc.cpu.timer [9]),
    .I3(\soc.cpu.timer [10]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.timer [12]),
    .I1(\soc.cpu.timer [13]),
    .I2(\soc.cpu.timer [14]),
    .I3(\soc.cpu.timer [15]),
    .O(\soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.instr_waitirq_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_waitirq_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.instr_waitirq_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .O(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]),
    .I1(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]),
    .I2(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]),
    .I3(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .O(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_2  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I1(\soc.cpu.mem_rdata_latched [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) \soc.cpu.instr_waitirq_SB_LUT4_I0  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \soc.cpu.instr_waitirq_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_xor_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_xor_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_xor ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_xor_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.mem_rdata_q [14]),
    .O(\soc.cpu.instr_xor_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.instr_xor_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_xor ),
    .I3(\soc.cpu.instr_xori ),
    .O(\soc.cpu.instr_xor_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccf)
  ) \soc.cpu.instr_xor_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_op1 [29]),
    .I3(\soc.cpu.reg_op2 [29]),
    .O(\soc.cpu.instr_xor_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.instr_xori_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.instr_xori_SB_DFFESR_Q_D ),
    .E(\soc.cpu.instr_or_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.instr_xori ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.instr_xori_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q [14]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.instr_xori_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_active_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.irq_active_SB_DFFESR_Q_D ),
    .E(\soc.cpu.irq_active_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.irq_active ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_active_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.irq_active_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd088)
  ) \soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.irq_active_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_active ),
    .I2(\soc.cpu.irq_mask [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.irq_active_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_active ),
    .I3(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [0]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h035f)
  ) \soc.cpu.irq_active_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.reg_op1 [0]),
    .I3(\soc.cpu.mem_wordsize [0]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_delay_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.irq_active ),
    .E(\soc.cpu.decoder_trigger_SB_LUT4_I0_O ),
    .Q(\soc.cpu.irq_delay ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.irq_delay_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_active ),
    .I2(\soc.cpu.irq_delay ),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.irq_delay_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_delay_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D [1]),
    .O(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_waitirq_SB_LUT4_I0_I1 [0]),
    .O(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [0]),
    .I1(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.irq_delay_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [31]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_1  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [30]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_10  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_11  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [20]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_12  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [19]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_13  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [18]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_14  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [17]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_15  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [16]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_16  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [15]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_17  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [14]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_18  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [13]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_19  (
    .C(clk),
    .D(\soc.cpu.cpuregs_rs1 [12]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_2  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [29]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_20  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_21  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [10]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_22  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [9]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_23  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [8]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_24  (
    .C(clk),
    .D(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [7]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_25  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [6]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_26  (
    .C(clk),
    .D(\soc.cpu.instr_timer_SB_LUT4_I3_O [2]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [5]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_27  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [4]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_28  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [3]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_29  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [0]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_3  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [28]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_30  (
    .C(clk),
    .D(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [1]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_31  (
    .C(clk),
    .D(\soc.cpu.cpuregs_rs1 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [0]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_4  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [27]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_5  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [26]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_6  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_7  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [24]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_8  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [23]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.irq_mask_SB_DFFESS_Q_9  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .E(\soc.cpu.irq_mask_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.irq_mask [22]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_1_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_10_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_11_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [20]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [20]),
    .I3(\soc.cpu.irq_mask [20]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_12_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .I3(\soc.cpu.irq_mask [19]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_13_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [1]),
    .I3(\soc.cpu.irq_mask [18]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_14_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [17]),
    .I3(\soc.cpu.irq_mask [17]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_15_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [16]),
    .I3(\soc.cpu.irq_mask [16]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_16  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_16_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [15]),
    .I3(\soc.cpu.irq_mask [15]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_17  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_17_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_mask [14]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_18  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_18_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_mask [13]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_19  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_19_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [30]),
    .I3(\soc.cpu.irq_mask [30]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_2_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [29]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_20  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_20_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [11]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [11]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_21  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_21_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [10]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [10]),
    .I3(\soc.cpu.irq_mask [10]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_22  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_22_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [9]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [9]),
    .I3(\soc.cpu.irq_mask [9]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_23  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_23_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [8]),
    .I3(\soc.cpu.irq_mask [8]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_24  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_24_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [7]),
    .I3(\soc.cpu.irq_mask [7]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_25  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_25_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.irq_mask [6]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_26  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_26_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [5]),
    .I3(\soc.cpu.irq_mask [5]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_27  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_27_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_mask [4]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_28  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_28_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [3]),
    .I3(\soc.cpu.irq_mask [3]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_29  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_29_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E ),
    .Q(\soc.cpu.irq_pending [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_pending [1]),
    .I2(\soc.cpu.irq_mask [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .I2(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [0]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [29]),
    .I3(\soc.cpu.irq_mask [29]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_3_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_mask [28]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_4_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.irq_pending [27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [27]),
    .I3(\soc.cpu.irq_mask [27]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_5_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_mask [26]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_6_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_7_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.irq_mask [24]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_8_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_mask [23]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_pending_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFESR_Q_9_D ),
    .E(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_mask [22]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending [31]),
    .I3(\soc.cpu.irq_mask [31]),
    .O(\soc.cpu.irq_pending_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.irq_pending_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFFSR_Q_D ),
    .Q(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [2]),
    .I3(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_mask [0]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [1]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [3]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [4]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [5]),
    .I2(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [6]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [7]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [0]),
    .I3(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [8]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [9]),
    .I2(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [10]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [11]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [12]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [13]),
    .I2(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [14]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [15]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [2]),
    .I3(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [24]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [25]),
    .I2(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [26]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [27]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [28]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [29]),
    .I2(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [30]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [31]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [16]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [17]),
    .I2(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [18]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [19]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [20]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [21]),
    .I2(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [22]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [23]),
    .O(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.irq_pending_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.irq_pending_SB_DFF_Q_D ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.irq_pending_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.irq_active_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.resetn_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_state_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.irq_state_SB_DFFESR_Q_D ),
    .E(\soc.cpu.irq_state_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.irq_state_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.cpu.irq_state_SB_DFFESR_Q_1_D [1]),
    .E(\soc.cpu.irq_state_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D [1]),
    .O(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc [23]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.alu_out_q [23]),
    .I1(\soc.cpu.reg_out [23]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.irq_mask [27]),
    .I1(\soc.cpu.irq_pending [27]),
    .I2(\soc.cpu.irq_mask [24]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_mask [23]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_1_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.irq_state_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.is_alu_reg_imm_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [2]),
    .I3(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I1(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [3]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_rdata_latched [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [0]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc5ff)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.is_alu_reg_reg_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.is_alu_reg_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) \soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [3]),
    .O(\soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D ),
    .E(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.is_compare_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.is_compare_SB_DFFSR_Q_D ),
    .Q(\soc.cpu.is_compare ),
    .R(\soc.cpu.instr_or_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.is_compare_SB_LUT4_I0  (
    .I0(\soc.cpu.is_compare ),
    .I1(\soc.cpu.instr_or_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.instr_xor_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.instr_or_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.is_compare_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [13]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_lui_auipc_jal ),
    .I3(\soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi ),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.is_lui_auipc_jal_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [0]),
    .Q(\soc.cpu.is_lui_auipc_jal )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [0]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1]),
    .O(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q [31]),
    .O(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_1  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.decoded_imm_j [10]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q [30]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_2  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.decoded_imm_j [9]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q [29]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_3  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.decoded_imm_j [8]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q [28]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_4  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.decoded_imm_j [7]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q [27]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_5  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.decoded_imm_j [6]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_6  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.decoded_imm_j [5]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q [25]),
    .O(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I3(\soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1]),
    .O(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffc)
  ) \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.is_sb_sh_sw_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O ),
    .Q(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [1]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2]),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.cpu.mem_rdata_q [11]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbb0)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.is_sll_srl_sra_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_alu_reg_reg ),
    .O(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I0  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [2]),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .I2(\soc.cpu.is_slli_srli_srai ),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40ff)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [0]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40ff)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .I1(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.resetn ),
    .I2(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.reg_pc [0]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I2  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [2]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [3]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [3]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_slli_srli_srai ),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.instr_srl_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [0]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [0]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.cpu.resetn_SB_LUT4_I3_1_O [0]),
    .I1(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [2]),
    .I3(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [0]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_I2 [0]),
    .I3(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.resetn_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sll_SB_LUT4_I0_I2 [0]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [2]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_do_prefetch ),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.is_slli_srli_srai ),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.is_slli_srli_srai_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.is_slli_srli_srai_SB_DFFE_Q_D ),
    .E(\soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.is_slli_srli_srai )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_slli_srli_srai_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.is_slli_srli_srai_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.is_slti_blt_slt_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.is_slti_blt_slt_SB_DFF_Q_D ),
    .Q(\soc.cpu.is_slti_blt_slt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.is_slti_blt_slt_SB_LUT4_I1  (
    .I0(\soc.cpu.is_sltiu_bltu_sltu ),
    .I1(\soc.cpu.is_slti_blt_slt ),
    .I2(\soc.cpu.instr_bgeu_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_bne ),
    .O(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1  (
    .I0(\soc.cpu.instr_bgeu_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.is_slti_blt_slt ),
    .I2(\soc.cpu.instr_bgeu_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.instr_bgeu_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.resetn_SB_LUT4_I3_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O_SB_LUT4_I1  (
    .I0(\soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .O(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D [1]),
    .O(\soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_SB_LUT4_O_20_I1 [0]),
    .I1(\soc.cpu.alu_out_SB_LUT4_O_20_I2 [1]),
    .I2(\soc.cpu.alu_out_SB_LUT4_O_20_I1 [2]),
    .I3(\soc.cpu.alu_out_SB_LUT4_O_20_I1 [3]),
    .O(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:856.2-1162.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.is_sltiu_bltu_sltu_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.is_sltiu_bltu_sltu_SB_DFF_Q_D ),
    .Q(\soc.cpu.is_sltiu_bltu_sltu )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1  (
    .I0(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [1]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu ),
    .I2(\soc.cpu.instr_bne ),
    .I3(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [31]),
    .O(\soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [31]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [31]),
    .I0(\soc.cpu.reg_op2 [31]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [31])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [9]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [10]),
    .I0(\soc.cpu.reg_op2 [9]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [8]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [9]),
    .I0(\soc.cpu.reg_op2 [8]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [28]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [29]),
    .I0(\soc.cpu.reg_op2 [28]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [28])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [27]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [28]),
    .I0(\soc.cpu.reg_op2 [27]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [26]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [27]),
    .I0(\soc.cpu.reg_op2 [26]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [26])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_13  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [25]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [26]),
    .I0(\soc.cpu.reg_op2 [25]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_14  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [24]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [25]),
    .I0(\soc.cpu.reg_op2 [24]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [24])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_15  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [23]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [24]),
    .I0(\soc.cpu.reg_op2 [23]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_16  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [22]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [23]),
    .I0(\soc.cpu.reg_op2 [22]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_17  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [21]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [22]),
    .I0(\soc.cpu.reg_op2 [21]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_18  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [20]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [21]),
    .I0(\soc.cpu.reg_op2 [20]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [20])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_19  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [1]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [2]),
    .I0(\soc.cpu.reg_op2 [1]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [7]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [8]),
    .I0(\soc.cpu.reg_op2 [7]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_20  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [19]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [20]),
    .I0(\soc.cpu.reg_op2 [19]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_21  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [18]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [19]),
    .I0(\soc.cpu.reg_op2 [18]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_22  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [17]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [18]),
    .I0(\soc.cpu.reg_op2 [17]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_23  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [16]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [17]),
    .I0(\soc.cpu.reg_op2 [16]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_24  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [15]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [16]),
    .I0(\soc.cpu.reg_op2 [15]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_25  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [14]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [15]),
    .I0(\soc.cpu.reg_op2 [14]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_26  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [13]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [14]),
    .I0(\soc.cpu.reg_op2 [13]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_27  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [12]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [13]),
    .I0(\soc.cpu.reg_op2 [12]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_28  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [11]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [12]),
    .I0(\soc.cpu.reg_op2 [11]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_29  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [10]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [11]),
    .I0(\soc.cpu.reg_op2 [10]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [6]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [7]),
    .I0(\soc.cpu.reg_op2 [6]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_30  (
    .CI(1'h1),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [1]),
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [5]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [6]),
    .I0(\soc.cpu.reg_op2 [5]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [4]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [5]),
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [3]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [4]),
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [30]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [31]),
    .I0(\soc.cpu.reg_op2 [30]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [2]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [3]),
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1238.14-1238.31|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9  (
    .CI(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [29]),
    .CO(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [30]),
    .I0(\soc.cpu.reg_op2 [29]),
    .I1(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [27]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [25]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [7]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [5]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [4]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [3]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [2]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [30]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [26]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [24]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [22]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [21]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [23]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [31]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [29]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [28]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [19]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [18]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [17]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [16]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [15]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [14]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [6]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [20]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [1]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [13]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [12]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [11]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [10]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [9]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.reg_op1 [8]),
    .O(\soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:390.2-399.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.last_mem_valid_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D [0]),
    .Q(\soc.cpu.last_mem_valid ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D [0]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .O(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I3_1_O [3]),
    .O(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.cpu.last_mem_valid_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_reg ),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.last_mem_valid ),
    .O(\soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.latched_branch_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.latched_branch_SB_DFFESR_Q_D ),
    .E(\soc.cpu.latched_branch_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I1(\soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_branch_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.latched_branch_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) \soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.latched_branch_SB_LUT4_I2  (
    .I0(\soc.cpu.latched_rd [4]),
    .I1(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [1]),
    .I2(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [2]),
    .I3(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [3]),
    .O(\soc.cpu.cpuregs.wen_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.latched_branch_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_rd [0]),
    .I1(\soc.cpu.latched_rd [1]),
    .I2(\soc.cpu.latched_rd [2]),
    .I3(\soc.cpu.latched_rd [3]),
    .O(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [1]),
    .I0(\soc.cpu.latched_compr_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_pc [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [9]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [10]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [8]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [9]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_10  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [27]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [28]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [28])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_11  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [26]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [27]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_12  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [25]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [26]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [26])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_13  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [24]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [25]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_14  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [23]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [24]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [24])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_15  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [22]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [23]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_16  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [21]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [22]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_17  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [20]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [21]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_18  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [1]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [2]),
    .I0(\soc.cpu.latched_compr_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.reg_pc [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_19  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [19]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [20]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [20])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_2  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [7]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [8]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_20  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [18]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [19]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_21  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [17]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [18]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_22  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [16]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [17]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_23  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [15]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [16]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_24  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [14]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [15]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_25  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [13]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [14]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_26  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [12]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [13]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_27  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [11]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [12]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_28  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [10]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [11]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_3  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [6]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [7]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_4  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [5]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [6]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_5  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [4]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [5]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_6  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [3]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [4]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_7  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [2]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_8  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [29]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [30]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.latched_compr_SB_CARRY_I0_CO_SB_CARRY_CO_9  (
    .CI(\soc.cpu.latched_compr_SB_CARRY_I0_CO [28]),
    .CO(\soc.cpu.latched_compr_SB_CARRY_I0_CO [29]),
    .I0(1'h0),
    .I1(\soc.cpu.reg_pc [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.latched_compr_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.compressed_instr_SB_LUT4_I3_O [0]),
    .E(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .Q(\soc.cpu.latched_compr_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_compr_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.reg_pc [1]),
    .I3(1'h0),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [10]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [9]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [9]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [8]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [29]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [28]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [28]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [27]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [27]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [26]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [26]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [25]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [25]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [24]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [24]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [23]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [23]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [22]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [22]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [21]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [21]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [20]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_compr_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.reg_pc [2]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [1]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [8]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [7]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [20]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [19]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [19]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [18]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [18]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [17]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [17]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [16]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [16]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [15]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [15]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [14]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [14]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [13]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [13]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [12]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [12]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [11]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [11]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [10]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [7]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [6]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [6]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [5]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [5]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [4]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [4]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [3]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [31]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [30]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [3]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [2]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1312.23-1312.55|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.latched_compr_SB_LUT4_I1_O_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_pc [30]),
    .I3(\soc.cpu.latched_compr_SB_CARRY_I0_CO [29]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I1_O [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.latched_compr_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.latched_compr_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.latched_compr_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.latched_is_lb_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.latched_is_lb_SB_DFFESR_Q_D ),
    .E(\soc.cpu.latched_is_lb_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.latched_is_lb ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lb_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.instr_lb ),
    .O(\soc.cpu.latched_is_lb_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eff)
  ) \soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.latched_is_lb_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.latched_is_lb_SB_LUT4_I0  (
    .I0(\soc.cpu.latched_is_lb ),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.latched_is_lb_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.latched_is_lb ),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.mem_rdata [24]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_is_lb_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.latched_is_lh_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_DFFESR_Q_D ),
    .E(\soc.cpu.latched_is_lb_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [22]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [22]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.timer [22]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_mask [22]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr [22]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_instr [54]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [21]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [21]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [21]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [53]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [53]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [20]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.irq_pending [20]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [20]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [20]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [52]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [52]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [18]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [18]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [18]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr [18]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_instr [50]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(\soc.mem_rdata [18]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [17]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [17]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [17]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [49]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_2  (
    .I0(\soc.mem_rdata [17]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.irq_pending [17]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [17]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [16]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_pending [16]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [16]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.timer [16]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_mask [16]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [48]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [48]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.mem_rdata [30]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [30]),
    .I1(\soc.mem_rdata [30]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [14]),
    .I2(\soc.iomem_rdata [14]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [14]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [14]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [14]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [14]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [14]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr [14]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_instr [46]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.mem_rdata [29]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [13]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [13]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [13]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [45]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [45]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .I1(\soc.mem_rdata [28]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [28]),
    .I2(\soc.mem_rdata [28]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [27]),
    .I1(\soc.mem_rdata [27]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf50)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [11]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [28]),
    .I1(\soc.mem_rdata [28]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [12]),
    .I2(\soc.iomem_rdata [12]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [12]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [12]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [12]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.timer [12]),
    .I2(\soc.cpu.cpuregs_rs1 [12]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [44]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [44]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.mem_rdata [27]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [11]),
    .I2(\soc.iomem_rdata [11]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.irq_pending [11]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [11]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [11]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr [11]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_instr [43]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [29]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_pending [29]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [29]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [29]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [29]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [61]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [61]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.irq_pending [10]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [10]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [10]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [42]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [42]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.irq_pending [9]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [9]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [9]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [41]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [41]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_2  (
    .I0(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.irq_pending [8]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [8]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [8]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr [8]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_instr [40]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf100)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(\soc.cpu.latched_is_lb_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.mem_rdata [22]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.mem_rdata [30]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [6]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [6]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [38]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [38]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [6]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.mem_rdata [20]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]),
    .I2(flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5cff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [28]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.timer [4]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_mask [4]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr [4]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_instr [36]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.irq_pending [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ee)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.mem_rdata [19]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I1(\soc.mem_rdata [27]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_q [3]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [19]),
    .I1(\soc.mem_rdata [19]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf04f)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr [3]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_instr [35]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_q [2]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [18]),
    .I2(\soc.mem_rdata [18]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf04f)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.mem_rdata [18]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr [2]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_instr [34]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [19]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [19]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [19]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [19]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [51]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [51]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.mem_rdata [16]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I1(\soc.mem_rdata [24]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [32]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.reg_op1 [31]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.irq_pending [31]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [31]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [31]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [31]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [31]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [63]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [28]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [28]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [28]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [28]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [60]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [60]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [27]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.irq_pending [27]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.timer [27]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_mask [27]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [27]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [59]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [26]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.timer [26]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_mask [26]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [58]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [58]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [25]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [25]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [25]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [25]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [57]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [24]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [24]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.count_instr [56]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [56]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_2  (
    .I0(\soc.mem_rdata [24]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [24]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [23]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [23]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.timer [23]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.irq_mask [23]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [23]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [55]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.mem_rdata [30]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.irq_pending [30]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [30]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [30]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [30]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [30]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [62]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.irq_pending [15]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [15]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [15]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [47]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [15]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [15]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.mem_rdata [31]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_q [15]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.mem_16bit_buffer [15]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.mem_16bit_buffer [14]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [31]),
    .I1(\soc.mem_rdata [31]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [15]),
    .I2(\soc.iomem_rdata [15]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [15]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [15]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.latched_is_lh_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [0]),
    .I3(\soc.cpu.latched_is_lb ),
    .O(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.latched_rd_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.latched_rd_SB_DFFESR_Q_D ),
    .E(\soc.cpu.latched_rd_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_rd [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.latched_rd_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.cpu.latched_rd_SB_DFFESR_Q_1_D ),
    .E(\soc.cpu.latched_rd_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_rd [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.latched_rd_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.decoded_rd [3]),
    .O(\soc.cpu.latched_rd_SB_DFFESR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.latched_rd_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.cpu.latched_rd_SB_DFFESR_Q_2_D ),
    .E(\soc.cpu.latched_rd_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_rd [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.decoded_rd [2]),
    .I2(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_rd_SB_DFFESR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.latched_rd_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.cpu.latched_rd_SB_DFFESR_Q_3_D ),
    .E(\soc.cpu.latched_rd_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_rd [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.decoded_rd [0]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.latched_rd_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.decoded_rd [4]),
    .O(\soc.cpu.latched_rd_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.latched_rd_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.cpu.latched_rd_SB_DFFESS_Q_D ),
    .E(\soc.cpu.latched_rd_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_rd [1]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.decoded_rd [1]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .O(\soc.cpu.latched_rd_SB_DFFESS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .I3(\soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.latched_rd_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.latched_stalu_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .E(\soc.cpu.latched_stalu_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5cff)
  ) \soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I1(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.latched_stalu_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.latched_store_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.cpu.latched_store_SB_DFFESS_Q_D ),
    .E(\soc.cpu.latched_store_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.latched_store ),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.latched_store_SB_DFFESS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [0]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2_SB_DFFE_Q_E [0]),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .I2(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .O(\soc.cpu.latched_store_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.latched_store_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.latched_store ),
    .I3(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [31]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [30]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [21]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [21]),
    .I1(\soc.cpu.reg_out [21]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [20]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [20]),
    .I1(\soc.cpu.reg_out [20]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [19]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [19]),
    .I1(\soc.cpu.reg_out [19]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [18]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [18]),
    .I1(\soc.cpu.reg_out [18]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [17]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [17]),
    .I1(\soc.cpu.reg_out [17]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [16]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [16]),
    .I1(\soc.cpu.reg_out [16]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [15]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [15]),
    .I1(\soc.cpu.reg_out [15]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [14]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [14]),
    .I1(\soc.cpu.reg_out [14]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [13]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [13]),
    .I1(\soc.cpu.reg_out [13]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [12]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [12]),
    .I1(\soc.cpu.reg_out [12]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [30]),
    .I1(\soc.cpu.reg_out [30]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [29]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [11]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [11]),
    .I1(\soc.cpu.reg_out [11]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [10]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [10]),
    .I1(\soc.cpu.reg_out [10]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [9]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [8]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [8]),
    .I1(\soc.cpu.reg_out [8]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [7]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [7]),
    .I1(\soc.cpu.reg_out [7]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [6]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [6]),
    .I1(\soc.cpu.reg_out [6]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [5]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [5]),
    .I1(\soc.cpu.reg_out [5]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [4]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [4]),
    .I1(\soc.cpu.reg_out [4]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [3]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [3]),
    .I1(\soc.cpu.reg_out [3]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [2]),
    .I1(\soc.cpu.reg_out [2]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [29]),
    .I1(\soc.cpu.reg_out [29]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [28]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [1]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [1]),
    .I1(\soc.cpu.reg_out [1]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [28]),
    .I1(\soc.cpu.reg_out [28]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [27]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_store_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.reg_out [27]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [26]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [26]),
    .I1(\soc.cpu.reg_out [26]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [25]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [25]),
    .I1(\soc.cpu.reg_out [25]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [24]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [24]),
    .I1(\soc.cpu.reg_out [24]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [23]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [23]),
    .I1(\soc.cpu.reg_out [23]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0]),
    .I2(\soc.cpu.reg_next_pc [22]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [22]),
    .I1(\soc.cpu.reg_out [22]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [31]),
    .I1(\soc.cpu.reg_out [31]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.alu_out_q [9]),
    .I1(\soc.cpu.reg_out [9]),
    .I2(\soc.cpu.latched_store_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.latched_store_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.latched_store_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [2]),
    .I3(\soc.cpu.latched_store ),
    .O(\soc.cpu.latched_store_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.latched_store_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [2]),
    .I3(\soc.cpu.latched_store ),
    .O(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.mem_rdata [31]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.mem_rdata [30]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.mem_rdata [21]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.mem_rdata [20]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.mem_rdata [19]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.mem_rdata [18]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.mem_rdata [17]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.mem_rdata [16]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.mem_rdata [29]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.mem_rdata [28]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.mem_rdata [27]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.mem_rdata [25]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.mem_rdata [24]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.mem_rdata [23]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_16bit_buffer_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.mem_rdata [22]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\soc.cpu.mem_16bit_buffer [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [31]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.mem_addr [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [30]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.mem_addr [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [21]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [20]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [19]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [18]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [17]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [15]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_16  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [14]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_17  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [13]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_18  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [12]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_19  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [11]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [29]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.mem_addr [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_20  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [10]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_21  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [9]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_22  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [8]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_23  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [7]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_24  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [6]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_25  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [5]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_26  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [4]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_27  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [3]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_28  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [2]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [28]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.mem_addr [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [27]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.mem_addr [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [26]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.mem_addr [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [25]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.mem_addr [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [24]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.mem_addr [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [23]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.addr [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_addr_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [22]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.mem_do_prefetch_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.mem_do_prefetch_SB_DFFESR_Q_D ),
    .E(\soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.mem_do_prefetch ),
    .R(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_do_prefetch_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.cpu.mem_do_prefetch_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) \soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_do_prefetch_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_do_prefetch ),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_do_prefetch_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_do_prefetch ),
    .O(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.mem_do_prefetch_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [1]),
    .I2(\soc.cpu.reg_out [1]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.mem_do_prefetch_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.mem_do_rdata_SB_DFFESS_Q  (
    .C(clk),
    .D(1'h0),
    .E(\soc.cpu.mem_do_rdata_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .S(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.mem_do_rdata_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_do_rdata_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.mem_do_rdata_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.mem_do_rdata_SB_LUT4_I1_1  (
    .I0(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.instr_sw_SB_LUT4_I0_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.mem_do_rinst_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.cpu.mem_do_rinst_SB_DFFESS_Q_D ),
    .E(\soc.cpu.mem_do_rinst_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .S(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_do_rinst_SB_DFFESS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffc)
  ) \soc.cpu.mem_do_rinst_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .I2(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.mem_do_rinst_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.mem_do_rinst_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.spimemio.resetn ),
    .I2(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.reg_pc [0]),
    .O(\soc.cpu.irq_active_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_do_rinst_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_do_rinst_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.mem_do_wdata_SB_DFFESS_Q  (
    .C(clk),
    .D(1'h0),
    .E(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_E ),
    .Q(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .S(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.mem_do_wdata_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O  (
    .I0(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [0]),
    .I3(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8bb8)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [31]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.next_pc [31]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [29]),
    .O(\soc.cpu.mem_la_addr [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [28]),
    .I2(\soc.cpu.reg_op1 [30]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [19]),
    .I2(\soc.cpu.reg_op1 [21]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [18]),
    .I2(\soc.cpu.reg_op1 [20]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [17]),
    .I2(\soc.cpu.reg_op1 [19]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [16]),
    .I2(\soc.cpu.reg_op1 [18]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [15]),
    .I2(\soc.cpu.reg_op1 [17]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [14]),
    .I2(\soc.cpu.reg_op1 [16]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [13]),
    .I2(\soc.cpu.reg_op1 [15]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [12]),
    .I2(\soc.cpu.reg_op1 [14]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [11]),
    .I2(\soc.cpu.reg_op1 [13]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [10]),
    .I2(\soc.cpu.reg_op1 [12]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [27]),
    .I2(\soc.cpu.reg_op1 [29]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [9]),
    .I2(\soc.cpu.reg_op1 [11]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [8]),
    .I2(\soc.cpu.reg_op1 [10]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [7]),
    .I2(\soc.cpu.reg_op1 [9]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [6]),
    .I2(\soc.cpu.reg_op1 [8]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [5]),
    .I2(\soc.cpu.reg_op1 [7]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [4]),
    .I2(\soc.cpu.reg_op1 [6]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [3]),
    .I2(\soc.cpu.reg_op1 [5]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [2]),
    .I2(\soc.cpu.reg_op1 [4]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.reg_op1 [3]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.reg_op1 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [26]),
    .I2(\soc.cpu.reg_op1 [28]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [25]),
    .I2(\soc.cpu.reg_op1 [27]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [24]),
    .I2(\soc.cpu.reg_op1 [26]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [23]),
    .I2(\soc.cpu.reg_op1 [25]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [22]),
    .I2(\soc.cpu.reg_op1 [24]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [21]),
    .I2(\soc.cpu.reg_op1 [23]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_la_addr_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [20]),
    .I2(\soc.cpu.reg_op1 [22]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_la_addr [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:390.2-399.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D [1]),
    .Q(\soc.cpu.mem_la_firstword_reg ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [1]),
    .I0(\soc.cpu.mem_la_firstword_xfer ),
    .I1(\soc.cpu.next_pc [2])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [9]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [10]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [11])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [8]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [9]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [10])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_10  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [26]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [27]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [28])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_11  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [25]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [26]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [27])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_12  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [24]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [25]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [26])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_13  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [23]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [24]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [25])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_14  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [22]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [23]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [24])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_15  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [21]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [22]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [23])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_16  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [20]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [21]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [22])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_17  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [1]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [3])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_18  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [19]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [20]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [21])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_19  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [18]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [19]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [20])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_2  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [7]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [8]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [9])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_20  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [17]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [18]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [19])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_21  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [16]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [17]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [18])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_22  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [15]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [16]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [17])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_23  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [14]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [15]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [16])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_24  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [13]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [14]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [15])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_25  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [12]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [13]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [14])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_26  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [11]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [12]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [13])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_27  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [10]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [11]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [12])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_3  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [6]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [7]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [8])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_4  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [5]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [6]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [7])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_5  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [4]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [5]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [6])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_6  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [3]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [4]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [5])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_7  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [2]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [4])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_8  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [28]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [29]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [30])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO_SB_CARRY_CO_9  (
    .CI(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [27]),
    .CO(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [28]),
    .I0(1'h0),
    .I1(\soc.cpu.next_pc [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_la_firstword_xfer ),
    .I2(\soc.cpu.next_pc [2]),
    .I3(1'h0),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [11]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [9]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [10]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [8]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [28]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [26]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [27]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [25]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [26]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [24]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [25]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [23]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [24]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [22]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [23]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [21]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [22]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [20]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [3]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [1]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [21]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [19]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [20]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [18]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [9]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [7]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [19]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [17]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [18]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [16]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [17]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [15]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [16]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [14]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [15]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [13]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [14]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [12]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [13]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [11]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [12]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [10]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [8]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [6]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [7]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [5]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [6]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [4]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [5]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [3]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [4]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [2]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [30]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [28]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:382.60-382.97|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.next_pc [29]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [27]),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.mem_la_firstword_xfer ),
    .O(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_la_firstword_xfer_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D [1]),
    .O(\soc.cpu.mem_la_firstword_xfer )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_la_read_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_la_read_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.mem_la_read_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .I2(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.mem_la_secondword_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3]),
    .E(\soc.cpu.mem_la_secondword_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .R(\soc.cpu.mem_state_SB_DFFESR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.trap_SB_LUT4_I2_1_O [0]),
    .I3(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .O(\soc.cpu.mem_la_secondword_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.cpu.mem_la_secondword_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_do_prefetch_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.reg_op2 [31]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.reg_op2 [30]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_10  (
    .I0(\soc.cpu.reg_op2 [21]),
    .I1(\soc.cpu.reg_op2 [5]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_11  (
    .I0(\soc.cpu.reg_op2 [20]),
    .I1(\soc.cpu.reg_op2 [4]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_12  (
    .I0(\soc.cpu.reg_op2 [19]),
    .I1(\soc.cpu.reg_op2 [3]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_13  (
    .I0(\soc.cpu.reg_op2 [18]),
    .I1(\soc.cpu.reg_op2 [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_14  (
    .I0(\soc.cpu.reg_op2 [17]),
    .I1(\soc.cpu.reg_op2 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_15  (
    .I0(\soc.cpu.reg_op2 [16]),
    .I1(\soc.cpu.reg_op2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2 [15]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2 [14]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2 [13]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2 [12]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2 [14]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2 [6]),
    .O(\soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_2  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.reg_op2 [29]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2 [11]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2 [10]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3 [3]),
    .O(\soc.cpu.mem_la_wdata [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2 [9]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2 [8]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2 [13]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2 [5]),
    .O(\soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_3  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.reg_op2 [28]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2 [12]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2 [4]),
    .O(\soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_4  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.reg_op2 [27]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2 [11]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2 [3]),
    .O(\soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_5  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.reg_op2 [26]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3 [3]),
    .O(\soc.cpu.mem_la_wdata [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2 [10]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2 [2]),
    .O(\soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_6  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.reg_op2 [25]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2 [9]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2 [1]),
    .O(\soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_7  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.reg_op2 [24]),
    .I3(\soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3 [2]),
    .O(\soc.cpu.mem_la_wdata [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2 [8]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2 [0]),
    .O(\soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_8  (
    .I0(\soc.cpu.reg_op2 [23]),
    .I1(\soc.cpu.reg_op2 [7]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_9  (
    .I0(\soc.cpu.reg_op2 [22]),
    .I1(\soc.cpu.reg_op2 [6]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_la_wdata_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op2 [15]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.reg_op2 [7]),
    .O(\soc.cpu.mem_la_wdata_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.iomem_rdata [24]),
    .I2(\soc.cpu.mem_rdata_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_10  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_10_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_10_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [22]),
    .I2(\soc.iomem_rdata [22]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_10_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [22]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_10_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [22]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [22]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_11  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_11_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_11_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [19]),
    .I2(\soc.iomem_rdata [19]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_11_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [19]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_11_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [19]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [19]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_12  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_12_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_12_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [20]),
    .I2(\soc.iomem_rdata [20]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_12_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [20]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_12_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [20]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [20]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_13  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_13_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_13_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [21]),
    .I2(\soc.iomem_rdata [21]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_13_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [21]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_13_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [21]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [21]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_14  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_14_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_14_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [17]),
    .I2(\soc.iomem_rdata [17]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_14_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [17]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_14_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [17]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [17]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_15  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_15_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_15_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [16]),
    .I2(\soc.iomem_rdata [16]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_15_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [16]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_15_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [16]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [16]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [24]),
    .I2(\soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(\soc.ram_rdata [24]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [24]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_2  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_2_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_2_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [27]),
    .I2(\soc.iomem_rdata [27]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [27]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [27]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_3  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_3_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_3_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [26]),
    .I2(\soc.iomem_rdata [26]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [26]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [26]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_4  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_4_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_4_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [29]),
    .I2(\soc.iomem_rdata [29]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_4_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [29]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_4_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [29]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_5  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_5_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_5_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [25]),
    .I2(\soc.iomem_rdata [25]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_5_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [25]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_5_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [25]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_6  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_6_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_6_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [31]),
    .I2(\soc.iomem_rdata [31]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_6_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [31]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_6_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [31]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [31]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_7  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_7_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_7_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [30]),
    .I2(\soc.iomem_rdata [30]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_7_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [30]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_7_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [30]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_8  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_8_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_8_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [28]),
    .I2(\soc.iomem_rdata [28]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_8_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [28]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_8_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [28]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccca)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_9  (
    .I0(\soc.cpu.mem_rdata_SB_LUT4_O_9_I0 [0]),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_9_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.mem_rdata [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [18]),
    .I2(\soc.iomem_rdata [18]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_9_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1  (
    .I0(\soc.ram_rdata [18]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_9_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [18]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [18]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [23]),
    .I2(\soc.iomem_rdata [23]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.ram_rdata [23]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart_reg_div_do [23]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1 [1]),
    .I2(\soc.cpu.mem_16bit_buffer [12]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [0]),
    .I1(\soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [18]),
    .I1(\soc.mem_rdata [18]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_2  (
    .I0(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I1(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]),
    .I2(\soc.cpu.mem_16bit_buffer [6]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_3  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.mem_16bit_buffer [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 [1]),
    .I3(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .I1(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 [3]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I3(flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [1]),
    .O(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .I3(\soc.cpu.mem_16bit_buffer [4]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_5  (
    .I0(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]),
    .I2(\soc.cpu.mem_16bit_buffer [5]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_6  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_latched [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_7  (
    .I0(\soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 [0]),
    .I1(\soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 [1]),
    .I2(\soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.mem_rdata [16]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_rdata_q_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .E(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .Q(\soc.cpu.mem_rdata_q [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_rdata_q_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .E(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .Q(\soc.cpu.mem_rdata_q [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_rdata_q_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .E(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .Q(\soc.cpu.mem_rdata_q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_rdata_q_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .E(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .Q(\soc.cpu.mem_rdata_q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_rdata_q_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .E(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .Q(\soc.cpu.mem_rdata_q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_rdata_q_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_latched [1]),
    .E(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_rdata_q_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .E(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .Q(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_D ),
    .Q(\soc.cpu.mem_rdata_q [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_1  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D ),
    .Q(\soc.cpu.mem_rdata_q [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_10  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_10_D ),
    .Q(\soc.cpu.mem_rdata_q [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_11  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D ),
    .Q(\soc.cpu.mem_rdata_q [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [20]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [20]),
    .I2(\soc.mem_rdata [20]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_12  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D ),
    .Q(\soc.cpu.mem_rdata_q [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [19]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [19]),
    .I2(\soc.mem_rdata [19]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_13  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_13_D ),
    .Q(\soc.cpu.mem_rdata_q [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_14  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D ),
    .Q(\soc.cpu.mem_rdata_q [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [17]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [17]),
    .I2(\soc.mem_rdata [17]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_15  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D ),
    .Q(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I2(\soc.mem_rdata [16]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_16  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D ),
    .Q(\soc.cpu.mem_rdata_q [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [15]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_17  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D ),
    .Q(\soc.cpu.mem_rdata_q [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h53ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heffc)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_18  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D ),
    .Q(\soc.cpu.mem_rdata_q [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [2]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_latched [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0b)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_19  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_19_D ),
    .Q(\soc.cpu.mem_rdata_q [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [30]),
    .I2(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0b)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_2  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D ),
    .Q(\soc.cpu.mem_rdata_q [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_20  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_20_D ),
    .Q(\soc.cpu.mem_rdata_q [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_21  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_21_D ),
    .Q(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_22  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D ),
    .Q(\soc.cpu.mem_rdata_q [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7770)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [9]),
    .I2(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_23  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D ),
    .Q(\soc.cpu.mem_rdata_q [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [8]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_24  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_24_D ),
    .Q(\soc.cpu.mem_rdata_q [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030a)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [7]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf1ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2fff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [29]),
    .I2(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3]),
    .I3(\soc.cpu.mem_rdata_latched [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_3  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D ),
    .Q(\soc.cpu.mem_rdata_q [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h70ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [28]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_4  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D ),
    .Q(\soc.cpu.mem_rdata_q [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf111)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb33f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff07)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc805)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [27]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_5  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D ),
    .Q(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [25]),
    .I2(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_6  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D ),
    .Q(\soc.cpu.mem_rdata_q [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbb0)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h035f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haf0c)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [3]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_7  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D ),
    .Q(\soc.cpu.mem_rdata_q [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hacff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [2]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_8  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D ),
    .Q(\soc.cpu.mem_rdata_q [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [23]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:430.2-544.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_rdata_q_SB_DFF_Q_9  (
    .C(clk),
    .D(\soc.cpu.mem_rdata_q_SB_DFF_Q_9_D ),
    .Q(\soc.cpu.mem_rdata_q [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff1)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O  (
    .I0(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_rdata_q [31]),
    .I2(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I3(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.mem_state_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.mem_state_SB_DFFESR_Q_D [1]),
    .E(\soc.cpu.mem_state_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .R(\soc.cpu.mem_state_SB_DFFESR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.mem_state_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.cpu.mem_state_SB_DFFESR_Q_D [0]),
    .E(\soc.cpu.mem_state_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .R(\soc.cpu.mem_state_SB_DFFESR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3  (
    .I0(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(\soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I2(\soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.resetn_SB_LUT4_I3_1_O [3]),
    .O(\soc.cpu.do_waitirq_SB_DFFSR_Q_R [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_sw_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .I3(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.trap_SB_LUT4_I2_1_O [0]),
    .I2(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.trap ),
    .I1(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.mem_state_SB_DFFESR_Q_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .O(\soc.cpu.mem_state_SB_DFFESR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.mem_valid_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.mem_valid_SB_DFFESR_Q_D ),
    .E(\soc.cpu.mem_valid_SB_DFFESR_Q_E ),
    .Q(\soc.memory.cs_1_SB_LUT4_I3_1_O [3]),
    .R(\soc.cpu.mem_state_SB_DFFESR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3a03)
  ) \soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3]),
    .I1(\soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_valid_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [1]),
    .O(\soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I1(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .I2(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_valid_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5cff)
  ) \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [2]),
    .I1(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00eb)
  ) \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I1(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_valid_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.memory.cs_1_SB_LUT4_I3_1_O [3]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_I3 [29]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O [3])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_valid_SB_LUT4_I2_I3_SB_CARRY_CO  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [29]),
    .CO(\soc.cpu.mem_valid_SB_LUT4_I2_I3 [29]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.mem_valid_SB_LUT4_I3_1_O [2]),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I2_O [2]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_O [0]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_O [1]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 [0]),
    .I1(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 [1]),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 [2]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 [3]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [0]),
    .I1(\soc.memory.cs_1_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [0]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [3]),
    .I1(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [3]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [18]),
    .I1(\soc.spimemio.rd_addr [18]),
    .I2(\soc.spimemio.rd_addr [15]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.addr [5]),
    .I3(\soc.spimemio.rd_addr [5]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I1(\soc.spimemio.rd_addr [15]),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.addr [3]),
    .I3(\soc.spimemio.rd_addr [3]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.mem_valid_SB_LUT4_I3_1_O [2]),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [2]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [29]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I3_1_O [2]),
    .I2(\soc.memory.cs_1_SB_LUT4_I3_1_O [1]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.mem_addr [25]),
    .I2(\soc.mem_addr [24]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [2])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [29]),
    .CO(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [29]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .I1(\soc.memory.cs_1_SB_LUT4_I3_1_O [1]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.mem_valid_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I3_1_O [3]),
    .O(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.cpu.mem_valid_SB_LUT4_I3_1  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .I1(\soc.memory.cs_1_SB_LUT4_I3_1_O [1]),
    .I2(\soc.memory.cs_1_SB_LUT4_I3_1_O [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I3_1_O [3]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [2]),
    .I1(\soc.spimemio.addr [3]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [3]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.mem_addr [24]),
    .I3(\soc.mem_addr [25]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2  (
    .I0(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]),
    .I1(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]),
    .I2(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[2]),
    .I3(iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[3]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [31]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [30]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [21]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [20]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [19]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [18]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [17]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [16]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_16  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [15]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_17  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [14]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_18  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [13]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_19  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [12]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [29]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_20  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [11]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_21  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [10]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_22  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [9]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_23  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [8]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_24  (
    .C(clk),
    .D(\soc.cpu.reg_op2 [7]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_25  (
    .C(clk),
    .D(\soc.cpu.reg_op2 [6]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_26  (
    .C(clk),
    .D(\soc.cpu.reg_op2 [5]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_27  (
    .C(clk),
    .D(\soc.cpu.reg_op2 [4]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_28  (
    .C(clk),
    .D(\soc.cpu.reg_op2 [3]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_29  (
    .C(clk),
    .D(\soc.cpu.reg_op2 [2]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [28]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_30  (
    .C(clk),
    .D(\soc.cpu.reg_op2 [1]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_31  (
    .C(clk),
    .D(\soc.cpu.reg_op2 [0]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [27]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [26]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [25]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [24]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [23]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wdata_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.cpu.mem_la_wdata [22]),
    .E(\soc.cpu.trap_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.cfgreg_di [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_wordsize_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.mem_wordsize_SB_DFF_Q_D ),
    .Q(\soc.cpu.mem_wordsize [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_wordsize_SB_DFF_Q_1  (
    .C(clk),
    .D(\soc.cpu.mem_wordsize_SB_DFF_Q_1_D ),
    .Q(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_wordsize_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sw_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.instr_sb_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.mem_wordsize_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.mem_wordsize_SB_DFF_Q_2  (
    .C(clk),
    .D(\soc.cpu.mem_wordsize_SB_DFF_Q_2_D ),
    .Q(\soc.cpu.mem_wordsize [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \soc.cpu.mem_wordsize_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_wordsize [0]),
    .I1(\soc.cpu.instr_sw_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.instr_sw_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.instr_sw_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_wordsize_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_sw_SB_LUT4_I0_O [1]),
    .I2(\soc.cpu.mem_wordsize [2]),
    .I3(\soc.cpu.instr_sh_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.mem_wordsize_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wstrb_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.mem_wstrb_SB_DFFE_Q_D ),
    .E(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .Q(\soc.mem_wstrb [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wstrb_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.mem_wstrb_SB_DFFE_Q_1_D ),
    .E(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .Q(\soc.mem_wstrb [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.mem_wstrb [2]),
    .I2(\soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3b30)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.mem_wordsize [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wstrb_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.mem_wstrb_SB_DFFE_Q_2_D ),
    .E(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .Q(\soc.mem_wstrb [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.mem_wstrb [1]),
    .I2(\soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.mem_wstrb_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D ),
    .E(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .Q(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .I2(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.reg_op1 [0]),
    .I3(\soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3730)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.mem_wordsize [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.spimemio.resetn ),
    .I2(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.mem_wstrb [3]),
    .I2(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [2]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.cpu.mem_xfer_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I3_1_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [31]),
    .I2(\soc.cpu.reg_out [31]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [30]),
    .I2(\soc.cpu.reg_out [30]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [21]),
    .I2(\soc.cpu.reg_out [21]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [20]),
    .I2(\soc.cpu.reg_out [20]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [19]),
    .I2(\soc.cpu.reg_out [19]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [18]),
    .I2(\soc.cpu.reg_out [18]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [17]),
    .I2(\soc.cpu.reg_out [17]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [16]),
    .I2(\soc.cpu.reg_out [16]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [15]),
    .I2(\soc.cpu.reg_out [15]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [14]),
    .I2(\soc.cpu.reg_out [14]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [13]),
    .I2(\soc.cpu.reg_out [13]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [12]),
    .I2(\soc.cpu.reg_out [12]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [29]),
    .I2(\soc.cpu.reg_out [29]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [11]),
    .I2(\soc.cpu.reg_out [11]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [10]),
    .I2(\soc.cpu.reg_out [10]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [9]),
    .I2(\soc.cpu.reg_out [9]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [8]),
    .I2(\soc.cpu.reg_out [8]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [7]),
    .I2(\soc.cpu.reg_out [7]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [6]),
    .I2(\soc.cpu.reg_out [6]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [5]),
    .I2(\soc.cpu.reg_out [5]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [4]),
    .I2(\soc.cpu.reg_out [4]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [3]),
    .I2(\soc.cpu.reg_out [3]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [2]),
    .I2(\soc.cpu.reg_out [2]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [28]),
    .I2(\soc.cpu.reg_out [28]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [27]),
    .I2(\soc.cpu.reg_out [27]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [26]),
    .I2(\soc.cpu.reg_out [26]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [25]),
    .I2(\soc.cpu.reg_out [25]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [24]),
    .I2(\soc.cpu.reg_out [24]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [23]),
    .I2(\soc.cpu.reg_out [23]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.next_pc_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc [22]),
    .I2(\soc.cpu.reg_out [22]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I3_1_O [2]),
    .O(\soc.cpu.next_pc [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.prefetched_high_word_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [1]),
    .E(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.prefetched_high_word ),
    .R(\soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0bb)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.trap_SB_LUT4_I2_1_O [0]),
    .I3(\soc.cpu.trap_SB_LUT4_I2_1_O [1]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffc)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [17]),
    .I1(\soc.mem_rdata [17]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [2]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.mem_rdata [17]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]),
    .I1(\soc.mem_rdata [25]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.irq_pending [1]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_E [3]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [2]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I1(\soc.cpu.irq_mask [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I3(\soc.cpu.timer [1]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.cpu.count_instr [1]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.count_cycle [33]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf04f)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff10)
  ) \soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3]),
    .I1(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0]),
    .I2(\soc.cpu.trap_SB_LUT4_I2_1_O [0]),
    .I3(\soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O [3]),
    .O(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.prefetched_high_word_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.cpu.last_mem_valid_SB_LUT4_I3_I2 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.cpu.prefetched_high_word ),
    .O(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .I3(iomem_ready_SB_LUT4_I3_O[3]),
    .O(\soc.cpu.prefetched_high_word_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [21]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [20]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.compressed_instr_SB_LUT4_I1_O [20]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [19]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [18]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.compressed_instr_SB_LUT4_I1_O [18]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [17]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [15]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [14]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_16  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [14]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [13]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_17  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [13]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [12]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.compressed_instr_SB_LUT4_I1_O [12]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_18  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [12]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [11]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_19  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [11]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [10]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [29]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [29]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_20  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [10]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [9]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_21  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [9]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.decoder_trigger_SB_LUT4_I2_O [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [8]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.decoder_trigger_SB_LUT4_I2_O [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [8]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_22  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [7]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_23  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [6]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.compressed_instr_SB_LUT4_I1_O [6]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_24  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [5]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_25  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [4]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_26  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [3]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.instr_waitirq_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_27  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.instr_waitirq_SB_LUT4_I0_I1 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_28  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_29  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7077)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I2(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [28]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [28]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [27]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [26]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.compressed_instr_SB_LUT4_I1_O [26]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [26]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [25]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [25]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [24]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [24]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [23]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.compressed_instr_SB_LUT4_I1_O [23]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [23]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [22]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_next_pc_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [21]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I3(\soc.cpu.compressed_instr_SB_LUT4_I1_O [21]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1553.22-1553.61|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0440)
  ) \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I1(\soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.compressed_instr_SB_CARRY_I0_CO [30]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.reg_next_pc_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D ),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_next_pc [20]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .I3(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [19]),
    .O(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [30]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [29]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [20]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [19]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [18]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [17]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [16]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [15]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_16  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [14]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_17  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [13]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_18  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [12]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_19  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [11]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [28]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_20  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [10]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_21  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [9]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_22  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [8]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_23  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [7]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_24  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [6]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_25  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [5]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_26  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [4]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_27  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_28  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_29  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [27]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_30  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [0]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_31  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [31]),
    .E(\soc.cpu.reg_op1_SB_DFFE_Q_31_E ),
    .Q(\soc.cpu.reg_op1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) \soc.cpu.reg_op1_SB_DFFE_Q_31_E_SB_LUT4_O  (
    .I0(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [1]),
    .I1(\soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [3]),
    .I2(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.reg_op1_SB_DFFE_Q_31_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [26]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [25]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [24]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [23]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [22]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op1_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O [21]),
    .E(\soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .Q(\soc.cpu.reg_op1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_1_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_10_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [21]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_11_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [20]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_12_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [19]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_13_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [18]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_14_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [17]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_15_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [16]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_16  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_16_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [15]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_17  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_17_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [14]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_18  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_18_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [13]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_19  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_19_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [12]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [30]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_2_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_20  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_20_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [11]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_21  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_21_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [10]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_22  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_22_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [9]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_23  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_23_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [8]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_24  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_24_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [7]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_25  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_25_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [6]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_26  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_26_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [5]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_27  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_27_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [4]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_28  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_28_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [3]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_29  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_29_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.cpu.cpuregs.regs.0.0_RDATA_11 [0]),
    .I1(\soc.cpu.cpuregs.regs.1.0_RDATA_11 [1]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [2]),
    .I3(\soc.cpu.cpuregs.regs.0.1_RDATA_9 [3]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [29]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_3_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_30  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_30_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [1]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_31  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_31_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [0]),
    .I2(\soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_I1_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [28]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_4_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [27]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_5_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [26]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_6_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [25]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_7_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [24]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_8_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [23]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_op2_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.cpu.reg_op2_SB_DFFE_Q_9_D ),
    .E(\soc.cpu.reg_op2_SB_DFFE_Q_E [1]),
    .Q(\soc.cpu.reg_op2 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [22]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_imm [31]),
    .I2(\soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O [1]),
    .I3(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [31]),
    .Q(\soc.cpu.reg_out [31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [30]),
    .Q(\soc.cpu.reg_out [30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_10  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [21]),
    .Q(\soc.cpu.reg_out [21]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_11  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [20]),
    .Q(\soc.cpu.reg_out [20]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_12  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [19]),
    .Q(\soc.cpu.reg_out [19]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_13  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [18]),
    .Q(\soc.cpu.reg_out [18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_14  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [16]),
    .Q(\soc.cpu.reg_out [16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_15  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [15]),
    .Q(\soc.cpu.reg_out [15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_16  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [14]),
    .Q(\soc.cpu.reg_out [14]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_17  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [13]),
    .Q(\soc.cpu.reg_out [13]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_18  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [12]),
    .Q(\soc.cpu.reg_out [12]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_19  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [11]),
    .Q(\soc.cpu.reg_out [11]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [29]),
    .Q(\soc.cpu.reg_out [29]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_20  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [10]),
    .Q(\soc.cpu.reg_out [10]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_21  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [9]),
    .Q(\soc.cpu.reg_out [9]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_22  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [8]),
    .Q(\soc.cpu.reg_out [8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_23  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [7]),
    .Q(\soc.cpu.reg_out [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_24  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [6]),
    .Q(\soc.cpu.reg_out [6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_25  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [5]),
    .Q(\soc.cpu.reg_out [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_26  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [4]),
    .Q(\soc.cpu.reg_out [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_27  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [3]),
    .Q(\soc.cpu.reg_out [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_28  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [2]),
    .Q(\soc.cpu.reg_out [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_29  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [1]),
    .Q(\soc.cpu.reg_out [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [28]),
    .Q(\soc.cpu.reg_out [28]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_30  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [0]),
    .Q(\soc.cpu.reg_out [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [27]),
    .Q(\soc.cpu.reg_out [27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [26]),
    .Q(\soc.cpu.reg_out [26]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [25]),
    .Q(\soc.cpu.reg_out [25]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [24]),
    .Q(\soc.cpu.reg_out [24]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [23]),
    .Q(\soc.cpu.reg_out [23]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.reg_out_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [22]),
    .Q(\soc.cpu.reg_out [22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" *)
  SB_DFFSS \soc.cpu.reg_out_SB_DFFSS_Q  (
    .C(clk),
    .D(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [17]),
    .Q(\soc.cpu.reg_out [17]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.cpu.reg_pc_SB_DFFESR_Q_D [32]),
    .E(\soc.cpu.reg_pc_SB_DFFESR_Q_E ),
    .Q(\soc.cpu.reg_pc [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [21]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [19]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_16  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_17  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [14]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_18  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [13]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_19  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [12]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_20  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [11]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_21  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [10]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_22  (
    .C(clk),
    .D(\soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [8]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [9]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_23  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_24  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_25  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_26  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_27  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_28  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_29  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [29]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_30  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [28]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [26]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [25]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [1]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [24]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.cpu.reg_pc_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [23]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.latched_store ),
    .I2(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [2]),
    .I3(\soc.cpu.reg_pc [0]),
    .O(\soc.cpu.reg_pc_SB_DFFESR_Q_D [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.cpu.reg_pc_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(\soc.cpu.latched_branch_SB_LUT4_I2_I1 [2]),
    .I1(\soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.reg_pc_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.cpu.reg_pc_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]),
    .E(\soc.cpu.resetn_SB_LUT4_I3_1_O [1]),
    .Q(\soc.cpu.reg_pc [20]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_sh_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.reg_sh_SB_DFFE_Q_D ),
    .E(\soc.cpu.reg_sh_SB_DFFE_Q_E ),
    .Q(\soc.cpu.reg_sh [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.cpu.reg_sh_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.cpu.reg_sh_SB_DFFE_Q_1_D ),
    .E(\soc.cpu.reg_sh_SB_DFFE_Q_E ),
    .Q(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0f)
  ) \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh [3]),
    .I2(1'h1),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .I2(1'h1),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh [1]),
    .I2(1'h1),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.reg_sh_SB_DFFE_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.reg_sh_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.reg_sh_SB_DFF_Q_D ),
    .Q(\soc.cpu.reg_sh [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.reg_sh_SB_DFF_Q_1  (
    .C(clk),
    .D(\soc.cpu.reg_sh_SB_DFF_Q_1_D ),
    .Q(\soc.cpu.reg_sh [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I2(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [3]),
    .I3(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.cpu.reg_sh_SB_DFF_Q_2  (
    .C(clk),
    .D(\soc.cpu.reg_sh_SB_DFF_Q_2_D ),
    .Q(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdf50)
  ) \soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [2]),
    .I1(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2 [1]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 [4]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [0]),
    .I2(\soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.is_slli_srli_srai ),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h35c5)
  ) \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [2]),
    .I1(\soc.cpu.reg_sh [4]),
    .I2(\soc.cpu.instr_srl_SB_LUT4_I1_O [2]),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1843.16-1843.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh [4]),
    .I2(1'h1),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1843.16-1843.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.reg_sh [3]),
    .I2(1'h1),
    .I3(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [1])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1843.16-1843.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .CO(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .I0(\soc.cpu.reg_sh [3]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .CO(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [4]),
    .I0(\soc.cpu.reg_sh [3]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .CO(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .I0(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1851.16-1851.26|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .CO(\soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I0(\soc.cpu.reg_sh [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.cpu.resetn_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.cpu.reg_op2_SB_DFFE_Q_E [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.cpu.resetn_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.cpu.resetn_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.instr_waitirq_SB_LUT4_I0_O [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.resetn_SB_LUT4_I3_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.cpu.resetn_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.resetn_SB_LUT4_O_I1 [0]),
    .I2(\soc.cpu.resetn_SB_LUT4_O_I1 [1]),
    .I3(\soc.cpu.resetn_SB_LUT4_O_I1 [2]),
    .O(\soc.spimemio.resetn )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.cpu.resetn_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(reset_cnt[2]),
    .I1(reset_cnt[3]),
    .I2(reset_cnt[4]),
    .I3(reset_cnt[5]),
    .O(\soc.cpu.resetn_SB_LUT4_O_I1 [0])
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_CI  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .I0(\soc.cpu.timer [1]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [9]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [10]),
    .I0(\soc.cpu.timer [9]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_1  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [8]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [9]),
    .I0(\soc.cpu.timer [8]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_10  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [28]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [29]),
    .I0(\soc.cpu.timer [28]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_11  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [27]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [28]),
    .I0(\soc.cpu.timer [27]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_12  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [26]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [27]),
    .I0(\soc.cpu.timer [26]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_13  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [25]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [26]),
    .I0(\soc.cpu.timer [25]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_14  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [24]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [25]),
    .I0(\soc.cpu.timer [24]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_15  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [23]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [24]),
    .I0(\soc.cpu.timer [23]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_16  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [22]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [23]),
    .I0(\soc.cpu.timer [22]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_17  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [21]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [22]),
    .I0(\soc.cpu.timer [21]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_18  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [20]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [21]),
    .I0(\soc.cpu.timer [20]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_19  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [19]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [20]),
    .I0(\soc.cpu.timer [19]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_2  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [7]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [8]),
    .I0(\soc.cpu.timer [7]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_20  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [18]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [19]),
    .I0(\soc.cpu.timer [18]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_21  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [17]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [18]),
    .I0(\soc.cpu.timer [17]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_22  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [16]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [17]),
    .I0(\soc.cpu.timer [16]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_23  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [15]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [16]),
    .I0(\soc.cpu.timer [15]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_24  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [14]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [15]),
    .I0(\soc.cpu.timer [14]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_25  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [13]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [14]),
    .I0(\soc.cpu.timer [13]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_26  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [12]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [13]),
    .I0(\soc.cpu.timer [12]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_27  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [11]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [12]),
    .I0(\soc.cpu.timer [11]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_28  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [10]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [11]),
    .I0(\soc.cpu.timer [10]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_3  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [6]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [7]),
    .I0(\soc.cpu.timer [6]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_4  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [5]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [6]),
    .I0(\soc.cpu.timer [5]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_5  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [4]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [5]),
    .I0(\soc.cpu.timer [4]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_6  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [4]),
    .I0(\soc.cpu.timer [3]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_7  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [30]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [31]),
    .I0(\soc.cpu.timer [30]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_8  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .I0(\soc.cpu.timer [2]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.cpu.timer_SB_CARRY_I0_9  (
    .CI(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [29]),
    .CO(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [30]),
    .I0(\soc.cpu.timer [29]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_D ),
    .Q(\soc.cpu.timer [31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_1_D ),
    .Q(\soc.cpu.timer [30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_10  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_10_D ),
    .Q(\soc.cpu.timer [21]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [21]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_11  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_11_D ),
    .Q(\soc.cpu.timer [20]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [20]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_12  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_12_D ),
    .Q(\soc.cpu.timer [19]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [19]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_13  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_13_D ),
    .Q(\soc.cpu.timer [18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [18]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_14  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_14_D ),
    .Q(\soc.cpu.timer [17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [17]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_15  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_15_D ),
    .Q(\soc.cpu.timer [16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [16]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_16  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_16_D ),
    .Q(\soc.cpu.timer [15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [15]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_17  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_17_D ),
    .Q(\soc.cpu.timer [14]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [14]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_18  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_18_D ),
    .Q(\soc.cpu.timer [13]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [13]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_19  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_19_D ),
    .Q(\soc.cpu.timer [12]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [12]),
    .I2(\soc.cpu.cpuregs_rs1 [12]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [30]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_2_D ),
    .Q(\soc.cpu.timer [29]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_20  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_20_D ),
    .Q(\soc.cpu.timer [11]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [11]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_21  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_21_D ),
    .Q(\soc.cpu.timer [10]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [10]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_22  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_22_D ),
    .Q(\soc.cpu.timer [9]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [9]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_23  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_23_D ),
    .Q(\soc.cpu.timer [8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [8]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_24  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_24_D ),
    .Q(\soc.cpu.timer [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [7]),
    .I2(\soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_25  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_25_D ),
    .Q(\soc.cpu.timer [6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [6]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_26  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_26_D ),
    .Q(\soc.cpu.timer [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [5]),
    .I2(\soc.cpu.instr_timer_SB_LUT4_I3_O [2]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_27  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_27_D ),
    .Q(\soc.cpu.timer [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [4]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_28  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_28_D ),
    .Q(\soc.cpu.timer [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [3]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_29  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_29_D ),
    .Q(\soc.cpu.timer [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [29]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_3_D ),
    .Q(\soc.cpu.timer [28]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_30  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_30_D ),
    .Q(\soc.cpu.timer [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_31  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_31_D ),
    .Q(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \soc.cpu.timer_SB_DFFSR_Q_31_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .I2(\soc.cpu.cpuregs_rs1 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [28]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_4_D ),
    .Q(\soc.cpu.timer [27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [27]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_5_D ),
    .Q(\soc.cpu.timer [26]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [26]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_6_D ),
    .Q(\soc.cpu.timer [25]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [25]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_7_D ),
    .Q(\soc.cpu.timer [24]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [24]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_8_D ),
    .Q(\soc.cpu.timer [23]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [23]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.timer_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\soc.cpu.timer_SB_DFFSR_Q_9_D ),
    .Q(\soc.cpu.timer [22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [22]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\soc.cpu.instr_timer_SB_LUT4_I3_O [0]),
    .I1(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [31]),
    .I2(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [1]),
    .I3(\soc.cpu.instr_timer_SB_LUT4_I3_O [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [9]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [9]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [8]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [8]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [29]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [29]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [28]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [28]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [27]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [27]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [26]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [26]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [25]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [25]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [24]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [24]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [23]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [23]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [22]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [22]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [21]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [21]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [20]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [20]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [7]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [7]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [1]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [19]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [19]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [18]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [18]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [17]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [17]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [16]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [16]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [15]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [15]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [14]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [14]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [13]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [13]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [12]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [12]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [11]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [11]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [6]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [6]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [10]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [10]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [5]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [5]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [4]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [4]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [3]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [31]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [31]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [30]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [30]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1438.8-1438.17|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\soc.cpu.timer [2]),
    .I2(1'h1),
    .I3(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2]),
    .O(\soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:1397.2-1969.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.cpu.trap_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [0]),
    .Q(\soc.cpu.trap ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.trap_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\soc.cpu.trap_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.cpu.trap_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.trap ),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.cpu.trap_SB_LUT4_I2_1_O [1])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [14]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [15]),
    .I0(1'h0),
    .I1(\soc.memory.cs_0 )
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [14]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [15]),
    .I0(1'h0),
    .I1(\soc.memory.cs_0 )
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [9]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [10]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_1  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [8]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [9]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_10  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [26]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [27]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_11  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [25]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [26]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_12  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [24]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [25]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_13  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [23]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [24]),
    .I0(1'h1),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[23])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_14  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [22]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [23]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_15  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [21]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [22]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_16  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [20]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [21]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_17  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [1]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [2]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_18  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [19]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [20]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_19  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [18]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [19]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_2  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [7]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [8]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_20  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [17]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [18]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_21  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [16]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [17]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_22  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [15]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [16]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_23  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [13]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [14]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_24  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [12]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [13]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_25  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [11]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [12]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_26  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [10]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [11]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_3  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [6]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [7]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_4  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [5]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [6]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_5  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [4]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [5]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_6  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [3]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [4]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_7  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [2]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [3]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_8  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [28]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [29]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.52-159.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_1_CO_SB_CARRY_CO_9  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_1_CO [27]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_1_CO [28]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [9]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [10]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [8]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [9]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [26]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [27]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [25]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [26]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [24]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [25]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_13  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [23]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [24]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[23])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [22]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [23]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [21]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [22]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [20]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [21]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [1]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [2]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [19]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [20]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [18]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [19]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [7]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [8]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [17]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [18]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [16]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [17]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [15]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [16]),
    .I0(1'h1),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [13]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [14]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [12]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [13]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [11]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [12]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [10]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [11]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [6]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [7]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [5]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [6]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [4]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [5]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [3]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [4]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [2]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [3]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [28]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [29]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28])
  );
  (* src = "icesugar.v:113.4-148.3|picosoc.v:159.25-159.48|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9  (
    .CI(\soc.memory.cs_0_SB_CARRY_I1_CO [27]),
    .CO(\soc.memory.cs_0_SB_CARRY_I1_CO [28]),
    .I0(1'h0),
    .I1(iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.memory.cs_0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.memory.cs_0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picorv32.v:565.2-641.5|picosoc.v:143.4-154.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.memory.cs_1_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.cpu.mem_la_addr [16]),
    .E(\soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.memory.cs_1_SB_LUT4_I0  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.rd_addr [16]),
    .I2(\soc.spimemio.addr [7]),
    .I3(\soc.spimemio.rd_addr [7]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.memory.cs_1_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I0_O [1]),
    .O(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.memory.cs_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I1(\soc.spimemio.rd_addr [10]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2]),
    .O(\soc.memory.cs_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.memory.cs_1_SB_LUT4_I1  (
    .I0(\soc.spimemio.rd_addr [16]),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.rd_addr [5]),
    .I3(\soc.spimemio.addr [5]),
    .O(\soc.memory.cs_1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \soc.memory.cs_1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.addr [19]),
    .I3(\soc.spimemio.rd_addr [19]),
    .O(\soc.memory.cs_1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.memory.cs_1_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.spimemio.rd_addr [6]),
    .O(\soc.memory.cs_1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.memory.cs_1_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I1(\soc.spimemio.rd_addr [22]),
    .I2(\soc.spimemio.rd_addr [21]),
    .I3(\soc.spimemio.addr [21]),
    .O(\soc.memory.cs_1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.memory.cs_1_SB_LUT4_I2  (
    .I0(\soc.spimemio.addr [20]),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [18]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [14]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [9]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [10]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [8]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [3]),
    .I3(\soc.spimemio.rd_addr [2]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [21]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [19]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [20]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [18]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [19]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [17]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [18]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [16]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [17]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [15]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [16]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [14]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [15]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [13]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [12]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [11]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [9]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [7]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [10]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [6]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [7]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [5]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [6]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [4]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [5]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [4]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [23]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [21]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.memory.cs_1_SB_LUT4_I2_I1_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [22]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [20]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_I1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\soc.memory.cs_1_SB_LUT4_I2_O [0]),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_O [1]),
    .I2(\soc.memory.cs_1_SB_LUT4_I2_O [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O [3]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [18]),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [16]),
    .I2(\soc.spimemio.addr [19]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [17]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [20]),
    .I2(\soc.memory.cs_1_SB_LUT4_I2_I1 [18]),
    .I3(\soc.spimemio.addr [20]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I2(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [1]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [2]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I2(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [22]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [6]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [2])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [9]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [8]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [10])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\soc.spimemio.rd_addr [2]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [3])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [19]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [20]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [21])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [18]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [19]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [20])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [17]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [18]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [19])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [16]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [17]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [18])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [15]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [16]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [17])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [14]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [15]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [16])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [13]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [14]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [15])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_18  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [12]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [1])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_19  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [11]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [7]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [9])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_20  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [10]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [6]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [5]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [7])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [4]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [6])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [5])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [4])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [21]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [22]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [23])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:226.25-226.36|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [20]),
    .CO(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [21]),
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.memory.cs_1_SB_LUT4_I2_I1 [16]),
    .I1(\soc.spimemio.addr [18]),
    .I2(\soc.spimemio.addr [3]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [1]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [10]),
    .I2(\soc.spimemio.addr [7]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [5]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.spimemio.addr [5]),
    .I2(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [1]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [2]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\soc.memory.cs_1_SB_LUT4_I2_I1 [6]),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [4]),
    .O(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.memory.cs_1_SB_LUT4_I3  (
    .I0(\soc.spimemio.rd_addr [18]),
    .I1(\soc.spimemio.addr [18]),
    .I2(\soc.spimemio.rd_addr [16]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.memory.cs_1_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0]),
    .O(\soc.memory.cs_1_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.memory.cs_1_SB_LUT4_I3_1_O_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1]),
    .O(\soc.memory.cs_1_SB_LUT4_I3_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.memory.cs_1_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_addr [6]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.memory.cs_1_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.rd_addr [22]),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1]),
    .O(\soc.memory.cs_1_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \soc.memory.cs_1_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.addr [23]),
    .I3(\soc.spimemio.rd_addr [23]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [2])
  );
  (* hdlname = "soc memory ram00" *)
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:39.16-50.3|picosoc.v:210.4-216.3" *)
  SB_SPRAM256KA \soc.memory.ram00  (
    .ADDRESS({ \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0], \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0], \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1], \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1], \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0], \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0], \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0], \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0], \soc.spimemio.addr [7], \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0], \soc.spimemio.addr [5], \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1], \soc.spimemio.addr [3:2] }),
    .CHIPSELECT(\soc.memory.cs_0 ),
    .CLOCK(clk),
    .DATAIN(\soc.spimemio.cfgreg_di [15:0]),
    .DATAOUT({ \soc.ram_rdata [15:12], \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [0], \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [0], \soc.ram_rdata [9:2], \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [2], \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [2] }),
    .MASKWREN({ \soc.memory.wen [1], \soc.memory.wen [1:0], \soc.memory.wen [0] }),
    .POWEROFF(1'h1),
    .SLEEP(1'h0),
    .STANDBY(1'h0),
    .WREN(\soc.memory.ram00_WREN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.memory.ram00_WREN_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.memory.wen [0]),
    .I3(\soc.memory.wen [1]),
    .O(\soc.memory.ram00_WREN )
  );
  (* hdlname = "soc memory ram01" *)
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|ice40lp1k_spram.v:52.16-63.3|picosoc.v:210.4-216.3" *)
  SB_SPRAM256KA \soc.memory.ram01  (
    .ADDRESS({ \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0], \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0], \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1], \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1], \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0], \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0], \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0], \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0], \soc.spimemio.addr [7], \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0], \soc.spimemio.addr [5], \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1], \soc.spimemio.addr [3:2] }),
    .CHIPSELECT(\soc.memory.cs_0 ),
    .CLOCK(clk),
    .DATAIN(\soc.spimemio.cfgreg_di [31:16]),
    .DATAOUT(\soc.ram_rdata [31:16]),
    .MASKWREN({ \soc.memory.wen [3], \soc.memory.wen [3:2], \soc.memory.wen [2] }),
    .POWEROFF(1'h1),
    .SLEEP(1'h0),
    .STANDBY(1'h0),
    .WREN(\soc.memory.ram01_WREN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.memory.ram01_WREN_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.memory.wen [2]),
    .I3(\soc.memory.wen [3]),
    .O(\soc.memory.ram01_WREN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.memory.wen_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O [0]),
    .I3(\soc.mem_wstrb [3]),
    .O(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.memory.wen_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O [0]),
    .I3(\soc.mem_wstrb [2]),
    .O(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.memory.wen_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O [0]),
    .I3(\soc.mem_wstrb [1]),
    .O(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.memory.wen_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O [0]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .O(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|picosoc.v:205.2-206.66|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.ram_ready_SB_DFF_Q  (
    .C(clk),
    .D(\soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O [0]),
    .Q(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [31]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [30]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [21]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ),
    .Q(\soc.simpleuart_reg_div_do [21]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_11  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [20]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ),
    .Q(\soc.simpleuart_reg_div_do [20]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_12  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [19]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ),
    .Q(\soc.simpleuart_reg_div_do [19]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_13  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [18]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ),
    .Q(\soc.simpleuart_reg_div_do [18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_14  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [17]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ),
    .Q(\soc.simpleuart_reg_div_do [17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_15  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [16]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ),
    .Q(\soc.simpleuart_reg_div_do [16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_16  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [15]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ),
    .Q(\soc.simpleuart_reg_div_do [15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_17  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [14]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ),
    .Q(\soc.simpleuart_reg_div_do [14]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_18  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [13]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ),
    .Q(\soc.simpleuart_reg_div_do [13]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_19  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [12]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ),
    .Q(\soc.simpleuart_reg_div_do [12]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [29]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [29]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_20  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [11]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ),
    .Q(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_21  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [10]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ),
    .Q(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_22  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [9]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ),
    .Q(\soc.simpleuart_reg_div_do [9]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_23  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [8]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E ),
    .Q(\soc.simpleuart_reg_div_do [8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_24  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [7]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_25  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [6]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_26  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [5]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_27  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [4]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_28  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [3]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_29  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [2]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [28]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [28]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_30  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [1]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [27]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [26]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [26]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [25]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [25]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [24]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [24]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [23]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ),
    .Q(\soc.simpleuart_reg_div_do [23]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.cfg_divider_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [22]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E ),
    .Q(\soc.simpleuart_reg_div_do [22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:55.2-64.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.cfg_divider_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [0]),
    .E(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart_reg_div_do [0]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_buf_data_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [7]),
    .E(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_buf_data [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_buf_data_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [6]),
    .E(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_buf_data [6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_buf_data_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [5]),
    .E(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_buf_data [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_buf_data_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [4]),
    .E(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_buf_data [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_buf_data_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [3]),
    .E(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_buf_data [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_buf_data_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [2]),
    .E(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_buf_data [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_buf_data_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [1]),
    .E(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_buf_data [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_buf_data_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [0]),
    .E(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_buf_data [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_buf_valid_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D ),
    .Q(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[31]),
    .Q(\soc.simpleuart.recv_divcnt [31]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_1  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[30]),
    .Q(\soc.simpleuart.recv_divcnt [30]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_10  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[21]),
    .Q(\soc.simpleuart.recv_divcnt [21]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_11  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[20]),
    .Q(\soc.simpleuart.recv_divcnt [20]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_12  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[19]),
    .Q(\soc.simpleuart.recv_divcnt [19]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_13  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[18]),
    .Q(\soc.simpleuart.recv_divcnt [18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_14  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[17]),
    .Q(\soc.simpleuart.recv_divcnt [17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_15  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[16]),
    .Q(\soc.simpleuart.recv_divcnt [16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_16  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[15]),
    .Q(\soc.simpleuart.recv_divcnt [15]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_17  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[14]),
    .Q(\soc.simpleuart.recv_divcnt [14]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_18  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[13]),
    .Q(\soc.simpleuart.recv_divcnt [13]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_19  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[12]),
    .Q(\soc.simpleuart.recv_divcnt [12]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_2  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[29]),
    .Q(\soc.simpleuart.recv_divcnt [29]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_20  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[11]),
    .Q(\soc.simpleuart.recv_divcnt [11]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_21  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[10]),
    .Q(\soc.simpleuart.recv_divcnt [10]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_22  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[9]),
    .Q(\soc.simpleuart.recv_divcnt [9]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_23  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[8]),
    .Q(\soc.simpleuart.recv_divcnt [8]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_24  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[7]),
    .Q(\soc.simpleuart.recv_divcnt [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_25  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[6]),
    .Q(\soc.simpleuart.recv_divcnt [6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_26  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[5]),
    .Q(\soc.simpleuart.recv_divcnt [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_27  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[4]),
    .Q(\soc.simpleuart.recv_divcnt [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_28  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .Q(\soc.simpleuart.recv_divcnt [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_29  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .Q(\soc.simpleuart.recv_divcnt [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_3  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[28]),
    .Q(\soc.simpleuart.recv_divcnt [28]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_30  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .Q(\soc.simpleuart.recv_divcnt [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_31  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .Q(\soc.simpleuart.recv_divcnt [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_4  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[27]),
    .Q(\soc.simpleuart.recv_divcnt [27]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_5  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[26]),
    .Q(\soc.simpleuart.recv_divcnt [26]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_6  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[25]),
    .Q(\soc.simpleuart.recv_divcnt [25]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_7  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[24]),
    .Q(\soc.simpleuart.recv_divcnt [24]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_8  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[23]),
    .Q(\soc.simpleuart.recv_divcnt [23]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.recv_divcnt_SB_DFFSR_Q_9  (
    .C(clk),
    .D(ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[22]),
    .Q(\soc.simpleuart.recv_divcnt [22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_pattern_SB_DFFESR_Q  (
    .C(clk),
    .D(ser_rx),
    .E(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_pattern [7]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_pattern_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [7]),
    .E(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_pattern [6]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_pattern_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [6]),
    .E(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_pattern [5]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_pattern_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [5]),
    .E(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_pattern [4]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_pattern_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [4]),
    .E(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_pattern [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_pattern_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [3]),
    .E(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_pattern [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_pattern_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [2]),
    .E(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_pattern [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_pattern_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\soc.simpleuart.recv_pattern [1]),
    .E(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E ),
    .Q(\soc.simpleuart.recv_pattern [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.simpleuart.recv_pattern_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.simpleuart.recv_pattern_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_state_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.simpleuart.recv_state_SB_DFFESR_Q_D [3]),
    .E(ser_rx_SB_LUT4_I1_O),
    .Q(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_state_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.simpleuart.recv_state_SB_DFFESR_Q_D [2]),
    .E(ser_rx_SB_LUT4_I1_O),
    .Q(\soc.simpleuart.recv_state [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_state_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.simpleuart.recv_state_SB_DFFESR_Q_D [1]),
    .E(ser_rx_SB_LUT4_I1_O),
    .Q(\soc.simpleuart.recv_state [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:66.2-105.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.recv_state_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.simpleuart.recv_state_SB_DFFESR_Q_D [0]),
    .E(ser_rx_SB_LUT4_I1_O),
    .Q(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:99.21-99.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(1'h0),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .O(\soc.simpleuart.recv_state_SB_DFFESR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:99.21-99.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_1  (
    .I0(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [0]),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_state [2]),
    .I3(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.simpleuart.recv_state_SB_DFFESR_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_2  (
    .I0(\soc.simpleuart.recv_state [2]),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I2(\soc.simpleuart.recv_state [1]),
    .I3(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.simpleuart.recv_state_SB_DFFESR_Q_D [0])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:99.21-99.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [3]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_state [2])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:99.21-99.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.send_bitcnt_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_bitcnt [3]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_bitcnt [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I2(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O [1]),
    .O(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_bitcnt [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I2(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O [1]),
    .O(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:132.20-132.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_bitcnt [2]),
    .I2(1'h1),
    .I3(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:132.20-132.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_bitcnt [1]),
    .I2(1'h1),
    .I3(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03ff)
  ) \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I2(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O [1]),
    .O(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:132.20-132.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefbf)
  ) \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I1(\soc.simpleuart.send_bitcnt [3]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_O [1]),
    .I3(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D )
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:132.20-132.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(\soc.simpleuart.send_bitcnt [2]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:132.20-132.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\soc.simpleuart.send_bitcnt [1]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_CI  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [1])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [9])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_1  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [8])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_10  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [28]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [29]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [28])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_11  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [27]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [28]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [27])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_12  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [26]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [27]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [26])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_13  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [25]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [26]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [25])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_14  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [24]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [25]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [24])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_15  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [23]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [24]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [23])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_16  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [22]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [23]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [22])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_17  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [21]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [22]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [21])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_18  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [20]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [21]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [20])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_19  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [19]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [20]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [19])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_2  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [7])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_20  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [19]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [18])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_21  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [18]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [17])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_22  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [17]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [16])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_23  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [16]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [15])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_24  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [15]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [14])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_25  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [14]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [13])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_26  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [12])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_27  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [11])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_28  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [10])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_3  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [6])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_4  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [5])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_5  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [4])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_6  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [3])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_7  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [30]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [31]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [30])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_8  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [2])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_divcnt_SB_CARRY_I1_9  (
    .CI(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [29]),
    .CO(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [30]),
    .I0(1'h0),
    .I1(\soc.simpleuart.send_divcnt [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [31]),
    .Q(\soc.simpleuart.send_divcnt [31]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [30]),
    .Q(\soc.simpleuart.send_divcnt [30]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_10  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [21]),
    .Q(\soc.simpleuart.send_divcnt [21]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_11  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [20]),
    .Q(\soc.simpleuart.send_divcnt [20]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_12  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [19]),
    .Q(\soc.simpleuart.send_divcnt [19]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_13  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [18]),
    .Q(\soc.simpleuart.send_divcnt [18]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_14  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [17]),
    .Q(\soc.simpleuart.send_divcnt [17]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_15  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [16]),
    .Q(\soc.simpleuart.send_divcnt [16]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_16  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [15]),
    .Q(\soc.simpleuart.send_divcnt [15]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_17  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [14]),
    .Q(\soc.simpleuart.send_divcnt [14]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_18  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [13]),
    .Q(\soc.simpleuart.send_divcnt [13]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_19  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [12]),
    .Q(\soc.simpleuart.send_divcnt [12]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [29]),
    .Q(\soc.simpleuart.send_divcnt [29]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_20  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [11]),
    .Q(\soc.simpleuart.send_divcnt [11]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_21  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [10]),
    .Q(\soc.simpleuart.send_divcnt [10]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_22  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [9]),
    .Q(\soc.simpleuart.send_divcnt [9]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_23  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [8]),
    .Q(\soc.simpleuart.send_divcnt [8]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_24  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [7]),
    .Q(\soc.simpleuart.send_divcnt [7]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_25  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [6]),
    .Q(\soc.simpleuart.send_divcnt [6]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_26  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [5]),
    .Q(\soc.simpleuart.send_divcnt [5]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_27  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [4]),
    .Q(\soc.simpleuart.send_divcnt [4]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_28  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [3]),
    .Q(\soc.simpleuart.send_divcnt [3]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_29  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [2]),
    .Q(\soc.simpleuart.send_divcnt [2]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [28]),
    .Q(\soc.simpleuart.send_divcnt [28]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_30  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [1]),
    .Q(\soc.simpleuart.send_divcnt [1]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [0]),
    .Q(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [30]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [29]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [20]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [19]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [18]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [17]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [16]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [15]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [14]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [13]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [12]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [11]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [28]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [10]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [9]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [8]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [7]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [6]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [5]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [4]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [3]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [2]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [1]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [27]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [31]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [26]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [25]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [24]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [23]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [22]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.simpleuart.send_divcnt [21]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [27]),
    .Q(\soc.simpleuart.send_divcnt [27]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [26]),
    .Q(\soc.simpleuart.send_divcnt [26]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [25]),
    .Q(\soc.simpleuart.send_divcnt [25]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [24]),
    .Q(\soc.simpleuart.send_divcnt [24]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [23]),
    .Q(\soc.simpleuart.send_divcnt [23]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.simpleuart.send_divcnt_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [22]),
    .Q(\soc.simpleuart.send_divcnt [22]),
    .R(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [9]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [8]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [29]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [29]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [28]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [28]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [27]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [27]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [26]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [26]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [25]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [25]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [24]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [24]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [23]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [23]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [22]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [22]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [21]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [21]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [20]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [20]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [7]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [1]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [19]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [19]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [18]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [18]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [17]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [17]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [16]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [16]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [15]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [15]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [14]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [14]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [13]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [12]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [11]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [6]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [10]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [5]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [4]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [3]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [31]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [31]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [30]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [30]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:112.18-112.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_divcnt [2]),
    .I3(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_dummy_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.simpleuart.send_dummy_SB_LUT4_I3_O [1]),
    .E(\soc.simpleuart.send_dummy_SB_DFFESS_Q_E ),
    .Q(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [0]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\soc.simpleuart.send_dummy_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [0]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [1]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [1]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [1]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [2]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [3]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.addr [3]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0]),
    .I2(flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [3]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I2(\soc.mem_wstrb [3]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I2(\soc.mem_wstrb [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_2  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I2(\soc.mem_wstrb [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_3  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.simpleuart.cfg_divider_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [3]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [3]),
    .I2(\soc.spimemio.addr [2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.addr [5]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.spimemio.addr [7]),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [0]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff1)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1  (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O )
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [31]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I0(\soc.simpleuart_reg_div_do [31]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [31])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [9]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [10]),
    .I0(\soc.simpleuart_reg_div_do [9]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [9])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [8]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [9]),
    .I0(\soc.simpleuart_reg_div_do [8]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [8])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [28]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [29]),
    .I0(\soc.simpleuart_reg_div_do [28]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [28])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [27]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [28]),
    .I0(\soc.simpleuart_reg_div_do [27]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [27])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [26]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [27]),
    .I0(\soc.simpleuart_reg_div_do [26]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [26])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [25]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [26]),
    .I0(\soc.simpleuart_reg_div_do [25]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [25])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [24]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [25]),
    .I0(\soc.simpleuart_reg_div_do [24]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [24])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [23]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [24]),
    .I0(\soc.simpleuart_reg_div_do [23]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [23])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [22]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [23]),
    .I0(\soc.simpleuart_reg_div_do [22]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [22])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [21]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [22]),
    .I0(\soc.simpleuart_reg_div_do [21]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [21])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [20]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [21]),
    .I0(\soc.simpleuart_reg_div_do [20]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [20])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [1]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [2]),
    .I0(\soc.simpleuart_reg_div_do [1]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [1])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [7]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [8]),
    .I0(\soc.simpleuart_reg_div_do [7]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [7])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [19]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [20]),
    .I0(\soc.simpleuart_reg_div_do [19]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [19])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [18]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [19]),
    .I0(\soc.simpleuart_reg_div_do [18]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [18])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [17]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [18]),
    .I0(\soc.simpleuart_reg_div_do [17]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [17])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [16]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [17]),
    .I0(\soc.simpleuart_reg_div_do [16]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [16])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [15]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [16]),
    .I0(\soc.simpleuart_reg_div_do [15]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [15])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [14]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [15]),
    .I0(\soc.simpleuart_reg_div_do [14]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [14])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [13]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [14]),
    .I0(\soc.simpleuart_reg_div_do [13]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [13])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [12]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [13]),
    .I0(\soc.simpleuart_reg_div_do [12]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [12])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [11]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [12]),
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [3]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [11])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [10]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [11]),
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [3]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [10])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [6]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [7]),
    .I0(\soc.simpleuart_reg_div_do [6]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [6])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30  (
    .CI(1'h1),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [1]),
    .I0(\soc.simpleuart_reg_div_do [0]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [0])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [5]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [6]),
    .I0(\soc.simpleuart_reg_div_do [5]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [5])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [4]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [5]),
    .I0(\soc.simpleuart_reg_div_do [4]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [4])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [3]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [4]),
    .I0(\soc.simpleuart_reg_div_do [3]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [3])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [30]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [31]),
    .I0(\soc.simpleuart_reg_div_do [30]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [30])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [2]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [3]),
    .I0(\soc.simpleuart_reg_div_do [2]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [2])
  );
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:130.8-130.33|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9  (
    .CI(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [29]),
    .CO(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [30]),
    .I0(\soc.simpleuart_reg_div_do [29]),
    .I1(\soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(\soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.simpleuart.send_bitcnt [1]),
    .I2(\soc.simpleuart.send_bitcnt [2]),
    .I3(\soc.simpleuart.send_bitcnt [3]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.resetn ),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O [1]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_pattern_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.simpleuart.send_pattern_SB_DFFESS_Q_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_pattern [8]),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_pattern_SB_DFFESS_Q_1  (
    .C(clk),
    .D(\soc.simpleuart.send_pattern_SB_DFFESS_Q_1_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_pattern [7]),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.simpleuart.send_pattern_SB_DFFESS_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_pattern [8]),
    .I2(\soc.spimemio.cfgreg_di [6]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\soc.simpleuart.send_pattern_SB_DFFESS_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_pattern_SB_DFFESS_Q_2  (
    .C(clk),
    .D(\soc.simpleuart.send_pattern_SB_DFFESS_Q_2_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_pattern [6]),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.simpleuart.send_pattern_SB_DFFESS_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_pattern [7]),
    .I2(\soc.spimemio.cfgreg_di [5]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\soc.simpleuart.send_pattern_SB_DFFESS_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_pattern_SB_DFFESS_Q_3  (
    .C(clk),
    .D(\soc.simpleuart.send_pattern_SB_DFFESS_Q_3_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_pattern [5]),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.simpleuart.send_pattern_SB_DFFESS_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_pattern [6]),
    .I2(\soc.spimemio.cfgreg_di [4]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\soc.simpleuart.send_pattern_SB_DFFESS_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_pattern_SB_DFFESS_Q_4  (
    .C(clk),
    .D(\soc.simpleuart.send_pattern_SB_DFFESS_Q_4_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_pattern [4]),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.simpleuart.send_pattern_SB_DFFESS_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_pattern [5]),
    .I2(\soc.spimemio.cfgreg_di [3]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\soc.simpleuart.send_pattern_SB_DFFESS_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_pattern_SB_DFFESS_Q_5  (
    .C(clk),
    .D(\soc.simpleuart.send_pattern_SB_DFFESS_Q_5_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_pattern [3]),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.simpleuart.send_pattern_SB_DFFESS_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_pattern [4]),
    .I2(\soc.spimemio.cfgreg_di [2]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\soc.simpleuart.send_pattern_SB_DFFESS_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_pattern_SB_DFFESS_Q_6  (
    .C(clk),
    .D(\soc.simpleuart.send_pattern_SB_DFFESS_Q_6_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_pattern [2]),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.simpleuart.send_pattern_SB_DFFESS_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_pattern [3]),
    .I2(\soc.spimemio.cfgreg_di [1]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\soc.simpleuart.send_pattern_SB_DFFESS_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:109.2-136.5|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.simpleuart.send_pattern_SB_DFFESS_Q_7  (
    .C(clk),
    .D(\soc.simpleuart.send_pattern_SB_DFFESS_Q_7_D ),
    .E(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O ),
    .Q(\soc.simpleuart.send_pattern [1]),
    .S(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.simpleuart.send_pattern_SB_DFFESS_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.send_pattern [2]),
    .I2(\soc.spimemio.cfgreg_di [0]),
    .I3(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\soc.simpleuart.send_pattern_SB_DFFESS_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbfff)
  ) \soc.simpleuart.send_pattern_SB_DFFESS_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.cfgreg_di [7]),
    .I1(\soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.simpleuart.send_pattern_SB_DFFESS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [7]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.buffer [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [6]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.buffer [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [5]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_9_E ),
    .Q(\soc.spimemio.buffer [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [4]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_9_E ),
    .Q(\soc.spimemio.buffer [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [3]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_9_E ),
    .Q(\soc.spimemio.buffer [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [2]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_9_E ),
    .Q(\soc.spimemio.buffer [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [1]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_9_E ),
    .Q(\soc.spimemio.buffer [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [0]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_9_E ),
    .Q(\soc.spimemio.buffer [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_16  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [7]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_23_E ),
    .Q(\soc.spimemio.buffer [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_17  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [6]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_23_E ),
    .Q(\soc.spimemio.buffer [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_18  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [5]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_23_E ),
    .Q(\soc.spimemio.buffer [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_19  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [4]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_23_E ),
    .Q(\soc.spimemio.buffer [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [5]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.buffer [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_20  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [3]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_23_E ),
    .Q(\soc.spimemio.buffer [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_21  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [2]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_23_E ),
    .Q(\soc.spimemio.buffer [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_22  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [1]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_23_E ),
    .Q(\soc.spimemio.buffer [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_23  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [0]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_23_E ),
    .Q(\soc.spimemio.buffer [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [4]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.buffer [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [3]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.buffer [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [2]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.buffer [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [1]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.buffer [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [0]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.buffer [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [7]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_9_E ),
    .Q(\soc.spimemio.buffer [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.buffer_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [6]),
    .E(\soc.spimemio.buffer_SB_DFFE_Q_9_E ),
    .Q(\soc.spimemio.buffer [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.spimemio.buffer_SB_DFFE_Q_9_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .I3(\soc.spimemio.xfer.xfer_tag_q [0]),
    .O(\soc.spimemio.buffer_SB_DFFE_Q_9_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\soc.spimemio.xfer.xfer_tag_q [0]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [2]),
    .O(\soc.spimemio.buffer_SB_DFFE_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_clk_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [4]),
    .E(\soc.spimemio.config_do_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.config_clk ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_cont_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [20]),
    .E(\soc.spimemio.config_ddr_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio_cfgreg_do [20]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.spimemio.config_cont_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.spimemio_cfgreg_do [20]),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .I3(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_csb_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [5]),
    .E(\soc.spimemio.config_do_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.config_csb ),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_ddr_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [22]),
    .E(\soc.spimemio.config_ddr_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio_cfgreg_do [22]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.config_ddr_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.mem_wstrb [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.spimemio.config_ddr_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_do_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [3]),
    .E(\soc.spimemio.config_do_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer_io3_90_SB_LUT4_I3_O [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_do_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [2]),
    .E(\soc.spimemio.config_do_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer_io2_90_SB_LUT4_I3_O [2]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_do_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [1]),
    .E(\soc.spimemio.config_do_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.config_do [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_do_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [0]),
    .E(\soc.spimemio.config_do_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.config_do [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.config_do_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.spimemio.config_do_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_dummy_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [18]),
    .E(\soc.spimemio.config_ddr_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio_cfgreg_do [18]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_dummy_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [17]),
    .E(\soc.spimemio.config_ddr_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio_cfgreg_do [17]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_dummy_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [16]),
    .E(\soc.spimemio.config_ddr_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio_cfgreg_do [16]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.config_dummy_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [19]),
    .E(\soc.spimemio.config_ddr_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio_cfgreg_do [19]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.config_en_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [31]),
    .E(\soc.spimemio.config_en_SB_DFFESS_Q_E ),
    .Q(\soc.spimemio_cfgreg_do [31]),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.config_en_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.mem_wstrb [3]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.spimemio.config_en_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_oe_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [9]),
    .E(\soc.spimemio.config_oe_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.config_oe [1]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_oe_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [8]),
    .E(\soc.spimemio.config_oe_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.config_oe [0]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.config_oe_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.mem_wstrb [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.spimemio.config_oe_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.config_qspi_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.cfgreg_di [21]),
    .E(\soc.spimemio.config_ddr_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio_cfgreg_do [21]),
    .R(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \soc.spimemio.config_qspi_SB_LUT4_I0  (
    .I0(\soc.spimemio_cfgreg_do [21]),
    .I1(\soc.spimemio_cfgreg_do [22]),
    .I2(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.config_qspi_SB_LUT4_I0_I3 [3]),
    .O(\soc.spimemio.config_qspi_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.config_qspi_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I1(\soc.spimemio.state [6]),
    .I2(\soc.spimemio.state [9]),
    .I3(\soc.spimemio.addr [20]),
    .O(\soc.spimemio.config_qspi_SB_LUT4_I0_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \soc.spimemio.config_qspi_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.spimemio_cfgreg_do [22]),
    .I2(\soc.spimemio_cfgreg_do [21]),
    .I3(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.din_data_SB_DFFESS_Q  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .E(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.xfer.din_data [0]),
    .S(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.din_data_SB_DFFESS_Q_1  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .E(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.xfer.din_data [1]),
    .S(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.din_data_SB_DFFESS_Q_2  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .E(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [0]),
    .S(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.din_data_SB_DFFESS_Q_3  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .E(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0]),
    .S(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.din_data_SB_DFFESS_Q_4  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [4]),
    .E(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0]),
    .S(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.din_data_SB_DFFESS_Q_5  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [5]),
    .E(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [2]),
    .S(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.din_data_SB_DFFESS_Q_6  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [6]),
    .E(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [0]),
    .S(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.din_data_SB_DFFESS_Q_7  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [7]),
    .E(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ),
    .Q(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [2]),
    .S(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [1]),
    .I3(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [2]),
    .O(\soc.spimemio.din_data_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.spimemio.din_ddr_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.spimemio.din_ddr_SB_DFFSR_Q_D ),
    .Q(\soc.spimemio.din_ddr_SB_LUT4_I0_I2 [0]),
    .R(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.spimemio.din_ddr_SB_LUT4_I0  (
    .I0(\soc.spimemio.din_ddr_SB_LUT4_I0_I2 [0]),
    .I1(\soc.spimemio_cfgreg_do [22]),
    .I2(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.din_ddr_SB_LUT4_I0_I3 [1]),
    .O(\soc.spimemio.din_ddr_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.din_ddr_SB_LUT4_I0_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio_cfgreg_do [20]),
    .I3(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .O(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.din_ddr_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.state [9]),
    .O(\soc.spimemio.din_ddr_SB_LUT4_I0_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.spimemio.din_qspi_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.spimemio.din_qspi_SB_DFFSR_Q_D ),
    .Q(\soc.spimemio.xfer.din_qspi ),
    .R(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.spimemio.din_qspi_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.din_qspi ),
    .I1(\soc.spimemio_cfgreg_do [21]),
    .I2(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.din_ddr_SB_LUT4_I0_I3 [1]),
    .O(\soc.spimemio.din_qspi_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.din_rd_SB_DFFESR_Q  (
    .C(clk),
    .D(1'h1),
    .E(\soc.spimemio.din_rd_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer.din_rd ),
    .R(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.spimemio.din_rd_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .O(\soc.spimemio.din_rd_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.din_tag_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.state [3]),
    .E(\soc.spimemio.din_tag_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer.din_tag [2]),
    .R(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.din_tag_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.spimemio.din_tag_SB_DFFESR_Q_2_D [1]),
    .E(\soc.spimemio.din_tag_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer.din_tag [1]),
    .R(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.din_tag_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.spimemio.din_tag_SB_DFFESR_Q_2_D [0]),
    .E(\soc.spimemio.din_tag_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer.din_tag [0]),
    .R(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.spimemio.din_tag_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.state [11]),
    .I3(\soc.spimemio.state [5]),
    .O(\soc.spimemio.din_tag_SB_DFFESR_Q_2_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.spimemio.din_tag_SB_DFFESR_Q_2_D_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.state [11]),
    .O(\soc.spimemio.din_tag_SB_DFFESR_Q_2_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_wait_SB_LUT4_I3_O [0]),
    .I2(\soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\soc.spimemio.din_tag_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0bb)
  ) \soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.state [3]),
    .I1(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.state [9]),
    .O(\soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.spimemio.din_valid_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.spimemio.din_valid_SB_DFFSR_Q_D ),
    .Q(\soc.spimemio.xfer.din_valid ),
    .R(\soc.spimemio.din_valid_SB_DFFSR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.din_ddr_SB_LUT4_I0_I3 [1]),
    .I1(\soc.spimemio.rd_wait_SB_LUT4_I1_O [1]),
    .I2(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.din_valid_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .O(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.din_tag_SB_DFFESR_Q_2_D [0]),
    .I1(\soc.spimemio.state [12]),
    .I2(\soc.spimemio.state [5]),
    .I3(\soc.spimemio.state [6]),
    .O(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.spimemio.state [0]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I3(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [2]),
    .O(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff10)
  ) \soc.spimemio.din_valid_SB_DFFSR_Q_R_SB_LUT4_O  (
    .I0(\soc.spimemio.state [9]),
    .I1(\soc.spimemio.state [3]),
    .I2(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\soc.spimemio.din_valid_SB_DFFSR_Q_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbfff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_I0 [0]),
    .I1(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I2(\soc.spimemio.xfer_resetn ),
    .I3(\soc.spimemio.xfer.din_valid ),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_I0 [0]),
    .I1(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I2(\soc.spimemio.xfer_resetn ),
    .I3(\soc.spimemio.xfer.din_valid ),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [0]),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [1]),
    .I2(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I3(\soc.spimemio.xfer_resetn ),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [1]),
    .I2(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I3(\soc.spimemio.xfer_resetn ),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1]),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3aff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2  (
    .I0(\soc.spimemio_cfgreg_do [20]),
    .I1(\soc.spimemio_cfgreg_do [17]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [1]),
    .I3(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .I1(\soc.spimemio.state [9]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [2]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I1(\soc.spimemio.state [9]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .I2(\soc.spimemio.state [12]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.state [6]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio_cfgreg_do [21]),
    .I3(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .I1(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [2]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.addr [23]),
    .I2(\soc.spimemio.state [9]),
    .I3(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1]),
    .I1(\soc.spimemio.state [6]),
    .I2(\soc.spimemio.state [9]),
    .I3(\soc.spimemio.addr [21]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.state [12]),
    .I1(\soc.spimemio.addr [5]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1 [1]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [2]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .I2(\soc.spimemio.state [12]),
    .I3(\soc.spimemio.config_qspi_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.state [6]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f77)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I1(\soc.spimemio_cfgreg_do [19]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.state [12]),
    .I3(\soc.spimemio.addr [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [19]),
    .I1(\soc.spimemio.state [9]),
    .I2(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I1(\soc.spimemio.state [6]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [2]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.spimemio_cfgreg_do [21]),
    .I2(\soc.spimemio_cfgreg_do [22]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.state [12]),
    .I1(\soc.spimemio.addr [2]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I1(\soc.spimemio_cfgreg_do [18]),
    .I2(\soc.spimemio.state [9]),
    .I3(\soc.spimemio.addr [18]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6  (
    .I0(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .I1(\soc.spimemio_cfgreg_do [16]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.state [9]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [2]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.state [6]),
    .I3(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I1(\soc.spimemio.state [6]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h07ff)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.state [12]),
    .I1(\soc.spimemio.addr [7]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.state [6]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio_cfgreg_do [22]),
    .I2(\soc.spimemio_cfgreg_do [21]),
    .I3(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [1]),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_1_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_10_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_11_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [10]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_12_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_13_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [8]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_14_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [1]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_15_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [6]),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_16  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_16_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [5]),
    .I2(\soc.spimemio.addr [7]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_17  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_17_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [4]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_18  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_18_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [1]),
    .I2(\soc.spimemio.addr [5]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_19  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_19_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [20]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_2_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_20  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_20_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [1]),
    .I2(\soc.spimemio.addr [3]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_21  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_21_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_addr [2]),
    .I2(\soc.spimemio.addr [2]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [19]),
    .I2(\soc.spimemio.addr [21]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_3_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [18]),
    .I2(\soc.spimemio.addr [20]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_4_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [17]),
    .I2(\soc.spimemio.addr [19]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_5_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [16]),
    .I2(\soc.spimemio.addr [18]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_6_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [15]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_7_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [14]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_8_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_addr [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rd_addr_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.spimemio.rd_addr_SB_DFFE_Q_9_D ),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [12]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [21]),
    .I2(\soc.spimemio.addr [23]),
    .I3(\soc.spimemio.rd_inc ),
    .O(\soc.spimemio.rd_addr_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.rd_inc_SB_DFFESR_Q  (
    .C(clk),
    .D(1'h1),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.rd_inc ),
    .R(\soc.spimemio.rd_inc_SB_DFFESR_Q_R [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_inc_SB_DFFESR_Q_R [0]),
    .I2(\soc.spimemio.rd_inc_SB_DFFESR_Q_R [1]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\soc.spimemio.rd_inc_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I3(\soc.spimemio.rd_inc_SB_DFFESR_Q_R [1]),
    .O(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.spimemio.rd_inc_SB_DFFESR_Q_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.rd_inc_SB_DFFESR_Q_R [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.rd_valid_SB_DFFESR_Q  (
    .C(clk),
    .D(1'h1),
    .E(\soc.spimemio.rd_valid_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .R(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.spimemio.rd_valid_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_inc_SB_DFFESR_Q_R [1]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .O(\soc.spimemio.rd_valid_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [0]),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [3]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.rd_addr [18]),
    .I1(\soc.spimemio.addr [18]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.rd_addr [9]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O [3]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4100)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [2]),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_I0 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [1]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [2]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.rd_addr [9]),
    .I2(\soc.spimemio.addr [19]),
    .I3(\soc.spimemio.rd_addr [19]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0]),
    .I2(\soc.spimemio.rd_addr [4]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I1(\soc.spimemio.rd_addr [10]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I3(\soc.spimemio.rd_addr [15]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\soc.memory.cs_1_SB_LUT4_I1_O [0]),
    .I1(\soc.memory.cs_1_SB_LUT4_I1_O [1]),
    .I2(\soc.memory.cs_1_SB_LUT4_I1_O [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I1_O [3]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [3]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1]),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.rd_addr [4]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [2]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I2(\soc.spimemio.rd_addr [10]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [3]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4100)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0]),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [3]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I3(\soc.spimemio.rd_addr [15]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3  (
    .I0(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_I0 [1]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_1_I2 [0]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I1(\soc.spimemio.rd_addr [22]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I3(\soc.spimemio.rd_addr [6]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [0]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.addr [20]),
    .I1(\soc.spimemio.rd_addr [20]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I3(\soc.spimemio.rd_addr [22]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4100)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2  (
    .I0(\soc.spimemio.rd_valid_SB_LUT4_I1_I3 [0]),
    .I1(\soc.spimemio.rd_addr [19]),
    .I2(\soc.spimemio.addr [19]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_I0 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.rd_addr [9]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\soc.spimemio.addr [21]),
    .I1(\soc.spimemio.rd_addr [21]),
    .I2(\soc.spimemio.addr [23]),
    .I3(\soc.spimemio.rd_addr [23]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.rd_addr [4]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.rd_addr [4]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.addr [2]),
    .I3(\soc.spimemio.rd_addr [2]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .I3(\soc.spimemio.rd_addr [17]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_1_I2 [0]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I3_1_I2 [1]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [20]),
    .I1(\soc.spimemio.rd_addr [20]),
    .I2(\soc.spimemio.addr [21]),
    .I3(\soc.spimemio.rd_addr [21]),
    .O(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.rd_wait_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.rd_inc ),
    .E(\soc.spimemio.rd_wait_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.rd_wait ),
    .R(\soc.spimemio.valid_SB_LUT4_I3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0 [3]),
    .I2(\soc.spimemio.rd_inc_SB_DFFESR_Q_R [1]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\soc.spimemio.rd_wait_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.spimemio.rd_wait_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_wait ),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0 [3]),
    .I3(\soc.spimemio.state [3]),
    .O(\soc.spimemio.rd_wait_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.spimemio.rd_wait_SB_LUT4_I1_O [0]),
    .I2(\soc.spimemio.rd_wait_SB_LUT4_I1_O [1]),
    .I3(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [2]),
    .O(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) \soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [22]),
    .I1(\soc.spimemio_cfgreg_do [21]),
    .I2(\soc.spimemio.state [12]),
    .I3(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .O(\soc.spimemio.rd_wait_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.spimemio.rd_wait_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0 [3]),
    .I2(\soc.spimemio.state [3]),
    .I3(\soc.spimemio.rd_wait ),
    .O(\soc.spimemio.rd_wait_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f11)
  ) \soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.rd_wait_SB_LUT4_I3_O [0]),
    .I1(\soc.spimemio.state [11]),
    .I2(\soc.spimemio.state [3]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [7]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [6]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_10  (
    .C(clk),
    .D(\soc.spimemio.buffer [21]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_11  (
    .C(clk),
    .D(\soc.spimemio.buffer [20]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_12  (
    .C(clk),
    .D(\soc.spimemio.buffer [19]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_13  (
    .C(clk),
    .D(\soc.spimemio.buffer [18]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_14  (
    .C(clk),
    .D(\soc.spimemio.buffer [17]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_15  (
    .C(clk),
    .D(\soc.spimemio.buffer [16]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_16  (
    .C(clk),
    .D(\soc.spimemio.buffer [15]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_17  (
    .C(clk),
    .D(\soc.spimemio.buffer [14]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_18  (
    .C(clk),
    .D(\soc.spimemio.buffer [13]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_19  (
    .C(clk),
    .D(\soc.spimemio.buffer [12]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [5]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_20  (
    .C(clk),
    .D(\soc.spimemio.buffer [11]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_21  (
    .C(clk),
    .D(\soc.spimemio.buffer [10]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_22  (
    .C(clk),
    .D(\soc.spimemio.buffer [9]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_23  (
    .C(clk),
    .D(\soc.spimemio.buffer [8]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_24  (
    .C(clk),
    .D(\soc.spimemio.buffer [7]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_25  (
    .C(clk),
    .D(\soc.spimemio.buffer [6]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_26  (
    .C(clk),
    .D(\soc.spimemio.buffer [5]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_27  (
    .C(clk),
    .D(\soc.spimemio.buffer [4]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_28  (
    .C(clk),
    .D(\soc.spimemio.buffer [3]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_29  (
    .C(clk),
    .D(\soc.spimemio.buffer [2]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [4]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_30  (
    .C(clk),
    .D(\soc.spimemio.buffer [1]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_31  (
    .C(clk),
    .D(\soc.spimemio.buffer [0]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [3]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [2]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [1]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.spimemio.xfer.ibuffer [0]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_8  (
    .C(clk),
    .D(\soc.spimemio.buffer [23]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.rdata_SB_DFFE_Q_9  (
    .C(clk),
    .D(\soc.spimemio.buffer [22]),
    .E(\soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\soc.spimemio.rdata [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:99.2-131.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" *)
  SB_DFFSS \soc.spimemio.softreset_SB_DFFSS_Q  (
    .C(clk),
    .D(\soc.spimemio.softreset_SB_DFFSS_Q_D ),
    .Q(\soc.spimemio.softreset ),
    .S(\soc.cpu.resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(\soc.spimemio.softreset_SB_DFFSS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .I3(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf044)
  ) \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1 [1]),
    .I2(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I3(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]),
    .O(\soc.simpleuart.recv_state_SB_DFFESR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|simpleuart.v:99.21-99.35|picosoc.v:187.13-203.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_state [1]),
    .I3(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]),
    .I3(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .O(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.simpleuart.recv_state [2]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [2]),
    .I3(\soc.simpleuart.recv_state [1]),
    .O(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2]),
    .I1(\soc.mem_wstrb [1]),
    .I2(\soc.mem_wstrb [2]),
    .I3(\soc.mem_wstrb [3]),
    .O(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.spimemio.softreset_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.softreset ),
    .I3(\soc.spimemio.resetn ),
    .O(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [1]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .O(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 [0]),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 [2]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [3]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4100)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0]),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [3]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.memory.cs_1_SB_LUT4_I2_I1 [20]),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [15]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc300)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [21]),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_I1 [19]),
    .I2(\soc.spimemio.addr [23]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [21]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O [0]),
    .I1(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O [1]),
    .I2(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O [2]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.memory.cs_1_SB_LUT4_I2_I1 [10]),
    .I1(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1]),
    .I2(\soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [12]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.memory.cs_1_SB_LUT4_I2_I1 [4]),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I3(\soc.memory.cs_1_SB_LUT4_I2_I1 [8]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_D ),
    .Q(\soc.spimemio.state [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_1  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_1_D ),
    .Q(\soc.spimemio.state [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_10  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_10_D ),
    .Q(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.state_SB_DFF_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I1(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_11  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_11_D ),
    .Q(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0]),
    .I3(\soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.state_SB_DFF_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he000)
  ) \soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [22]),
    .I1(\soc.spimemio_cfgreg_do [21]),
    .I2(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.state [12]),
    .O(\soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_12  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_12_D ),
    .Q(\soc.spimemio.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.state [0]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\soc.spimemio.state_SB_DFF_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.spimemio.state_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(\soc.spimemio.state [5]),
    .I1(\soc.spimemio.state [11]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_2  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_2_D ),
    .Q(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [3]),
    .I1(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [2]),
    .O(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_3  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_3_D ),
    .Q(\soc.spimemio.state [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2 [1]),
    .O(\soc.spimemio.state_SB_DFF_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio_cfgreg_do [20]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f5)
  ) \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .I1(\soc.spimemio.din_ddr_SB_LUT4_I0_I3 [1]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [1]),
    .I1(\soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .O(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.state [9]),
    .I1(\soc.spimemio.state [12]),
    .I2(\soc.spimemio.state [5]),
    .I3(\soc.spimemio.state [6]),
    .O(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1]),
    .I3(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.state [9]),
    .O(\soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_4  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_4_D ),
    .Q(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [2]),
    .O(\soc.spimemio.state_SB_DFF_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_5  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_5_D ),
    .Q(\soc.spimemio.state [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O  (
    .I0(\soc.spimemio.state [7]),
    .I1(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.state [0]),
    .O(\soc.spimemio.state_SB_DFF_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_6  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_6_D ),
    .Q(\soc.spimemio.state [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O  (
    .I0(\soc.spimemio.din_ddr_SB_LUT4_I0_I3 [1]),
    .I1(\soc.spimemio.state [6]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_7  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_7_D ),
    .Q(\soc.spimemio.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.spimemio.state_SB_DFF_Q_7_D_SB_LUT4_O  (
    .I0(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [1]),
    .I1(\soc.spimemio.state [5]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_8  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_8_D ),
    .Q(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O  (
    .I0(\soc.spimemio.state [7]),
    .I1(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [2]),
    .O(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.state_SB_DFF_Q_9  (
    .C(clk),
    .D(\soc.spimemio.state_SB_DFF_Q_9_D ),
    .Q(\soc.spimemio.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.state_SB_DFF_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \soc.spimemio.state_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.state [6]),
    .I1(\soc.spimemio.state [12]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.state_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \soc.spimemio.valid_SB_LUT4_I3  (
    .I0(\soc.spimemio.valid_SB_LUT4_I3_I0 [0]),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0 [1]),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0 [2]),
    .I3(\soc.spimemio.valid_SB_LUT4_I3_I0 [3]),
    .O(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1]),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [3]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_1  (
    .I0(\soc.spimemio.addr [18]),
    .I1(\soc.spimemio.rd_addr [18]),
    .I2(\soc.spimemio.addr [3]),
    .I3(\soc.spimemio.rd_addr [3]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I1(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [3]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.rd_addr [22]),
    .I1(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0]),
    .I2(\soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\soc.spimemio.addr [21]),
    .I1(\soc.spimemio.rd_addr [21]),
    .I2(\soc.spimemio.addr [20]),
    .I3(\soc.spimemio.rd_addr [20]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.addr [5]),
    .I3(\soc.spimemio.rd_addr [5]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.valid_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .I3(\soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .O(\soc.spimemio.valid_SB_LUT4_I3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.count_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.count_SB_DFFESR_Q_D [0]),
    .E(\soc.spimemio.xfer.count_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer.count [0]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.count_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D [2]),
    .E(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_E ),
    .Q(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.count_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D [1]),
    .E(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_E ),
    .Q(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_qspi ),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [2]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h888f)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3 [3]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_qspi ),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0532)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_ddr ),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I2(\soc.spimemio.xfer_clk ),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ee)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .I1(\soc.spimemio.xfer.xfer_qspi ),
    .I2(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.spimemio.xfer.count [0]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.count_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D ),
    .E(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_E ),
    .Q(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [1]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he3ff)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\soc.spimemio.xfer.xfer_qspi ),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer_clk ),
    .I2(\soc.spimemio.xfer.xfer_ddr ),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [2]),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.spimemio.xfer_clk ),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1 [0]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [2]),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(\soc.spimemio.xfer.count [0]),
    .I3(\soc.spimemio.xfer_clk ),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:524.20-524.42|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3993)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer_clk ),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I2(1'h1),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:524.20-524.42|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3993)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer_clk ),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0]),
    .I3(1'h1),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1 [0]),
    .I3(\soc.spimemio.xfer.xfer_dspi ),
    .O(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:524.20-524.42|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(1'h1),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [2])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:524.20-524.42|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .CO(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2]),
    .I0(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:524.20-524.42|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(1'h1),
    .CO(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [1]),
    .I0(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1]),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .I3(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [1]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.count [0]),
    .I2(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1 [0]),
    .I2(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [1]),
    .I3(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I3(\soc.spimemio.xfer.xfer_qspi ),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [1]),
    .O(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.xfer.din_ddr_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.din_qspi ),
    .I3(\soc.spimemio.din_ddr_SB_LUT4_I0_I2 [0]),
    .O(\soc.spimemio.xfer_ddr )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.xfer.din_dspi_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.din_qspi ),
    .I3(\soc.spimemio.din_ddr_SB_LUT4_I0_I2 [0]),
    .O(\soc.spimemio.xfer_dspi )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O [0]),
    .Q(\soc.spimemio.xfer.dummy_count [3]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O [0]),
    .Q(\soc.spimemio.xfer.dummy_count [2]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.xfer.din_rd ),
    .I2(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O [0]),
    .Q(\soc.spimemio.xfer.dummy_count [1]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.din_data [1]),
    .I1(\soc.spimemio.xfer.din_rd ),
    .I2(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O [0]),
    .Q(\soc.spimemio.xfer.dummy_count [0]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.din_rd ),
    .I1(\soc.spimemio.xfer.din_data [0]),
    .I2(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.xfer.din_rd ),
    .I2(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 [3]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.dummy_count [3]),
    .I2(1'h1),
    .I3(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [3]),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.dummy_count [2]),
    .I2(1'h1),
    .I3(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [2]),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.dummy_count [1]),
    .I2(1'h1),
    .I3(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [1]),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.dummy_count [0]),
    .I2(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2 [0]),
    .I3(1'h1),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1  (
    .CI(1'h1),
    .CO(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [1]),
    .I0(\soc.spimemio.xfer.dummy_count [0]),
    .I1(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2 [0])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO_SB_CARRY_CO  (
    .CI(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [2]),
    .CO(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [3]),
    .I0(\soc.spimemio.xfer.dummy_count [2]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:554.20-554.43|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO_SB_CARRY_CO_1  (
    .CI(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [1]),
    .CO(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [2]),
    .I0(\soc.spimemio.xfer.dummy_count [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.xfer_clk ),
    .O(\soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \soc.spimemio.xfer.dummy_count_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.dummy_count [0]),
    .I1(\soc.spimemio.xfer.dummy_count [1]),
    .I2(\soc.spimemio.xfer.dummy_count [2]),
    .I3(\soc.spimemio.xfer.dummy_count [3]),
    .O(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" *)
  SB_DFFSS \soc.spimemio.xfer.fetch_SB_DFFSS_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.next_fetch ),
    .Q(\soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [0]),
    .S(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_D ),
    .E(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E ),
    .Q(\soc.spimemio.xfer_clk ),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O [0]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0]),
    .O(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E )
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1  (
    .CI(1'h1),
    .CO(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [1]),
    .I0(\soc.spimemio.xfer.count [0]),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0])
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO  (
    .CI(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [2]),
    .CO(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [3]),
    .I0(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I1(1'h1)
  );
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CO_1  (
    .CI(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [1]),
    .CO(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [2]),
    .I0(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3993)
  ) \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(\soc.spimemio.xfer_clk ),
    .I1(\soc.spimemio.xfer.count [0]),
    .I2(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0]),
    .I3(1'h1),
    .O(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3993)
  ) \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer_clk ),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1]),
    .I2(1'h1),
    .I3(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [3]),
    .O(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3993)
  ) \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\soc.spimemio.xfer_clk ),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I2(1'h1),
    .I3(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [2]),
    .O(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5300)
  ) \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [0]),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer_clk ),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:471.20-471.34|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1]),
    .I2(1'h1),
    .I3(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [1]),
    .O(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \soc.spimemio.xfer.flash_csb_SB_DFFESS_Q  (
    .C(clk),
    .D(1'h0),
    .E(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .Q(\soc.spimemio.xfer_csb ),
    .S(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \soc.spimemio.xfer.flash_csb_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer_clk ),
    .I3(\soc.spimemio.xfer_csb ),
    .O(\soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0  (
    .I0(\soc.spimemio_cfgreg_do [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [0]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f44)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf04f)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1  (
    .I0(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.spimemio.rdata [0]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]),
    .I2(\soc.iomem_rdata [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.simpleuart.recv_buf_data [0]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.spimemio_cfgreg_do [0]),
    .I2(\soc.spimemio_cfgreg_do [1]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I2(\soc.spimemio.xfer.ibuffer [6]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I2(\soc.spimemio.xfer.ibuffer [5]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I1(\soc.spimemio.xfer.ibuffer [4]),
    .I2(\soc.spimemio.xfer.ibuffer [2]),
    .I3(\soc.spimemio.xfer.xfer_qspi ),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I2(\soc.spimemio.xfer.ibuffer [4]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I1(\soc.spimemio.xfer.ibuffer [3]),
    .I2(\soc.spimemio.xfer.ibuffer [1]),
    .I3(\soc.spimemio.xfer.xfer_qspi ),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I2(\soc.spimemio.xfer.ibuffer [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I1(\soc.spimemio.xfer.ibuffer [2]),
    .I2(\soc.spimemio.xfer.ibuffer [0]),
    .I3(\soc.spimemio.xfer.xfer_qspi ),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 [0]),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.spimemio.rdata [3]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I2(\soc.iomem_rdata [3]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.ram_rdata [3]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_buf_data [3]),
    .I3(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.ibuffer [1]),
    .I2(\soc.spimemio.xfer.ibuffer [2]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 [0]),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.spimemio.rdata [2]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I2(\soc.iomem_rdata [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\soc.ram_rdata [2]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.simpleuart.recv_buf_data [2]),
    .I3(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc35)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf50)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.cpu.mem_rdata_q [27]),
    .I1(\soc.mem_rdata [27]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c05)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\soc.cpu.mem_rdata_q [11]),
    .I1(\soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.rdata [10]),
    .I2(\soc.iomem_rdata [10]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.ibuffer [0]),
    .I2(\soc.spimemio.xfer.ibuffer [1]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\soc.spimemio_cfgreg_do [1]),
    .I2(\soc.spimemio.xfer.ibuffer [0]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I1(\soc.spimemio.xfer.ibuffer [5]),
    .I2(\soc.spimemio.xfer.ibuffer [3]),
    .I3(\soc.spimemio.xfer.xfer_qspi ),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0  (
    .I0(\soc.spimemio_cfgreg_do [1]),
    .I1(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1]),
    .I2(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2]),
    .I3(\soc.simpleuart_reg_div_do [1]),
    .O(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f44)
  ) \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [1]),
    .I2(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [2]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\soc.spimemio.rdata [1]),
    .I1(flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]),
    .I2(\soc.iomem_rdata [1]),
    .I3(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.simpleuart.recv_buf_data [1]),
    .I2(\soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1]),
    .O(\soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.ibuffer_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [7]),
    .E(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.xfer.ibuffer [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.ibuffer_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [6]),
    .E(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.xfer.ibuffer [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.ibuffer_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [5]),
    .E(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.xfer.ibuffer [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.ibuffer_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [4]),
    .E(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.xfer.ibuffer [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.ibuffer_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [3]),
    .E(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.xfer.ibuffer [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.ibuffer_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [2]),
    .E(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.xfer.ibuffer [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.ibuffer_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [1]),
    .E(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.xfer.ibuffer [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7  (
    .C(clk),
    .D(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O [0]),
    .E(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E ),
    .Q(\soc.spimemio.xfer.ibuffer [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" *)
  SB_DFFSS \soc.spimemio.xfer.last_fetch_SB_DFFSS_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [0]),
    .Q(\soc.spimemio.xfer.last_fetch ),
    .S(\soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer_resetn ),
    .I3(\soc.spimemio.xfer.xfer_ddr ),
    .O(\soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) \soc.spimemio.xfer.last_fetch_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.last_fetch ),
    .I1(\soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [0]),
    .I2(\soc.spimemio.xfer.xfer_ddr_q ),
    .I3(\soc.spimemio.xfer_resetn ),
    .O(\soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) \soc.spimemio.xfer.next_fetch_SB_LUT4_I1  (
    .I0(\soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [0]),
    .I1(\soc.spimemio.xfer.next_fetch ),
    .I2(\soc.spimemio.xfer.xfer_ddr_q ),
    .I3(\soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [3]),
    .O(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_tag_q [2]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [2]),
    .I3(\soc.spimemio.xfer.xfer_tag_q [1]),
    .O(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_1  (
    .I0(\soc.spimemio.xfer.xfer_tag_q [1]),
    .I1(\soc.spimemio.xfer.xfer_tag_q [0]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [2]),
    .I3(\soc.spimemio.xfer.xfer_tag_q [2]),
    .O(\soc.spimemio.rd_inc_SB_DFFESR_Q_R [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_tag_q [2]),
    .I2(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [1]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [2]),
    .O(\soc.spimemio.buffer_SB_DFFE_Q_23_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I2(\soc.spimemio.xfer.xfer_tag_q [1]),
    .I3(\soc.spimemio.xfer.xfer_tag_q [0]),
    .O(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \soc.spimemio.xfer.next_fetch_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.din_valid_SB_LUT4_I3_I0 [0]),
    .I3(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer.next_fetch )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.obuffer_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.din_data [0]),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .R(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.obuffer_SB_DFFE_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1  (
    .C(clk),
    .D(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.obuffer [4]),
    .I2(\soc.spimemio.xfer.obuffer [5]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2  (
    .C(clk),
    .D(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer.obuffer [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [2]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.obuffer [1]),
    .I1(\soc.spimemio.xfer.xfer_qspi ),
    .I2(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I3(\soc.spimemio.xfer.obuffer [4]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1 [0]),
    .I3(\soc.spimemio.xfer.obuffer [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3  (
    .C(clk),
    .D(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer.obuffer [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.obuffer [3]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.obuffer_SB_DFFE_Q_4  (
    .C(clk),
    .D(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer.obuffer [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.obuffer [1]),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.obuffer_SB_DFFE_Q_5  (
    .C(clk),
    .D(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [0]),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fbb)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.obuffer [1]),
    .I3(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \soc.spimemio.xfer.obuffer_SB_DFFE_Q_6  (
    .C(clk),
    .D(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D ),
    .E(\soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_O ),
    .Q(\soc.spimemio.xfer.obuffer [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0]),
    .I2(\soc.spimemio.xfer.din_data [1]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbf0)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [1]),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [2]),
    .I3(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.obuffer [3]),
    .I2(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I3(\soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [1]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1 [0]),
    .I3(\soc.spimemio.xfer.obuffer [5]),
    .O(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.xfer_ddr_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer_ddr ),
    .E(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .Q(\soc.spimemio.xfer.xfer_ddr ),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \soc.spimemio.xfer.xfer_ddr_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer.xfer_ddr ),
    .I1(\soc.spimemio.xfer_clk ),
    .I2(\soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2]),
    .I3(\soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0]),
    .O(\soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.xfer_ddr ),
    .I3(\soc.spimemio.xfer.xfer_qspi ),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:436.2-439.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.xfer.xfer_ddr_q_SB_DFF_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.xfer_ddr ),
    .Q(\soc.spimemio.xfer.xfer_ddr_q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.xfer_dspi_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer_dspi ),
    .E(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .Q(\soc.spimemio.xfer.xfer_dspi ),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_dspi ),
    .I2(\soc.spimemio.xfer.xfer_ddr ),
    .I3(\soc.spimemio.xfer_clk ),
    .O(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.xfer_dspi ),
    .I2(\soc.spimemio.xfer.xfer_ddr ),
    .I3(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_ddr ),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer.xfer_dspi ),
    .O(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.xfer_qspi_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.din_qspi ),
    .E(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .Q(\soc.spimemio.xfer.xfer_qspi ),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.xfer_rd_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.din_rd ),
    .E(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .Q(\soc.spimemio.xfer.xfer_rd ),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \soc.spimemio.xfer.xfer_rd_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer.xfer_dspi ),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer.xfer_rd ),
    .O(flash_io1_oe_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.xfer_tag_SB_DFFESR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.din_tag [2]),
    .E(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .Q(\soc.spimemio.xfer.xfer_tag [2]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.xfer_tag_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\soc.spimemio.xfer.din_tag [1]),
    .E(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .Q(\soc.spimemio.xfer.xfer_tag [1]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:535.2-578.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \soc.spimemio.xfer.xfer_tag_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\soc.spimemio.xfer.din_tag [0]),
    .E(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0]),
    .Q(\soc.spimemio.xfer.xfer_tag [0]),
    .R(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:436.2-439.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.xfer.xfer_tag_q_SB_DFF_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer.xfer_tag [2]),
    .Q(\soc.spimemio.xfer.xfer_tag_q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:436.2-439.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.xfer.xfer_tag_q_SB_DFF_Q_1  (
    .C(clk),
    .D(\soc.spimemio.xfer.xfer_tag [1]),
    .Q(\soc.spimemio.xfer.xfer_tag_q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:174.16-203.3|spimemio.v:436.2-439.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \soc.spimemio.xfer.xfer_tag_q_SB_DFF_Q_2  (
    .C(clk),
    .D(\soc.spimemio.xfer.xfer_tag [0]),
    .Q(\soc.spimemio.xfer.xfer_tag_q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:151.2-156.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \soc.spimemio.xfer_io0_90_SB_DFFN_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer_io0_do ),
    .Q(\soc.spimemio.xfer_io0_90 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.spimemio.xfer_io0_90_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer_io0_90 ),
    .I2(\soc.spimemio.xfer_io0_do ),
    .I3(\soc.spimemio_cfgreg_do [22]),
    .O(flash_io0_do_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \soc.spimemio.xfer_io0_do_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [1]),
    .I1(\soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [1]),
    .I2(\soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [2]),
    .I3(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .O(\soc.spimemio.xfer_io0_do )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \soc.spimemio.xfer_io0_do_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer.xfer_qspi ),
    .I1(\soc.spimemio.xfer.obuffer [4]),
    .I2(\soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3]),
    .I3(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [0]),
    .O(\soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:151.2-156.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \soc.spimemio.xfer_io1_90_SB_DFFN_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer_io1_do ),
    .Q(\soc.spimemio.xfer_io1_90 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \soc.spimemio.xfer_io1_90_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer_io1_90 ),
    .I2(\soc.spimemio.xfer_io1_do ),
    .I3(\soc.spimemio_cfgreg_do [22]),
    .O(flash_io1_do_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff80)
  ) \soc.spimemio.xfer_io1_do_SB_LUT4_O  (
    .I0(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [0]),
    .I1(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [1]),
    .I2(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I3(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [3]),
    .O(\soc.spimemio.xfer_io1_do )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer.obuffer [5]),
    .O(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:151.2-156.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \soc.spimemio.xfer_io2_90_SB_DFFN_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer_io2_do ),
    .Q(\soc.spimemio.xfer_io2_90 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.xfer_io2_90_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio_cfgreg_do [22]),
    .I3(\soc.spimemio.xfer_io2_90 ),
    .O(\soc.spimemio.xfer_io2_90_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h110f)
  ) \soc.spimemio.xfer_io2_90_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer_io2_90_SB_LUT4_I3_O [0]),
    .I1(\soc.spimemio.xfer_io2_90_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer_io2_90_SB_LUT4_I3_O [2]),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.spimemio.xfer_io2_90_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [22]),
    .I1(\soc.spimemio.xfer.xfer_qspi ),
    .I2(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I3(\soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [1]),
    .O(\soc.spimemio.xfer_io2_90_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.spimemio.xfer_io2_do_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [1]),
    .O(\soc.spimemio.xfer_io2_do )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:151.2-156.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90" *)
  SB_DFFN \soc.spimemio.xfer_io3_90_SB_DFFN_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer_io3_do ),
    .Q(\soc.spimemio.xfer_io3_90 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \soc.spimemio.xfer_io3_90_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio_cfgreg_do [22]),
    .I3(\soc.spimemio.xfer_io3_90 ),
    .O(\soc.spimemio.xfer_io3_90_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h110f)
  ) \soc.spimemio.xfer_io3_90_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\soc.spimemio.xfer_io3_90_SB_LUT4_I3_O [0]),
    .I1(\soc.spimemio.xfer_io3_90_SB_LUT4_I3_O [1]),
    .I2(\soc.spimemio.xfer_io3_90_SB_LUT4_I3_O [2]),
    .I3(\soc.spimemio_cfgreg_do [31]),
    .O(\soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \soc.spimemio.xfer_io3_90_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\soc.spimemio_cfgreg_do [22]),
    .I1(\soc.spimemio.xfer.xfer_qspi ),
    .I2(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I3(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [0]),
    .O(\soc.spimemio.xfer_io3_90_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \soc.spimemio.xfer_io3_do_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2]),
    .I2(\soc.spimemio.xfer.xfer_qspi ),
    .I3(\soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [0]),
    .O(\soc.spimemio.xfer_io3_do )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "icesugar.v:113.4-148.3|spimemio.v:207.2-375.5|picosoc.v:156.11-185.3|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \soc.spimemio.xfer_resetn_SB_DFFSR_Q  (
    .C(clk),
    .D(\soc.spimemio.xfer_resetn_SB_DFFSR_Q_D ),
    .Q(\soc.spimemio.xfer_resetn ),
    .R(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03ff)
  ) \soc.spimemio.xfer_resetn_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\soc.spimemio.state [7]),
    .I2(\soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [3]),
    .I3(\soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [2]),
    .O(\soc.spimemio.xfer_resetn_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \soc.spimemio.xfer_resetn_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\soc.spimemio.xfer_resetn ),
    .O(\soc.spimemio.xfer_resetn_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) \soc.spimemio.xfer_resetn_SB_LUT4_I3_1  (
    .I0(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 [0]),
    .I1(\soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1]),
    .I2(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [1]),
    .I3(\soc.spimemio.xfer_resetn ),
    .O(\soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \soc.spimemio.xfer_resetn_SB_LUT4_I3_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3]),
    .I3(\soc.spimemio.xfer_resetn ),
    .O(\soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [0])
  );
  assign flash_clk_SB_LUT4_I1_O[3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign flash_clk_SB_LUT4_I1_O[2] = \soc.ram_rdata [4];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[3] = flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O[0] = \soc.spimemio.rdata [4];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2] = \soc.cpu.mem_rdata_q [4];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3[1] = \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3[0] = \soc.simpleuart.recv_buf_data [4];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = \soc.ram_rdata [6];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3 [1];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0] = \soc.cpu.mem_rdata_q [6];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2] = \soc.cpu.mem_16bit_buffer [6];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0] = \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[3] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [1];
  assign flash_clk_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0];
  assign flash_csb_SB_LUT4_I0_O[3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign flash_csb_SB_LUT4_I0_O[2] = \soc.ram_rdata [5];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O[3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O[0] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1] = flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3[1];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0] = \soc.cpu.mem_rdata_q [5];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2] = \soc.cpu.mem_16bit_buffer [5];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0] = \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3[0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] = \soc.cpu.mem_rdata_q [13];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2] = \soc.cpu.mem_16bit_buffer [13];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [2];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] = \soc.ram_rdata [13];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1] = \soc.mem_rdata [16];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [0];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0] = \soc.cpu.irq_pending [5];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = \soc.cpu.instr_timer_SB_LUT4_I3_O [2];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1] = \soc.cpu.count_cycle [5];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = \soc.cpu.count_instr [37];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2] = \soc.iomem_rdata [1];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0] = \soc.spimemio.rdata [1];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2] = \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [1];
  assign flash_csb_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0] = \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [0];
  assign flash_io0_di = \soc.spimemio_cfgreg_do [0];
  assign flash_io0_do = \soc.spimemio.flash_io0_do ;
  assign flash_io0_do_SB_LUT4_O_I2[2] = \soc.spimemio_cfgreg_do [31];
  assign flash_io0_do_SB_LUT4_O_I2[0] = \soc.spimemio.config_do [0];
  assign flash_io0_oe = \soc.spimemio_cfgreg_do [8];
  assign flash_io0_oe_SB_LUT4_I0_O[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign flash_io0_oe_SB_LUT4_I0_O[1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign flash_io0_oe_SB_LUT4_I0_O[0] = \soc.ram_rdata [8];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[0] = \soc.spimemio.rdata [8];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O[1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O[0] = \soc.iomem_rdata [8];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1] = \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [0];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0] = \soc.cpu.mem_rdata_q [8];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2] = \soc.cpu.mem_16bit_buffer [8];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign flash_io0_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0] = \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [0];
  assign flash_io0_oe_SB_LUT4_O_I0[3] = \soc.spimemio_cfgreg_do [31];
  assign flash_io0_oe_SB_LUT4_O_I0[2] = \soc.spimemio.config_oe [0];
  assign flash_io0_oe_SB_LUT4_O_I0[1] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2];
  assign flash_io1_di = \soc.spimemio_cfgreg_do [1];
  assign flash_io1_do = \soc.spimemio.flash_io1_do ;
  assign flash_io1_do_SB_LUT4_O_I2[2] = \soc.spimemio_cfgreg_do [31];
  assign flash_io1_do_SB_LUT4_O_I2[0] = \soc.spimemio.config_do [1];
  assign flash_io1_oe = \soc.spimemio_cfgreg_do [9];
  assign flash_io1_oe_SB_LUT4_I0_O[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign flash_io1_oe_SB_LUT4_I0_O[1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign flash_io1_oe_SB_LUT4_I0_O[0] = \soc.ram_rdata [9];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O[2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0] = \soc.cpu.mem_rdata_q [9];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1] = \soc.mem_rdata [25];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0] = \soc.cpu.mem_rdata_q [25];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1] = \soc.mem_rdata [31];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0] = \soc.cpu.mem_rdata_q [31];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1] = \soc.mem_rdata [30];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0] = \soc.cpu.mem_rdata_q [30];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1] = \soc.mem_rdata [29];
  assign flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0] = \soc.cpu.mem_rdata_q [29];
  assign flash_io1_oe_SB_LUT4_O_I0[0] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3];
  assign flash_io1_oe_SB_LUT4_O_I1[3] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [0];
  assign flash_io1_oe_SB_LUT4_O_I1[2] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2];
  assign flash_io1_oe_SB_LUT4_O_I1[1] = \soc.spimemio.xfer.xfer_qspi ;
  assign flash_io1_oe_SB_LUT4_O_I1[0] = \soc.spimemio_cfgreg_do [22];
  assign flash_io2_oe = \soc.spimemio_cfgreg_do [2];
  assign flash_io3_oe = \soc.spimemio_cfgreg_do [3];
  assign gpio[7] = leds[7];
  assign gpio[6] = leds[6];
  assign gpio[5] = led5;
  assign gpio[4] = led4;
  assign gpio[3] = led3;
  assign gpio[2] = led2;
  assign gpio[1] = led1;
  assign gpio[0] = leds[0];
  assign iomem_addr[31] = \soc.mem_addr [31];
  assign iomem_addr[30] = \soc.mem_addr [30];
  assign iomem_addr[29] = \soc.mem_addr [29];
  assign iomem_addr[28] = \soc.mem_addr [28];
  assign iomem_addr[27] = \soc.mem_addr [27];
  assign iomem_addr[26] = \soc.mem_addr [26];
  assign iomem_addr[25] = \soc.mem_addr [25];
  assign iomem_addr[24] = \soc.mem_addr [24];
  assign iomem_addr[23] = \soc.spimemio.addr [23];
  assign iomem_addr[22] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0];
  assign iomem_addr[21] = \soc.spimemio.addr [21];
  assign iomem_addr[20] = \soc.spimemio.addr [20];
  assign iomem_addr[19] = \soc.spimemio.addr [19];
  assign iomem_addr[18] = \soc.spimemio.addr [18];
  assign iomem_addr[17] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0];
  assign iomem_addr[16] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0];
  assign iomem_addr[15] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign iomem_addr[14] = \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0];
  assign iomem_addr[13] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign iomem_addr[12] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1];
  assign iomem_addr[11] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign iomem_addr[10] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0];
  assign iomem_addr[9] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign iomem_addr[8] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0];
  assign iomem_addr[7] = \soc.spimemio.addr [7];
  assign iomem_addr[6] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign iomem_addr[5] = \soc.spimemio.addr [5];
  assign iomem_addr[4] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign iomem_addr[3] = \soc.spimemio.addr [3];
  assign iomem_addr[2] = \soc.spimemio.addr [2];
  assign iomem_addr[1] = 1'h0;
  assign iomem_addr[0] = 1'h0;
  assign iomem_rdata[31] = \soc.iomem_rdata [31];
  assign iomem_rdata[30] = \soc.iomem_rdata [30];
  assign iomem_rdata[29] = \soc.iomem_rdata [29];
  assign iomem_rdata[28] = \soc.iomem_rdata [28];
  assign iomem_rdata[27] = \soc.iomem_rdata [27];
  assign iomem_rdata[26] = \soc.iomem_rdata [26];
  assign iomem_rdata[25] = \soc.iomem_rdata [25];
  assign iomem_rdata[24] = \soc.iomem_rdata [24];
  assign iomem_rdata[23] = \soc.iomem_rdata [23];
  assign iomem_rdata[22] = \soc.iomem_rdata [22];
  assign iomem_rdata[21] = \soc.iomem_rdata [21];
  assign iomem_rdata[20] = \soc.iomem_rdata [20];
  assign iomem_rdata[19] = \soc.iomem_rdata [19];
  assign iomem_rdata[18] = \soc.iomem_rdata [18];
  assign iomem_rdata[17] = \soc.iomem_rdata [17];
  assign iomem_rdata[16] = \soc.iomem_rdata [16];
  assign iomem_rdata[15] = \soc.iomem_rdata [15];
  assign iomem_rdata[14] = \soc.iomem_rdata [14];
  assign iomem_rdata[13] = \soc.iomem_rdata [13];
  assign iomem_rdata[12] = \soc.iomem_rdata [12];
  assign iomem_rdata[11] = \soc.iomem_rdata [11];
  assign iomem_rdata[10] = \soc.iomem_rdata [10];
  assign iomem_rdata[9] = \soc.iomem_rdata [9];
  assign iomem_rdata[8] = \soc.iomem_rdata [8];
  assign iomem_rdata[7] = \soc.iomem_rdata [7];
  assign iomem_rdata[6] = \soc.iomem_rdata [6];
  assign iomem_rdata[5] = \soc.iomem_rdata [5];
  assign iomem_rdata[4] = \soc.iomem_rdata [4];
  assign iomem_rdata[3] = \soc.iomem_rdata [3];
  assign iomem_rdata[2] = \soc.iomem_rdata [2];
  assign iomem_rdata[1] = \soc.iomem_rdata [1];
  assign iomem_rdata[0] = \soc.iomem_rdata [0];
  assign iomem_ready = \soc.iomem_ready ;
  assign iomem_ready_SB_LUT4_I0_O[2] = \soc.mem_addr [24];
  assign iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1] = \soc.spimemio.resetn ;
  assign iomem_ready_SB_LUT4_I3_I1[5] = iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[6];
  assign iomem_ready_SB_LUT4_I3_I1[4] = iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[5];
  assign iomem_ready_SB_LUT4_I3_I1[3] = iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[4];
  assign iomem_ready_SB_LUT4_I3_I1[2] = iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[3];
  assign iomem_ready_SB_LUT4_I3_I1[1] = iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[2];
  assign iomem_ready_SB_LUT4_I3_I1[0] = iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[23];
  assign iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[1] = iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[23];
  assign iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_CI[0] = 1'h1;
  assign iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14] = \soc.memory.cs_0 ;
  assign iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0] = \soc.memory.cs_0_SB_CARRY_I1_CO [1];
  assign iomem_ready_SB_LUT4_I3_O[2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign iomem_ready_SB_LUT4_I3_O[1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1];
  assign iomem_ready_SB_LUT4_I3_O[0] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign iomem_valid = \soc.iomem_valid ;
  assign iomem_wdata[31] = \soc.spimemio.cfgreg_di [31];
  assign iomem_wdata[30] = \soc.spimemio.cfgreg_di [30];
  assign iomem_wdata[29] = \soc.spimemio.cfgreg_di [29];
  assign iomem_wdata[28] = \soc.spimemio.cfgreg_di [28];
  assign iomem_wdata[27] = \soc.spimemio.cfgreg_di [27];
  assign iomem_wdata[26] = \soc.spimemio.cfgreg_di [26];
  assign iomem_wdata[25] = \soc.spimemio.cfgreg_di [25];
  assign iomem_wdata[24] = \soc.spimemio.cfgreg_di [24];
  assign iomem_wdata[23] = \soc.spimemio.cfgreg_di [23];
  assign iomem_wdata[22] = \soc.spimemio.cfgreg_di [22];
  assign iomem_wdata[21] = \soc.spimemio.cfgreg_di [21];
  assign iomem_wdata[20] = \soc.spimemio.cfgreg_di [20];
  assign iomem_wdata[19] = \soc.spimemio.cfgreg_di [19];
  assign iomem_wdata[18] = \soc.spimemio.cfgreg_di [18];
  assign iomem_wdata[17] = \soc.spimemio.cfgreg_di [17];
  assign iomem_wdata[16] = \soc.spimemio.cfgreg_di [16];
  assign iomem_wdata[15] = \soc.spimemio.cfgreg_di [15];
  assign iomem_wdata[14] = \soc.spimemio.cfgreg_di [14];
  assign iomem_wdata[13] = \soc.spimemio.cfgreg_di [13];
  assign iomem_wdata[12] = \soc.spimemio.cfgreg_di [12];
  assign iomem_wdata[11] = \soc.spimemio.cfgreg_di [11];
  assign iomem_wdata[10] = \soc.spimemio.cfgreg_di [10];
  assign iomem_wdata[9] = \soc.spimemio.cfgreg_di [9];
  assign iomem_wdata[8] = \soc.spimemio.cfgreg_di [8];
  assign iomem_wdata[7] = \soc.spimemio.cfgreg_di [7];
  assign iomem_wdata[6] = \soc.spimemio.cfgreg_di [6];
  assign iomem_wdata[5] = \soc.spimemio.cfgreg_di [5];
  assign iomem_wdata[4] = \soc.spimemio.cfgreg_di [4];
  assign iomem_wdata[3] = \soc.spimemio.cfgreg_di [3];
  assign iomem_wdata[2] = \soc.spimemio.cfgreg_di [2];
  assign iomem_wdata[1] = \soc.spimemio.cfgreg_di [1];
  assign iomem_wdata[0] = \soc.spimemio.cfgreg_di [0];
  assign iomem_wstrb[3] = \soc.mem_wstrb [3];
  assign iomem_wstrb[2] = \soc.mem_wstrb [2];
  assign iomem_wstrb[1] = \soc.mem_wstrb [1];
  assign iomem_wstrb[0] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2];
  assign leds[5] = led5;
  assign leds[4] = led4;
  assign leds[3] = led3;
  assign leds[2] = led2;
  assign leds[1] = led1;
  assign reset_cnt[1] = \soc.cpu.resetn_SB_LUT4_O_I1 [2];
  assign reset_cnt[0] = \soc.cpu.resetn_SB_LUT4_O_I1 [1];
  assign reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[0] = 1'h0;
  assign resetn = \soc.spimemio.resetn ;
  assign ser_rx_SB_LUT4_I1_I0[3] = \soc.spimemio.resetn ;
  assign ser_rx_SB_LUT4_I1_I0[2] = ser_rx_SB_LUT4_I1_I2[1];
  assign ser_rx_SB_LUT4_I1_I0[1] = ser_rx;
  assign ser_rx_SB_LUT4_I1_I2[0] = \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1] = \soc.simpleuart.recv_divcnt [0];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1] = \soc.simpleuart.recv_divcnt [0];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[0] = 1'h0;
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[30] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[1];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[29] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[30];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[28] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[29];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[27] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[28];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[26] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[27];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[25] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[26];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[24] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[25];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[23] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[24];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[22] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[23];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[21] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[22];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[20] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[21];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[19] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[20];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[18] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[19];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[17] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[18];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[16] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[17];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[15] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[16];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[14] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[15];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[13] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[14];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[12] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[13];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[11] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[12];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[10] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[11];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[9] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[10];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[8] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[7] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[6] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[5] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[4] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[3] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[2] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[1] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[0] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[0] = 1'h1;
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[31] = \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[30] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[31];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[29] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[30];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[28] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[29];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[27] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[28];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[26] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[27];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[25] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[26];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[24] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[25];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[23] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[24];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[22] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[23];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[21] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[22];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[20] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[21];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[19] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[20];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[18] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[19];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[17] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[18];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[16] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[17];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[15] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[16];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[14] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[15];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[13] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[14];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[12] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[13];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[11] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[12];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[10] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[11];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[9] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[10];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[8] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[9];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[7] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[8];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[6] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[7];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[5] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[6];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[4] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[5];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[2] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[3];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[1] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[2];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0] = ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[1];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[0] = 1'h1;
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[2] = \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0];
  assign ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0] = \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.clk  = clk;
  assign \soc.cpu.alu_out_SB_LUT4_O_10_I2 [1] = \soc.cpu.alu_out_SB_LUT4_O_21_I1 [2];
  assign \soc.cpu.alu_out_SB_LUT4_O_10_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_11_I2 [1] = \soc.cpu.alu_out_SB_LUT4_O_29_I1 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_11_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_12_I1 [1] = \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_2_I1 [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_12_I1 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_13_I2 [1] = \soc.cpu.alu_out_SB_LUT4_O_21_I1 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_13_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [17];
  assign \soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [17];
  assign \soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_15_I1 [1] = \soc.cpu.alu_out_SB_LUT4_O_20_I1 [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_15_I1 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [15];
  assign \soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [15];
  assign \soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_17_I2 [1] = \soc.cpu.alu_out_SB_LUT4_O_8_I1 [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_17_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [13];
  assign \soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [13];
  assign \soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_19_I1 [1] = \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_19_I1 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [30];
  assign \soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [30];
  assign \soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_20_I1 [1] = \soc.cpu.alu_out_SB_LUT4_O_20_I2 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 [2] = \soc.cpu.reg_op2 [3];
  assign \soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3 [1] = \soc.cpu.reg_op1 [3];
  assign \soc.cpu.alu_out_SB_LUT4_O_20_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_21_I1 [0] = \soc.cpu.alu_out_SB_LUT4_O_21_I2 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_21_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_22_I2 [1] = \soc.cpu.alu_out_SB_LUT4_O_8_I1 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_22_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_23_I2 [1] = \soc.cpu.alu_out_SB_LUT4_O_29_I1 [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_23_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_24_I1 [1] = \soc.cpu.alu_out_SB_LUT4_O_24_I2 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_24_I1 [0] = \soc.cpu.alu_out_SB_LUT4_O_I1 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_24_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [6];
  assign \soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [6];
  assign \soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [5];
  assign \soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [5];
  assign \soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [4];
  assign \soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [4];
  assign \soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [3];
  assign \soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [3];
  assign \soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_29_I1 [2] = \soc.cpu.alu_out_SB_LUT4_O_29_I2 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_29_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_30_I2 [1] = \soc.cpu.alu_out_SB_LUT4_O_8_I1 [3];
  assign \soc.cpu.alu_out_SB_LUT4_O_30_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_31_I3 [1] = \soc.cpu.is_compare ;
  assign \soc.cpu.alu_out_SB_LUT4_O_31_I3 [0] = \soc.cpu.resetn_SB_LUT4_I3_1_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [28];
  assign \soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [28];
  assign \soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [27];
  assign \soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [27];
  assign \soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_5_I1 [1] = \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_I0_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_5_I1 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_6_I1 [1] = \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_6_I1 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 [2] = \soc.cpu.reg_op2 [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_I0_I3 [1] = \soc.cpu.reg_op1 [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [24];
  assign \soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [24];
  assign \soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_8_I1 [2] = \soc.cpu.alu_out_SB_LUT4_O_8_I2 [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_8_I2 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [2] = \soc.cpu.reg_op2 [22];
  assign \soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op1 [22];
  assign \soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_I1 [0] = \soc.cpu.instr_xor_SB_LUT4_I2_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [30] = \soc.cpu.is_compare_SB_LUT4_I0_O [0];
  assign \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 [0] = 1'h0;
  assign \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [30] = \soc.cpu.is_compare_SB_LUT4_I0_O [1];
  assign \soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3 [0] = 1'h1;
  assign \soc.cpu.alu_out_q [27] = \soc.cpu.latched_store_SB_LUT4_I3_O [0];
  assign \soc.cpu.clear_prefetched_high_word  = \soc.cpu.last_mem_valid_SB_LUT4_I3_I2 [0];
  assign \soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O [2] = \soc.cpu.trap_SB_LUT4_I2_1_O [0];
  assign \soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0];
  assign \soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3];
  assign \soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3 [2] = \soc.spimemio.resetn ;
  assign \soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3 [0] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [2];
  assign \soc.cpu.clk  = clk;
  assign \soc.cpu.compressed_instr  = \soc.cpu.compressed_instr_SB_LUT4_I3_O [0];
  assign \soc.cpu.compressed_instr_SB_CARRY_I0_CO [0] = 1'h0;
  assign \soc.cpu.compressed_instr_SB_DFFE_Q_D [2] = \soc.cpu.mem_la_firstword_xfer ;
  assign \soc.cpu.compressed_instr_SB_DFFE_Q_D [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.compressed_instr_SB_DFFE_Q_D [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [29] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [28] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [27] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [25] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [24] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [22] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [19] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [17] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [16] = \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [15] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [14] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [13] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [11] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [10] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [9] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [8] = \soc.cpu.decoder_trigger_SB_LUT4_I2_O [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [7] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [5] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [4] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [3] = \soc.cpu.instr_waitirq_SB_LUT4_I1_O [2];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.compressed_instr_SB_LUT4_I1_O [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.count_cycle [54] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [50] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [46] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [43] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [40] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [36] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [35] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [34] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [31] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [30] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.count_cycle [29] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.count_cycle [28] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0];
  assign \soc.cpu.count_cycle [27] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1];
  assign \soc.cpu.count_cycle [26] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [25] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [24] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [23] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1];
  assign \soc.cpu.count_cycle [22] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [21] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [20] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0];
  assign \soc.cpu.count_cycle [19] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.count_cycle [18] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [17] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [16] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [15] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [14] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [13] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [12] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1];
  assign \soc.cpu.count_cycle [11] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [10] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.count_cycle [9] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [8] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [7] = \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_cycle [6] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [4] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [3] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \soc.cpu.count_instr [63] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_instr [62] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [59] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.count_instr [57] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [55] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.count_instr [49] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_instr [47] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_instr [33] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [32] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [29] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [28] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [26] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [24] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_instr [21] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [20] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [19] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [16] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [13] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [12] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [10] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_instr [9] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [7] = \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.count_instr [6] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.count_instr [0] = \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \soc.cpu.cpu_state [6] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.cpu_state [5] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [1];
  assign \soc.cpu.cpu_state [4] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.cpu_state [3] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpu_state [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpu_state [1] = \soc.cpu.instr_waitirq_SB_LUT4_I0_O [1];
  assign \soc.cpu.cpu_state [0] = \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [0];
  assign \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2 [2] = \soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [1];
  assign \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1];
  assign \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0];
  assign \soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1 [3] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0];
  assign \soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1 [2] = \soc.spimemio.resetn ;
  assign \soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1 [0] = \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [0];
  assign \soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3 [0] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_I1_O [0];
  assign \soc.cpu.cpuregs.clk  = clk;
  assign \soc.cpu.cpuregs.raddr1 [5] = 1'h0;
  assign \soc.cpu.cpuregs.raddr1 [4] = \soc.cpu.decoded_rs1 [4];
  assign \soc.cpu.cpuregs.raddr1 [3] = \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [0];
  assign \soc.cpu.cpuregs.raddr1 [2] = \soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [0];
  assign \soc.cpu.cpuregs.raddr1 [1] = \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.raddr1 [0] = \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [1];
  assign \soc.cpu.cpuregs.raddr2 [5] = 1'h0;
  assign \soc.cpu.cpuregs.raddr2 [4] = \soc.cpu.decoded_rs2_SB_DFFE_Q_D [0];
  assign \soc.cpu.cpuregs.raddr2 [3] = \soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [0];
  assign \soc.cpu.cpuregs.raddr2 [2] = \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [0];
  assign \soc.cpu.cpuregs.raddr2 [1] = \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0];
  assign \soc.cpu.cpuregs.raddr2 [0] = \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [0];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA [1] = \soc.cpu.cpuregs.regs.1.0_RDATA [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_1 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_1 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_1 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_1 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_10 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_10 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_10 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_10 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [10];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_11 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_11 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_11 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_11 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_O_I3 [1] = \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_O_I3 [0] = \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [0];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_12 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_12 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_12 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_12 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [12];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_13 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_13 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_13 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_13 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [4];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_14 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_14 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_14 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_14 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [8];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_15 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_15 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_15 [0] = \soc.cpu.cpuregs.regs.1.0_RDATA_15 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_I1_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_I1_O [0] = \soc.cpu.decoded_imm [0];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [7];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_2 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_2 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_2 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_2 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [11];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_3 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_3 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_3 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_3 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_4 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_4 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_4 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_4 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [13];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_5 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_5 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_5 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_5 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [5];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_6 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_6 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_6 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_6 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [9];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_7 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_7 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_7 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_7 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O [2] = \soc.cpu.is_slli_srli_srai ;
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O [0] = \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_8 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_8 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_8 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_8 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [14];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_9 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_9 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_9 [1] = \soc.cpu.cpuregs.regs.1.0_RDATA_9 [1];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [6];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [15];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA [1] = \soc.cpu.cpuregs.regs.1.1_RDATA [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_1 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_1 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_1 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_1 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_10 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_10 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_10 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_10 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [26];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_11 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_11 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_11 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_11 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [18];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_12 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_12 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_12 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_12 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [28];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_13 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_13 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_13 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_13 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [20];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_14 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_14 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_14 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_14 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [24];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_15 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_15 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_15 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_15 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [16];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [23];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_2 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_2 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_2 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_2 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [27];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_3 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_3 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_3 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_3 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [19];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_4 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_4 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_4 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_4 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [29];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_5 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_5 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_5 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_5 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [21];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_6 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_6 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_6 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_6 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [25];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_7 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_7 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_7 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_7 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [17];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_8 [3] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_8 [2] = \soc.cpu.cpuregs.regs.0.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_8 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_8 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [30];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_9 [1] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [1];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [22];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O [0] = \soc.cpu.decoded_imm [31];
  assign \soc.cpu.cpuregs.regs.1.0_RADDR [2] = \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2];
  assign \soc.cpu.cpuregs.regs.1.0_RADDR [1] = \soc.cpu.latched_rd [4];
  assign \soc.cpu.cpuregs.regs.1.0_RADDR_4 [1] = \soc.cpu.latched_rd [1];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_1 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_1 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_10 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_10 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_11 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_11 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_12 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_12 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_13 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_13 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_14 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_14 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_15 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_15 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_2 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_2 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_3 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_3 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_4 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_4 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_5 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_5 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_6 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_6 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_7 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_7 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_8 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_8 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_9 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.0_RDATA_9 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_1 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_1 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_10 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_10 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_11 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_11 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_12 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_12 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_13 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_13 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_14 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_14 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_15 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_15 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_LUT4_O_I3 [1] = \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_1_SB_LUT4_O_I3 [0] = \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [1];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_2 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_2 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_3 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_3 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_4 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_4 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_5 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_5 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_6 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_6 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_7 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_7 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_8 [3] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [3];
  assign \soc.cpu.cpuregs.regs.1.1_RDATA_8 [2] = \soc.cpu.cpuregs.regs.1.1_RDATA_9 [2];
  assign \soc.cpu.cpuregs.waddr [5] = 1'h0;
  assign \soc.cpu.cpuregs.waddr [4] = \soc.cpu.latched_rd [4];
  assign \soc.cpu.cpuregs.waddr [3] = \soc.cpu.latched_rd [3];
  assign \soc.cpu.cpuregs.waddr [2] = \soc.cpu.latched_rd [2];
  assign \soc.cpu.cpuregs.waddr [1] = \soc.cpu.latched_rd [1];
  assign \soc.cpu.cpuregs.waddr [0] = \soc.cpu.latched_rd [0];
  assign \soc.cpu.cpuregs.wdata [31] = \soc.cpu.cpuregs_wrdata [31];
  assign \soc.cpu.cpuregs.wdata [30] = \soc.cpu.cpuregs_wrdata [30];
  assign \soc.cpu.cpuregs.wdata [29] = \soc.cpu.cpuregs_wrdata [29];
  assign \soc.cpu.cpuregs.wdata [28] = \soc.cpu.cpuregs_wrdata [28];
  assign \soc.cpu.cpuregs.wdata [27] = \soc.cpu.cpuregs_wrdata [27];
  assign \soc.cpu.cpuregs.wdata [26] = \soc.cpu.cpuregs_wrdata [26];
  assign \soc.cpu.cpuregs.wdata [25] = \soc.cpu.cpuregs_wrdata [25];
  assign \soc.cpu.cpuregs.wdata [24] = \soc.cpu.cpuregs_wrdata [24];
  assign \soc.cpu.cpuregs.wdata [23] = \soc.cpu.cpuregs_wrdata [23];
  assign \soc.cpu.cpuregs.wdata [22] = \soc.cpu.cpuregs_wrdata [22];
  assign \soc.cpu.cpuregs.wdata [21] = \soc.cpu.cpuregs_wrdata [21];
  assign \soc.cpu.cpuregs.wdata [20] = \soc.cpu.cpuregs_wrdata [20];
  assign \soc.cpu.cpuregs.wdata [19] = \soc.cpu.cpuregs_wrdata [19];
  assign \soc.cpu.cpuregs.wdata [18] = \soc.cpu.cpuregs_wrdata [18];
  assign \soc.cpu.cpuregs.wdata [17] = \soc.cpu.cpuregs_wrdata [17];
  assign \soc.cpu.cpuregs.wdata [16] = \soc.cpu.cpuregs_wrdata [16];
  assign \soc.cpu.cpuregs.wdata [15] = \soc.cpu.cpuregs_wrdata [15];
  assign \soc.cpu.cpuregs.wdata [14] = \soc.cpu.cpuregs_wrdata [14];
  assign \soc.cpu.cpuregs.wdata [13] = \soc.cpu.cpuregs_wrdata [13];
  assign \soc.cpu.cpuregs.wdata [12] = \soc.cpu.cpuregs_wrdata [12];
  assign \soc.cpu.cpuregs.wdata [11] = \soc.cpu.cpuregs_wrdata [11];
  assign \soc.cpu.cpuregs.wdata [10] = \soc.cpu.cpuregs_wrdata [10];
  assign \soc.cpu.cpuregs.wdata [9] = \soc.cpu.cpuregs_wrdata [9];
  assign \soc.cpu.cpuregs.wdata [8] = \soc.cpu.cpuregs_wrdata [8];
  assign \soc.cpu.cpuregs.wdata [7] = \soc.cpu.cpuregs_wrdata [7];
  assign \soc.cpu.cpuregs.wdata [6] = \soc.cpu.cpuregs_wrdata [6];
  assign \soc.cpu.cpuregs.wdata [5] = \soc.cpu.cpuregs_wrdata [5];
  assign \soc.cpu.cpuregs.wdata [4] = \soc.cpu.cpuregs_wrdata [4];
  assign \soc.cpu.cpuregs.wdata [3] = \soc.cpu.cpuregs_wrdata [3];
  assign \soc.cpu.cpuregs.wdata [2] = \soc.cpu.cpuregs_wrdata [2];
  assign \soc.cpu.cpuregs.wdata [1] = \soc.cpu.cpuregs_wrdata [1];
  assign \soc.cpu.cpuregs.wdata [0] = \soc.cpu.cpuregs_wrdata [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [20];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3 [2] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3 [1] = \soc.cpu.irq_pending [20];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3 [0] = \soc.cpu.irq_mask [20];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [18];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [1] = \soc.cpu.irq_pending [20];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [0] = \soc.cpu.irq_mask [20];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3 [1] = \soc.cpu.latched_compr_SB_LUT4_I1_O [17];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3 [0] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc [18];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3 [1] = \soc.cpu.latched_compr_SB_LUT4_I1_O [16];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3 [0] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc [17];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [15];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [14];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2 [3] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2 [2] = \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_next_pc [15];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I2 [0] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [13];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2 [2] = \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.reg_next_pc [14];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O [1] = \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2 [2];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [12];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.reg_next_pc [13];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [11];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc [12];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [29];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1] = \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [10];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [3] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [2] = \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_next_pc [11];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [0] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [9];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I2 [3] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I2 [2] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_next_pc [10];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I2 [0] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [8];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I3 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc [9];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [7];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [6];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc [7];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [5];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [4];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3 [2] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3 [0] = \soc.cpu.irq_mask [4];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [2];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [1];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2 [3] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_next_pc [2];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2 [0] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [28];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2 [0] = \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2 [0] = \soc.cpu.reg_pc [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3 [2] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_compr_SB_LUT4_I3_O [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3 [0] = \soc.cpu.reg_pc [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [27];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3 [1] = \soc.cpu.latched_compr_SB_LUT4_I1_O [26];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3 [0] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc [27];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [25];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc [26];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [24];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3 [1] = \soc.cpu.latched_compr_SB_LUT4_I1_O [23];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3 [0] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc [24];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [21];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [3] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_next_pc [22];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [0] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2 [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2 [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [30];
  assign \soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2 [2] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs.wen  = \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [2];
  assign \soc.cpu.cpuregs.wen_SB_LUT4_O_I2 [0] = \soc.cpu.instr_sw_SB_LUT4_I0_O [2];
  assign \soc.cpu.cpuregs_raddr1 [5] = 1'h0;
  assign \soc.cpu.cpuregs_raddr1 [4] = \soc.cpu.decoded_rs1 [4];
  assign \soc.cpu.cpuregs_raddr1 [3] = \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [0];
  assign \soc.cpu.cpuregs_raddr1 [2] = \soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [0];
  assign \soc.cpu.cpuregs_raddr1 [1] = \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.cpuregs_raddr1 [0] = \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [1];
  assign \soc.cpu.cpuregs_raddr2 [5] = 1'h0;
  assign \soc.cpu.cpuregs_raddr2 [4] = \soc.cpu.decoded_rs2_SB_DFFE_Q_D [0];
  assign \soc.cpu.cpuregs_raddr2 [3] = \soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [0];
  assign \soc.cpu.cpuregs_raddr2 [2] = \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [0];
  assign \soc.cpu.cpuregs_raddr2 [1] = \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0];
  assign \soc.cpu.cpuregs_raddr2 [0] = \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [0];
  assign \soc.cpu.cpuregs_rs1 [31] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [30] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2];
  assign \soc.cpu.cpuregs_rs1 [29] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2];
  assign \soc.cpu.cpuregs_rs1 [28] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.cpuregs_rs1 [27] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [26] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.cpuregs_rs1 [25] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.cpuregs_rs1 [24] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [23] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [22] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [21] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.cpuregs_rs1 [20] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.cpuregs_rs1 [19] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2];
  assign \soc.cpu.cpuregs_rs1 [18] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [17] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [16] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [15] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1];
  assign \soc.cpu.cpuregs_rs1 [14] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.cpuregs_rs1 [13] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.cpuregs_rs1 [11] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [10] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.cpuregs_rs1 [9] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [8] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [7] = \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [6] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [5] = \soc.cpu.instr_timer_SB_LUT4_I3_O [2];
  assign \soc.cpu.cpuregs_rs1 [4] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [3] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.cpuregs_rs1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.cpuregs_waddr [5] = 1'h0;
  assign \soc.cpu.cpuregs_waddr [4] = \soc.cpu.latched_rd [4];
  assign \soc.cpu.cpuregs_waddr [3] = \soc.cpu.latched_rd [3];
  assign \soc.cpu.cpuregs_waddr [2] = \soc.cpu.latched_rd [2];
  assign \soc.cpu.cpuregs_waddr [1] = \soc.cpu.latched_rd [1];
  assign \soc.cpu.cpuregs_waddr [0] = \soc.cpu.latched_rd [0];
  assign \soc.cpu.dbg_mem_addr [31] = \soc.mem_addr [31];
  assign \soc.cpu.dbg_mem_addr [30] = \soc.mem_addr [30];
  assign \soc.cpu.dbg_mem_addr [29] = \soc.mem_addr [29];
  assign \soc.cpu.dbg_mem_addr [28] = \soc.mem_addr [28];
  assign \soc.cpu.dbg_mem_addr [27] = \soc.mem_addr [27];
  assign \soc.cpu.dbg_mem_addr [26] = \soc.mem_addr [26];
  assign \soc.cpu.dbg_mem_addr [25] = \soc.mem_addr [25];
  assign \soc.cpu.dbg_mem_addr [24] = \soc.mem_addr [24];
  assign \soc.cpu.dbg_mem_addr [23] = \soc.spimemio.addr [23];
  assign \soc.cpu.dbg_mem_addr [22] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0];
  assign \soc.cpu.dbg_mem_addr [21] = \soc.spimemio.addr [21];
  assign \soc.cpu.dbg_mem_addr [20] = \soc.spimemio.addr [20];
  assign \soc.cpu.dbg_mem_addr [19] = \soc.spimemio.addr [19];
  assign \soc.cpu.dbg_mem_addr [18] = \soc.spimemio.addr [18];
  assign \soc.cpu.dbg_mem_addr [17] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0];
  assign \soc.cpu.dbg_mem_addr [16] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.dbg_mem_addr [15] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.cpu.dbg_mem_addr [14] = \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0];
  assign \soc.cpu.dbg_mem_addr [13] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign \soc.cpu.dbg_mem_addr [12] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1];
  assign \soc.cpu.dbg_mem_addr [11] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign \soc.cpu.dbg_mem_addr [10] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0];
  assign \soc.cpu.dbg_mem_addr [9] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.dbg_mem_addr [8] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0];
  assign \soc.cpu.dbg_mem_addr [7] = \soc.spimemio.addr [7];
  assign \soc.cpu.dbg_mem_addr [6] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.dbg_mem_addr [5] = \soc.spimemio.addr [5];
  assign \soc.cpu.dbg_mem_addr [4] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.dbg_mem_addr [3] = \soc.spimemio.addr [3];
  assign \soc.cpu.dbg_mem_addr [2] = \soc.spimemio.addr [2];
  assign \soc.cpu.dbg_mem_addr [1] = 1'h0;
  assign \soc.cpu.dbg_mem_addr [0] = 1'h0;
  assign \soc.cpu.dbg_mem_rdata [31] = \soc.mem_rdata [31];
  assign \soc.cpu.dbg_mem_rdata [30] = \soc.mem_rdata [30];
  assign \soc.cpu.dbg_mem_rdata [29] = \soc.mem_rdata [29];
  assign \soc.cpu.dbg_mem_rdata [28] = \soc.mem_rdata [28];
  assign \soc.cpu.dbg_mem_rdata [27] = \soc.mem_rdata [27];
  assign \soc.cpu.dbg_mem_rdata [26] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1];
  assign \soc.cpu.dbg_mem_rdata [25] = \soc.mem_rdata [25];
  assign \soc.cpu.dbg_mem_rdata [24] = \soc.mem_rdata [24];
  assign \soc.cpu.dbg_mem_rdata [23] = \soc.mem_rdata [23];
  assign \soc.cpu.dbg_mem_rdata [22] = \soc.mem_rdata [22];
  assign \soc.cpu.dbg_mem_rdata [21] = \soc.mem_rdata [21];
  assign \soc.cpu.dbg_mem_rdata [20] = \soc.mem_rdata [20];
  assign \soc.cpu.dbg_mem_rdata [19] = \soc.mem_rdata [19];
  assign \soc.cpu.dbg_mem_rdata [18] = \soc.mem_rdata [18];
  assign \soc.cpu.dbg_mem_rdata [17] = \soc.mem_rdata [17];
  assign \soc.cpu.dbg_mem_rdata [16] = \soc.mem_rdata [16];
  assign \soc.cpu.dbg_mem_rdata [15] = \soc.mem_rdata [15];
  assign \soc.cpu.dbg_mem_rdata [14] = \soc.mem_rdata [14];
  assign \soc.cpu.dbg_mem_rdata [13] = \soc.mem_rdata [13];
  assign \soc.cpu.dbg_mem_rdata [12] = \soc.mem_rdata [12];
  assign \soc.cpu.dbg_mem_rdata [11] = \soc.mem_rdata [11];
  assign \soc.cpu.dbg_mem_rdata [10] = \soc.mem_rdata [10];
  assign \soc.cpu.dbg_mem_rdata [9] = \soc.mem_rdata [9];
  assign \soc.cpu.dbg_mem_rdata [8] = \soc.mem_rdata [8];
  assign \soc.cpu.dbg_mem_rdata [7] = \soc.mem_rdata [7];
  assign \soc.cpu.dbg_mem_rdata [6] = \soc.mem_rdata [6];
  assign \soc.cpu.dbg_mem_rdata [5] = \soc.mem_rdata [5];
  assign \soc.cpu.dbg_mem_rdata [4] = \soc.mem_rdata [4];
  assign \soc.cpu.dbg_mem_rdata [3] = \soc.mem_rdata [3];
  assign \soc.cpu.dbg_mem_rdata [2] = \soc.mem_rdata [2];
  assign \soc.cpu.dbg_mem_rdata [1] = \soc.mem_rdata [1];
  assign \soc.cpu.dbg_mem_rdata [0] = \soc.mem_rdata [0];
  assign \soc.cpu.dbg_mem_valid  = \soc.memory.cs_1_SB_LUT4_I3_1_O [3];
  assign \soc.cpu.dbg_mem_wdata [31] = \soc.spimemio.cfgreg_di [31];
  assign \soc.cpu.dbg_mem_wdata [30] = \soc.spimemio.cfgreg_di [30];
  assign \soc.cpu.dbg_mem_wdata [29] = \soc.spimemio.cfgreg_di [29];
  assign \soc.cpu.dbg_mem_wdata [28] = \soc.spimemio.cfgreg_di [28];
  assign \soc.cpu.dbg_mem_wdata [27] = \soc.spimemio.cfgreg_di [27];
  assign \soc.cpu.dbg_mem_wdata [26] = \soc.spimemio.cfgreg_di [26];
  assign \soc.cpu.dbg_mem_wdata [25] = \soc.spimemio.cfgreg_di [25];
  assign \soc.cpu.dbg_mem_wdata [24] = \soc.spimemio.cfgreg_di [24];
  assign \soc.cpu.dbg_mem_wdata [23] = \soc.spimemio.cfgreg_di [23];
  assign \soc.cpu.dbg_mem_wdata [22] = \soc.spimemio.cfgreg_di [22];
  assign \soc.cpu.dbg_mem_wdata [21] = \soc.spimemio.cfgreg_di [21];
  assign \soc.cpu.dbg_mem_wdata [20] = \soc.spimemio.cfgreg_di [20];
  assign \soc.cpu.dbg_mem_wdata [19] = \soc.spimemio.cfgreg_di [19];
  assign \soc.cpu.dbg_mem_wdata [18] = \soc.spimemio.cfgreg_di [18];
  assign \soc.cpu.dbg_mem_wdata [17] = \soc.spimemio.cfgreg_di [17];
  assign \soc.cpu.dbg_mem_wdata [16] = \soc.spimemio.cfgreg_di [16];
  assign \soc.cpu.dbg_mem_wdata [15] = \soc.spimemio.cfgreg_di [15];
  assign \soc.cpu.dbg_mem_wdata [14] = \soc.spimemio.cfgreg_di [14];
  assign \soc.cpu.dbg_mem_wdata [13] = \soc.spimemio.cfgreg_di [13];
  assign \soc.cpu.dbg_mem_wdata [12] = \soc.spimemio.cfgreg_di [12];
  assign \soc.cpu.dbg_mem_wdata [11] = \soc.spimemio.cfgreg_di [11];
  assign \soc.cpu.dbg_mem_wdata [10] = \soc.spimemio.cfgreg_di [10];
  assign \soc.cpu.dbg_mem_wdata [9] = \soc.spimemio.cfgreg_di [9];
  assign \soc.cpu.dbg_mem_wdata [8] = \soc.spimemio.cfgreg_di [8];
  assign \soc.cpu.dbg_mem_wdata [7] = \soc.spimemio.cfgreg_di [7];
  assign \soc.cpu.dbg_mem_wdata [6] = \soc.spimemio.cfgreg_di [6];
  assign \soc.cpu.dbg_mem_wdata [5] = \soc.spimemio.cfgreg_di [5];
  assign \soc.cpu.dbg_mem_wdata [4] = \soc.spimemio.cfgreg_di [4];
  assign \soc.cpu.dbg_mem_wdata [3] = \soc.spimemio.cfgreg_di [3];
  assign \soc.cpu.dbg_mem_wdata [2] = \soc.spimemio.cfgreg_di [2];
  assign \soc.cpu.dbg_mem_wdata [1] = \soc.spimemio.cfgreg_di [1];
  assign \soc.cpu.dbg_mem_wdata [0] = \soc.spimemio.cfgreg_di [0];
  assign \soc.cpu.dbg_mem_wstrb [3] = \soc.mem_wstrb [3];
  assign \soc.cpu.dbg_mem_wstrb [2] = \soc.mem_wstrb [2];
  assign \soc.cpu.dbg_mem_wstrb [1] = \soc.mem_wstrb [1];
  assign \soc.cpu.dbg_mem_wstrb [0] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2];
  assign \soc.cpu.decoded_imm [2] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D [0] = \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2 [2] = \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2 [1] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2 [0] = \soc.cpu.resetn_SB_LUT4_I3_1_O [3];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [2] = \soc.cpu.mem_rdata_q [31];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [1] = \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [0] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3 [1] = \soc.cpu.decoded_imm_j [19];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3 [0] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3 [2] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3 [1] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3 [0] = \soc.cpu.decoded_imm_j [18];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3 [2] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3 [1] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3 [0] = \soc.cpu.decoded_imm_j [17];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3 [2] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3 [1] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3 [0] = \soc.cpu.decoded_imm_j [16];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3 [2] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3 [1] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3 [0] = \soc.cpu.decoded_imm_j [15];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3 [2] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3 [1] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3 [0] = \soc.cpu.decoded_imm_j [14];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3 [2] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3 [1] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3 [0] = \soc.cpu.decoded_imm_j [13];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3 [2] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3 [1] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3 [0] = \soc.cpu.decoded_imm_j [12];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3 [1] = \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3 [0] = \soc.cpu.mem_rdata_q [23];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O [1] = \soc.cpu.decoded_imm_j [3];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O [0] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3 [1] = \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_I3 [0] = \soc.cpu.mem_rdata_q [22];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O [1] = \soc.cpu.decoded_imm_j [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O [0] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3 [0] = \soc.cpu.mem_rdata_q [21];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O [1] = \soc.cpu.decoded_imm_j [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O [0] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [2] = \soc.cpu.mem_rdata_q [11];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2];
  assign \soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [0] = \soc.cpu.resetn_SB_LUT4_I3_1_O [3];
  assign \soc.cpu.decoded_imm_j [31] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [30] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [29] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [28] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [27] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [26] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [25] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [24] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [23] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [22] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [21] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [20] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j [0] = 1'h0;
  assign \soc.cpu.decoded_imm_j_SB_CARRY_I1_CO [0] = 1'h0;
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1] = \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1] = \soc.mem_rdata [23];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q [23];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 [0] = \soc.cpu.mem_rdata_q [7];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O [2] = \soc.cpu.mem_16bit_buffer [7];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O [2] = \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [2] = \soc.cpu.mem_16bit_buffer [9];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = \soc.cpu.reg_op1 [7];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [2] = \soc.iomem_rdata [7];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0] = \soc.ram_rdata [7];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1] = \soc.simpleuart_reg_div_do [7];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [1] = \soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [0] = \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_I3 [1] = \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O [3] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2] = \soc.cpu.decoded_rs1 [4];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [2] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [1] = \soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [0] = \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 [2] = \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_I0 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q [18];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0] = \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O [1] = \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [1] = \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_I2_I3 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_I2_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_1_O_SB_LUT4_I2_I3 [0] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0] = \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0 [2];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [2];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [2] = \soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [0];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3 [0] = \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0 [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [2] = \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3 [0] = \soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [0];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [2] = \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_latched [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0 [1] = \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1] = \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1] = \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [0];
  assign \soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.decoded_rs [4] = 1'hx;
  assign \soc.cpu.decoded_rs [3] = 1'hx;
  assign \soc.cpu.decoded_rs [2] = 1'hx;
  assign \soc.cpu.decoded_rs [1] = 1'hx;
  assign \soc.cpu.decoded_rs [0] = 1'hx;
  assign \soc.cpu.decoded_rs1 [3] = \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [0];
  assign \soc.cpu.decoded_rs1 [2] = \soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [0];
  assign \soc.cpu.decoded_rs1 [1] = \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.decoded_rs1 [0] = \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [1];
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D [2] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [2] = \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [1];
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I0 [1] = \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_2_D [2] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [3] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1];
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [3] = \soc.cpu.latched_rd [0];
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D [2] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2];
  assign \soc.cpu.decoded_rs2 [4] = \soc.cpu.decoded_rs2_SB_DFFE_Q_D [0];
  assign \soc.cpu.decoded_rs2 [3] = \soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [0];
  assign \soc.cpu.decoded_rs2 [2] = \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [0];
  assign \soc.cpu.decoded_rs2 [1] = \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [0];
  assign \soc.cpu.decoded_rs2 [0] = \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [0];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_1_D [2] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D [2] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1 [0] = \soc.cpu.mem_rdata_q [22];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 [2] = \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [2] = \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D [2] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [3] = \soc.cpu.latched_rd [2];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_I2_O [1] = \soc.cpu.latched_rd [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1 [0] = \soc.cpu.mem_rdata_q [21];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D [2] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_I2_O [1] = \soc.cpu.latched_rd [0];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D [2] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O [1] = \soc.cpu.latched_rd [4];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0 [1] = \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q [24];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 [1] = \soc.mem_rdata [24];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q [24];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D [0] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O [1] = \soc.spimemio.resetn ;
  assign \soc.cpu.decoder_trigger  = \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [1];
  assign \soc.cpu.decoder_trigger_SB_LUT4_I2_O [3] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [8];
  assign \soc.cpu.decoder_trigger_SB_LUT4_I2_O [2] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.decoder_trigger_SB_LUT4_I2_O [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I1_O [1] = \soc.cpu.instr_waitirq_SB_LUT4_I0_I1 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [1] = \soc.cpu.irq_pending [3];
  assign \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [0] = \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [1] = \soc.cpu.irq_pending [11];
  assign \soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] = \soc.cpu.irq_pending [8];
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O [3] = \soc.cpu.instr_sll_SB_LUT4_I0_I2 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [2] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_I3 [1] = \soc.cpu.instr_sll_SB_LUT4_I0_I2 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3];
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1] = \soc.cpu.mem_do_prefetch ;
  assign \soc.cpu.do_waitirq_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_addi_SB_LUT4_I1_O [2] = \soc.cpu.instr_beq ;
  assign \soc.cpu.instr_addi_SB_LUT4_I1_O [1] = \soc.cpu.instr_lb ;
  assign \soc.cpu.instr_addi_SB_LUT4_I1_O [0] = \soc.cpu.instr_sw_SB_LUT4_I0_I2 [0];
  assign \soc.cpu.instr_auipc  = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.instr_bge  = \soc.cpu.instr_bgeu_SB_LUT4_I1_O [0];
  assign \soc.cpu.instr_bgeu  = \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O [1];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O [1] = \soc.cpu.is_slti_blt_slt ;
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [30] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [31];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [29] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [30];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [28] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [29];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [27] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [28];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [26] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [27];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [25] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [26];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [24] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [25];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [23] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [24];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [22] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [23];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [21] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [22];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [20] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [21];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [19] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [20];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [18] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [19];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [17] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [18];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [16] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [17];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [15] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [16];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [14] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [15];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [13] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [14];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [12] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [13];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [11] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [12];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [10] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [11];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [9] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [10];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [8] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [9];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [7] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [8];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [6] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [7];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [5] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [6];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [4] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [5];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [3] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [4];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [2] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [1] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [2];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1 [0] = \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [1];
  assign \soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2 [0] = 1'h1;
  assign \soc.cpu.instr_blt  = \soc.cpu.instr_or_SB_LUT4_I3_O [1];
  assign \soc.cpu.instr_bltu  = \soc.cpu.instr_or_SB_LUT4_I3_O [2];
  assign \soc.cpu.instr_getq  = 1'h0;
  assign \soc.cpu.instr_jal  = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O [1];
  assign \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [1] = \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O [0] = \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [2];
  assign \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2];
  assign \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2 [1] = \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2 [0] = \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_jalr  = \soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0 [2] = \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [3];
  assign \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1];
  assign \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0 [0] = \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1];
  assign \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_I3 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [2] = \soc.cpu.is_alu_reg_reg ;
  assign \soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2 [0] = \soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.instr_lbu_SB_LUT4_I2_O [1] = \soc.cpu.instr_lhu_SB_LUT4_I2_O [1];
  assign \soc.cpu.instr_lbu_SB_LUT4_I2_O [0] = \soc.cpu.instr_sb ;
  assign \soc.cpu.instr_lh  = \soc.cpu.instr_sw_SB_LUT4_I0_I2 [0];
  assign \soc.cpu.instr_lhu  = \soc.cpu.instr_sw_SB_LUT4_I0_I2 [1];
  assign \soc.cpu.instr_lhu_SB_LUT4_I0_O [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0];
  assign \soc.cpu.instr_lhu_SB_LUT4_I0_O [1] = \soc.cpu.instr_or_SB_LUT4_I3_O [0];
  assign \soc.cpu.instr_lhu_SB_LUT4_I2_O [0] = \soc.cpu.instr_sh ;
  assign \soc.cpu.instr_lhu_SB_LUT4_I2_O_SB_LUT4_O_I0 [2] = \soc.spimemio.resetn ;
  assign \soc.cpu.instr_lhu_SB_LUT4_I2_O_SB_LUT4_O_I0 [1] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_lhu_SB_LUT4_I2_O_SB_LUT4_O_I0 [0] = \soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [0];
  assign \soc.cpu.instr_lui  = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.instr_lw  = \soc.cpu.instr_or_SB_LUT4_I3_O [0];
  assign \soc.cpu.instr_lw_SB_LUT4_I2_O [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.instr_maskirq  = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3];
  assign \soc.cpu.instr_or_SB_LUT4_I2_O [3] = \soc.cpu.reg_op2 [30];
  assign \soc.cpu.instr_or_SB_LUT4_I2_O [2] = \soc.cpu.reg_op1 [30];
  assign \soc.cpu.instr_rdcycle  = \soc.cpu.instr_rdcycle_SB_LUT4_I2_I3 [0];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2 [1] = \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [1];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q [21];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q [20];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 [2] = \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [1];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [3] = \soc.cpu.mem_rdata_q [13];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [1] = \soc.cpu.mem_rdata_q [12];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [0] = \soc.cpu.mem_rdata_q [14];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q [28];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q [25];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3] = \soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2] = \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [1] = \soc.cpu.mem_rdata_q [29];
  assign \soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [0] = \soc.cpu.mem_rdata_q [31];
  assign \soc.cpu.instr_rdcycle_SB_LUT4_I2_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_rdcycleh  = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_rdinstr  = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.instr_rdinstrh  = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_retirq  = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.instr_retirq_SB_LUT4_I2_O [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.instr_retirq_SB_LUT4_I2_O [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.instr_sb_SB_LUT4_I1_O [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.instr_sb_SB_LUT4_I1_O [0] = \soc.cpu.instr_sw_SB_LUT4_I0_O [1];
  assign \soc.cpu.instr_setq  = 1'h0;
  assign \soc.cpu.instr_sh_SB_LUT4_I1_O [1] = \soc.cpu.mem_wordsize [2];
  assign \soc.cpu.instr_sh_SB_LUT4_I1_O [0] = \soc.cpu.instr_sw_SB_LUT4_I0_O [1];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_I2 [2] = \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [2];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_I2 [1] = \soc.cpu.resetn_SB_LUT4_I3_1_O [1];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O [3] = \soc.spimemio.resetn ;
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O [0] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [3];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [1] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [3];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O [0] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [1];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [3];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] = \soc.cpu.irq_pending [1];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [31] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [27] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [20] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [10] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [9] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [8] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3 [1];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [3] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = 1'h0;
  assign \soc.cpu.instr_slt_SB_LUT4_I2_O [0] = \soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_sra  = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [1];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O [3] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O [1] = \soc.cpu.reg_op1 [25];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O [0] = \soc.cpu.instr_srl_SB_LUT4_I1_O [0];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [29];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [28];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [19];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [18];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [17];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [16];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [15];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [14];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [13];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [12];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [11];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [10];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [9];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [8];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [7];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [6];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [5];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [4];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [3] = \soc.cpu.instr_srl_SB_LUT4_I1_O [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op1 [7];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0] = \soc.cpu.instr_srl_SB_LUT4_I1_O [0];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [27];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [26];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [25];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [24];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [23];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [22];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [21];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [20];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [31];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [3] = \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [2] = \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [30];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [0] = 1'h0;
  assign \soc.cpu.instr_srai  = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [3];
  assign \soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1 [2] = \soc.cpu.is_alu_reg_reg ;
  assign \soc.cpu.instr_srl  = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [2];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O [3] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O [1] = \soc.cpu.reg_op1 [6];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2 [2] = \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 [4];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 [3] = \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [4];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 [2] = \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [3];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 [1] = \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [2];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3 [0] = \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [1] = \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI [0] = 1'h1;
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0 [0];
  assign \soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1 [0] = \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.instr_srl_SB_LUT4_I2_O [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [0];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1 [2] = \soc.cpu.mem_rdata_q [12];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1 [1] = \soc.cpu.mem_rdata_q [13];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1 [0] = \soc.cpu.mem_rdata_q [14];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [3] = \soc.cpu.mem_rdata_q [13];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [2] = \soc.cpu.mem_rdata_q [12];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O [1] = \soc.cpu.mem_rdata_q [14];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1] = \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [0];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_I1 [3] = \soc.cpu.mem_rdata_q [3];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0];
  assign \soc.cpu.instr_srli_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O [0] = \soc.cpu.mem_rdata_q [27];
  assign \soc.cpu.instr_sub  = \soc.cpu.is_compare_SB_LUT4_I0_O [2];
  assign \soc.cpu.instr_sw_SB_LUT4_I0_O [0] = \soc.cpu.mem_wordsize [0];
  assign \soc.cpu.instr_timer  = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.instr_timer_SB_LUT4_I3_O [1] = \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1 [5];
  assign \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [1] = \soc.cpu.timer [3];
  assign \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [0] = \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [1] = \soc.cpu.timer [11];
  assign \soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] = \soc.cpu.timer [8];
  assign \soc.cpu.instr_waitirq  = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0];
  assign \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1 [2] = \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1 [1] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [0];
  assign \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O [0];
  assign \soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.instr_waitirq_SB_LUT4_I0_I1 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [2];
  assign \soc.cpu.instr_waitirq_SB_LUT4_I0_I1 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.instr_waitirq_SB_LUT4_I0_O [3] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0];
  assign \soc.cpu.instr_waitirq_SB_LUT4_I1_O [1] = \soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O [0];
  assign \soc.cpu.instr_waitirq_SB_LUT4_I1_O [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.instr_xor_SB_LUT4_I2_O [2] = \soc.cpu.reg_op2 [29];
  assign \soc.cpu.instr_xor_SB_LUT4_I2_O [1] = \soc.cpu.reg_op1 [29];
  assign \soc.cpu.irq [31] = 1'h0;
  assign \soc.cpu.irq [30] = 1'h0;
  assign \soc.cpu.irq [29] = 1'h0;
  assign \soc.cpu.irq [28] = 1'h0;
  assign \soc.cpu.irq [27] = 1'h0;
  assign \soc.cpu.irq [26] = 1'h0;
  assign \soc.cpu.irq [25] = 1'h0;
  assign \soc.cpu.irq [24] = 1'h0;
  assign \soc.cpu.irq [23] = 1'h0;
  assign \soc.cpu.irq [22] = 1'h0;
  assign \soc.cpu.irq [21] = 1'h0;
  assign \soc.cpu.irq [20] = 1'h0;
  assign \soc.cpu.irq [19] = 1'h0;
  assign \soc.cpu.irq [18] = 1'h0;
  assign \soc.cpu.irq [17] = 1'h0;
  assign \soc.cpu.irq [16] = 1'h0;
  assign \soc.cpu.irq [15] = 1'h0;
  assign \soc.cpu.irq [14] = 1'h0;
  assign \soc.cpu.irq [13] = 1'h0;
  assign \soc.cpu.irq [12] = 1'h0;
  assign \soc.cpu.irq [11] = 1'h0;
  assign \soc.cpu.irq [10] = 1'h0;
  assign \soc.cpu.irq [9] = 1'h0;
  assign \soc.cpu.irq [8] = 1'h0;
  assign \soc.cpu.irq [7] = 1'h0;
  assign \soc.cpu.irq [6] = 1'h0;
  assign \soc.cpu.irq [5] = 1'h0;
  assign \soc.cpu.irq [4] = 1'h0;
  assign \soc.cpu.irq [3] = 1'h0;
  assign \soc.cpu.irq [2] = 1'h0;
  assign \soc.cpu.irq [1] = 1'h0;
  assign \soc.cpu.irq [0] = 1'h0;
  assign \soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1] = \soc.spimemio.resetn ;
  assign \soc.cpu.irq_active_SB_LUT4_I2_O [3] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.irq_active_SB_LUT4_I2_O [1] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1];
  assign \soc.cpu.irq_active_SB_LUT4_I2_O [0] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_delay_SB_LUT4_I2_O [2] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D [1];
  assign \soc.cpu.irq_mask [25] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_mask [21] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_mask [12] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.cpu.irq_mask [11] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.cpu.irq_mask [2] = \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.irq_pending [28] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [26] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [25] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [24] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [0];
  assign \soc.cpu.irq_pending [23] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [22] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [21] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [19] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1];
  assign \soc.cpu.irq_pending [18] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [1];
  assign \soc.cpu.irq_pending [14] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [13] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [12] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0];
  assign \soc.cpu.irq_pending [6] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.irq_pending [4] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.irq_pending [0] = \soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [0];
  assign \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3 [0] = \soc.cpu.reg_op2_SB_DFFE_Q_E [1];
  assign \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [3] = \soc.spimemio.resetn ;
  assign \soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3] = \soc.spimemio.resetn ;
  assign \soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.irq_state [1] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [3];
  assign \soc.cpu.irq_state [0] = \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.irq_state_SB_DFFESR_Q_1_D [0] = \soc.cpu.latched_store_SB_LUT4_I3_O [3];
  assign \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O [1] = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [3];
  assign \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O [0] = \soc.cpu.latched_compr_SB_LUT4_I1_O [22];
  assign \soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O_I2 [1] = \soc.cpu.reg_next_pc [23];
  assign \soc.cpu.is_alu_reg_imm  = \soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2 [1];
  assign \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2];
  assign \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [2];
  assign \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu  = \soc.cpu.resetn_SB_LUT4_I3_1_O [3];
  assign \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O [3] = \soc.cpu.mem_do_prefetch ;
  assign \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O [2] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O [1] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O [0] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2];
  assign \soc.cpu.is_lb_lh_lw_lbu_lhu  = \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2 [0] = \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D [0] = \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3 [0];
  assign \soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I3_O [2] = \soc.cpu.mem_rdata_q [28];
  assign \soc.cpu.is_sb_sh_sw  = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [2];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [0];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [1] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [0];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [0];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [1];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3 [0];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [1];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1];
  assign \soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.is_sll_srl_sra  = \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [2];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O [3] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O [0] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [1] = \soc.spimemio.resetn ;
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1] = \soc.cpu.resetn_SB_LUT4_I3_1_O [3];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3 [0] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O [2] = \soc.cpu.reg_op2_SB_DFFE_Q_E [1];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \soc.cpu.resetn_SB_LUT4_I3_1_O [2];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [3] = \soc.cpu.reg_op2_SB_DFFE_Q_29_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1_SB_LUT4_O_I2 [1] = \soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O [0];
  assign \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O [3] = \soc.cpu.mem_do_rinst_SB_LUT4_I3_O ;
  assign \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O [2] = \soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [1];
  assign \soc.cpu.is_slti_blt_slt_SB_LUT4_I1_1_O [0] = \soc.cpu.resetn_SB_LUT4_I3_1_O [0];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [30] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [31];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [29] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [30];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [28] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [29];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [27] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [28];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [26] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [27];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [25] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [26];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [24] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [25];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [23] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [24];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [22] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [23];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [21] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [22];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [20] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [21];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [19] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [20];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [18] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [19];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [17] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [18];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [16] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [17];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [15] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [16];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [14] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [15];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [13] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [14];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [12] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [13];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [11] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [12];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [10] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [11];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [9] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [10];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [8] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [9];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [7] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [8];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [6] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [7];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [5] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [6];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [4] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [5];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [3] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [4];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [2] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [3];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [1] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [2];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3 [0] = \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [1];
  assign \soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_CI [0] = 1'h1;
  assign \soc.cpu.last_mem_valid_SB_DFFSR_Q_D [1] = \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O [0];
  assign \soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O [1] = \soc.mem_wstrb [3];
  assign \soc.cpu.last_mem_valid_SB_LUT4_I3_I2 [2] = \soc.cpu.prefetched_high_word ;
  assign \soc.cpu.last_mem_valid_SB_LUT4_I3_I2 [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.latched_branch  = \soc.cpu.latched_branch_SB_LUT4_I2_I1 [2];
  assign \soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [2] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3 [0] = \soc.cpu.resetn_SB_LUT4_I3_1_O [3];
  assign \soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3 [0] = \soc.spimemio.resetn ;
  assign \soc.cpu.latched_branch_SB_LUT4_I2_I1 [0] = \soc.cpu.latched_rd [4];
  assign \soc.cpu.latched_compr  = \soc.cpu.latched_compr_SB_LUT4_I3_O [0];
  assign \soc.cpu.latched_compr_SB_CARRY_I0_CO [0] = 1'h0;
  assign \soc.cpu.latched_is_lb_SB_LUT4_I3_O [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lb_SB_LUT4_I3_O [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2];
  assign \soc.cpu.latched_is_lb_SB_LUT4_I3_O [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1];
  assign \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1 [2] = \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1 [1] = \soc.cpu.reg_op1 [0];
  assign \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1 [0] = \soc.cpu.reg_op1 [1];
  assign \soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3 [2] = \soc.mem_rdata [24];
  assign \soc.cpu.latched_is_lh  = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2 [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O [0] = \soc.cpu.reg_op1 [15];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.timer [22];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2 [1] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3 [0] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_I3 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_14_I1_SB_LUT4_O_I3 [0] = \soc.cpu.reg_op1 [17];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2 [0] = \soc.cpu.reg_op1 [16];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.timer [16];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2 [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q [14];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2] = \soc.cpu.mem_16bit_buffer [14];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [14];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2 [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2 [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q [12];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O [2] = \soc.cpu.mem_16bit_buffer [12];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [1] = \soc.mem_rdata [27];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q [27];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [12];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0 [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0 [2] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q [11];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2 [0] = \soc.cpu.reg_op1 [11];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0] = \soc.cpu.reg_op1 [29];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2 [1] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3 [0] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3 [1] = \soc.mem_rdata [20];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.timer [4];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2 [1] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0] = \soc.cpu.mem_rdata_q [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2] = \soc.cpu.mem_16bit_buffer [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.mem_rdata_q [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O [1] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [1] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2 [1] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2 [1] = \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.timer [27];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.timer [26];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_8_I1_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2 [1] = \soc.cpu.reg_op2_SB_DFFE_Q_E [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1] = \soc.cpu.timer [23];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0] = \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0] = \soc.cpu.reg_op1 [30];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0 [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0 [2] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q [15];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2] = \soc.cpu.mem_16bit_buffer [15];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [15];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_O [3] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [1];
  assign \soc.cpu.latched_is_lh_SB_LUT4_I1_O [0] = \soc.mem_rdata [25];
  assign \soc.cpu.latched_rd_SB_DFFESS_Q_E_SB_LUT4_O_I3 [3] = \soc.spimemio.resetn ;
  assign \soc.cpu.latched_stalu  = \soc.cpu.latched_store_SB_LUT4_I3_O [2];
  assign \soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O [1] = \soc.cpu.reg_next_pc [9];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3 [1] = \soc.cpu.reg_next_pc [21];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3 [1] = \soc.cpu.reg_next_pc [20];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3 [1] = \soc.cpu.reg_next_pc [19];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3 [1] = \soc.cpu.reg_next_pc [18];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3 [1] = \soc.cpu.reg_next_pc [17];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3 [1] = \soc.cpu.reg_next_pc [16];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3 [1] = \soc.cpu.reg_next_pc [15];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3 [1] = \soc.cpu.reg_next_pc [14];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3 [1] = \soc.cpu.reg_next_pc [13];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3 [1] = \soc.cpu.reg_next_pc [12];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3 [1] = \soc.cpu.reg_next_pc [30];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3 [1] = \soc.cpu.reg_next_pc [11];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3 [1] = \soc.cpu.reg_next_pc [10];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3 [1] = \soc.cpu.reg_next_pc [8];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3 [1] = \soc.cpu.reg_next_pc [7];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3 [1] = \soc.cpu.reg_next_pc [6];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3 [1] = \soc.cpu.reg_next_pc [5];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3 [1] = \soc.cpu.reg_next_pc [4];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3 [1] = \soc.cpu.reg_next_pc [3];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3 [1] = \soc.cpu.reg_next_pc [2];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3 [1] = \soc.cpu.reg_next_pc [29];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3 [1] = \soc.cpu.reg_next_pc [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3 [1] = \soc.cpu.reg_next_pc [28];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3 [1] = \soc.cpu.reg_next_pc [27];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3 [1] = \soc.cpu.reg_next_pc [26];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3 [1] = \soc.cpu.reg_next_pc [25];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3 [1] = \soc.cpu.reg_next_pc [24];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3 [1] = \soc.cpu.reg_next_pc [23];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3 [1] = \soc.cpu.reg_next_pc [22];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_9_I3 [0] = \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3 [1] = \soc.cpu.reg_next_pc [31];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [30] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [29] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [28] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [27] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [26] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [25] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [24] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [23] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [22] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [21] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [20] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [19] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [18] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [17] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [16] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [15] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [14] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [13] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [12] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [11] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [10] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [9] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [7] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [6] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [5] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [4] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.latched_store_SB_LUT4_I3_1_O [1] = \soc.cpu.reg_out [1];
  assign \soc.cpu.latched_store_SB_LUT4_I3_1_O [0] = \soc.cpu.reg_next_pc [1];
  assign \soc.cpu.latched_store_SB_LUT4_I3_O [1] = \soc.cpu.reg_out [27];
  assign \soc.cpu.mem_16bit_buffer [11] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [2];
  assign \soc.cpu.mem_16bit_buffer [10] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O [2];
  assign \soc.cpu.mem_16bit_buffer [2] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [2];
  assign \soc.cpu.mem_16bit_buffer [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2];
  assign \soc.cpu.mem_16bit_buffer [0] = \soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 [2];
  assign \soc.cpu.mem_addr [31] = \soc.mem_addr [31];
  assign \soc.cpu.mem_addr [30] = \soc.mem_addr [30];
  assign \soc.cpu.mem_addr [29] = \soc.mem_addr [29];
  assign \soc.cpu.mem_addr [28] = \soc.mem_addr [28];
  assign \soc.cpu.mem_addr [27] = \soc.mem_addr [27];
  assign \soc.cpu.mem_addr [26] = \soc.mem_addr [26];
  assign \soc.cpu.mem_addr [25] = \soc.mem_addr [25];
  assign \soc.cpu.mem_addr [24] = \soc.mem_addr [24];
  assign \soc.cpu.mem_addr [23] = \soc.spimemio.addr [23];
  assign \soc.cpu.mem_addr [22] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0];
  assign \soc.cpu.mem_addr [21] = \soc.spimemio.addr [21];
  assign \soc.cpu.mem_addr [20] = \soc.spimemio.addr [20];
  assign \soc.cpu.mem_addr [19] = \soc.spimemio.addr [19];
  assign \soc.cpu.mem_addr [18] = \soc.spimemio.addr [18];
  assign \soc.cpu.mem_addr [17] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0];
  assign \soc.cpu.mem_addr [16] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_addr [15] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.cpu.mem_addr [14] = \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_addr [13] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign \soc.cpu.mem_addr [12] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1];
  assign \soc.cpu.mem_addr [11] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_addr [10] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0];
  assign \soc.cpu.mem_addr [9] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_addr [8] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_addr [7] = \soc.spimemio.addr [7];
  assign \soc.cpu.mem_addr [6] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_addr [5] = \soc.spimemio.addr [5];
  assign \soc.cpu.mem_addr [4] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_addr [3] = \soc.spimemio.addr [3];
  assign \soc.cpu.mem_addr [2] = \soc.spimemio.addr [2];
  assign \soc.cpu.mem_addr [1] = 1'h0;
  assign \soc.cpu.mem_addr [0] = 1'h0;
  assign \soc.cpu.mem_do_prefetch_SB_LUT4_I3_O [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.mem_do_prefetch_SB_LUT4_I3_O [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_do_rdata  = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0];
  assign \soc.cpu.mem_do_rinst  = \soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_do_wdata  = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_do_wdata_SB_DFFESS_Q_S [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3];
  assign \soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [2] = \soc.spimemio.resetn ;
  assign \soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_la_addr [1] = 1'h0;
  assign \soc.cpu.mem_la_addr [0] = 1'h0;
  assign \soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO [0] = 1'h0;
  assign \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O [1] = \soc.cpu.prefetched_high_word_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O [0] = \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [0];
  assign \soc.cpu.mem_la_read  = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3];
  assign \soc.cpu.mem_la_read_SB_LUT4_O_I2 [1] = \soc.spimemio.resetn ;
  assign \soc.cpu.mem_la_read_SB_LUT4_O_I2 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_la_secondword  = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.mem_la_wdata [7] = \soc.cpu.reg_op2 [7];
  assign \soc.cpu.mem_la_wdata [6] = \soc.cpu.reg_op2 [6];
  assign \soc.cpu.mem_la_wdata [5] = \soc.cpu.reg_op2 [5];
  assign \soc.cpu.mem_la_wdata [4] = \soc.cpu.reg_op2 [4];
  assign \soc.cpu.mem_la_wdata [3] = \soc.cpu.reg_op2 [3];
  assign \soc.cpu.mem_la_wdata [2] = \soc.cpu.reg_op2 [2];
  assign \soc.cpu.mem_la_wdata [1] = \soc.cpu.reg_op2 [1];
  assign \soc.cpu.mem_la_wdata [0] = \soc.cpu.reg_op2 [0];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3 [1] = \soc.cpu.reg_op2 [14];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3 [1] = \soc.cpu.reg_op2 [13];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3 [1] = \soc.cpu.reg_op2 [12];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3 [1] = \soc.cpu.reg_op2 [11];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3 [2] = \soc.cpu.reg_op2 [26];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3 [1] = \soc.cpu.mem_wordsize [2];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3 [1] = \soc.cpu.reg_op2 [9];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3 [1] = \soc.cpu.reg_op2 [8];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_I3 [1] = \soc.cpu.reg_op2 [15];
  assign \soc.cpu.mem_la_wdata_SB_LUT4_O_I3 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata [31] = \soc.mem_rdata [31];
  assign \soc.cpu.mem_rdata [30] = \soc.mem_rdata [30];
  assign \soc.cpu.mem_rdata [29] = \soc.mem_rdata [29];
  assign \soc.cpu.mem_rdata [28] = \soc.mem_rdata [28];
  assign \soc.cpu.mem_rdata [27] = \soc.mem_rdata [27];
  assign \soc.cpu.mem_rdata [26] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1];
  assign \soc.cpu.mem_rdata [25] = \soc.mem_rdata [25];
  assign \soc.cpu.mem_rdata [24] = \soc.mem_rdata [24];
  assign \soc.cpu.mem_rdata [23] = \soc.mem_rdata [23];
  assign \soc.cpu.mem_rdata [22] = \soc.mem_rdata [22];
  assign \soc.cpu.mem_rdata [21] = \soc.mem_rdata [21];
  assign \soc.cpu.mem_rdata [20] = \soc.mem_rdata [20];
  assign \soc.cpu.mem_rdata [19] = \soc.mem_rdata [19];
  assign \soc.cpu.mem_rdata [18] = \soc.mem_rdata [18];
  assign \soc.cpu.mem_rdata [17] = \soc.mem_rdata [17];
  assign \soc.cpu.mem_rdata [16] = \soc.mem_rdata [16];
  assign \soc.cpu.mem_rdata [15] = \soc.mem_rdata [15];
  assign \soc.cpu.mem_rdata [14] = \soc.mem_rdata [14];
  assign \soc.cpu.mem_rdata [13] = \soc.mem_rdata [13];
  assign \soc.cpu.mem_rdata [12] = \soc.mem_rdata [12];
  assign \soc.cpu.mem_rdata [11] = \soc.mem_rdata [11];
  assign \soc.cpu.mem_rdata [10] = \soc.mem_rdata [10];
  assign \soc.cpu.mem_rdata [9] = \soc.mem_rdata [9];
  assign \soc.cpu.mem_rdata [8] = \soc.mem_rdata [8];
  assign \soc.cpu.mem_rdata [7] = \soc.mem_rdata [7];
  assign \soc.cpu.mem_rdata [6] = \soc.mem_rdata [6];
  assign \soc.cpu.mem_rdata [5] = \soc.mem_rdata [5];
  assign \soc.cpu.mem_rdata [4] = \soc.mem_rdata [4];
  assign \soc.cpu.mem_rdata [3] = \soc.mem_rdata [3];
  assign \soc.cpu.mem_rdata [2] = \soc.mem_rdata [2];
  assign \soc.cpu.mem_rdata [1] = \soc.mem_rdata [1];
  assign \soc.cpu.mem_rdata [0] = \soc.mem_rdata [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_10_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_10_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I3 [0] = \soc.ram_rdata [22];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_11_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_11_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3 [0] = \soc.ram_rdata [19];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_12_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_12_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3 [0] = \soc.ram_rdata [20];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_13_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_13_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_1_I3 [0] = \soc.ram_rdata [21];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_14_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_14_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I3 [0] = \soc.ram_rdata [17];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_15_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_15_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3 [0] = \soc.ram_rdata [16];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_1_I2 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_1_I2 [0] = \soc.iomem_rdata [24];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0] = \soc.spimemio.rdata [24];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [1] = \soc.ram_rdata [24];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_2_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_2_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [27];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_3_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_3_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [26];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_4_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_4_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [29];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_5_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_5_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [25];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_6_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_6_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3 [0] = \soc.ram_rdata [31];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_7_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_7_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [30];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_8_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_8_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [28];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_9_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_9_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3 [0] = \soc.ram_rdata [18];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_I0 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1] = \soc.ram_rdata [23];
  assign \soc.cpu.mem_rdata_latched [12] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_latched [6] = \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_latched [5] = \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_latched [4] = \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_rdata_latched [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_latched [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2];
  assign \soc.cpu.mem_rdata_latched [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3];
  assign \soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I1 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I1_O_SB_LUT4_I1_O [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.mem_rdata_q [26] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0];
  assign \soc.cpu.mem_rdata_q [16] = \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_q [10] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_q [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_q [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O [3] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [3];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [3];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I3_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [3] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3 [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0 [3] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0 [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [3] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0 [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I0_SB_LUT4_I3_O [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I2 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_I2 [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O [0] = \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I2 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1 [3] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0 [2] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2 [2];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [3] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1 [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I1_O [0] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O [1];
  assign \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0 [1] = \soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1 [0];
  assign \soc.cpu.mem_state [1] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_state [0] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [2] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [1] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O [0] = \soc.cpu.prefetched_high_word_SB_LUT4_I3_O [0];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [1] = \soc.spimemio.resetn ;
  assign \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1] = \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 [2] = \soc.cpu.trap_SB_LUT4_I2_1_O [1];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3 [1] = \soc.cpu.trap_SB_LUT4_I2_1_O [0];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.spimemio.resetn ;
  assign \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [1];
  assign \soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.trap ;
  assign \soc.cpu.mem_valid  = \soc.memory.cs_1_SB_LUT4_I3_1_O [3];
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1 [3] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1 [2] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [3];
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3 [2] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3 [1] = \soc.cpu.trap_SB_LUT4_I2_1_O [1];
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3 [0] = \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [3] = \soc.spimemio.resetn ;
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [2] = \soc.cpu.trap ;
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 [0] = \soc.cpu.prefetched_high_word_SB_LUT4_I3_O [2];
  assign \soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [28] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [29];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [27] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [28];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [26] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [27];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [25] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [26];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [24] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [25];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [23] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [24];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [22] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [23];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [21] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [22];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [20] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [21];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [19] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [20];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [18] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [19];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [17] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [18];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [16] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [17];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [15] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [16];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [14] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [15];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [13] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [14];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [12] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [13];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [11] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [12];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [10] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [11];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [9] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [10];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [8] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [9];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [7] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [8];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [6] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [7];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [5] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [6];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [4] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [5];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [3] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [4];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [2] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [3];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [1] = \soc.memory.cs_0_SB_CARRY_I1_1_CO [2];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_I3 [0] = \soc.memory.cs_0_SB_CARRY_I1_CO [1];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O [1] = \soc.cpu.mem_valid_SB_LUT4_I3_1_O [2];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O [0] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [3];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [3] = \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [29];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1] = \soc.cpu.mem_valid_SB_LUT4_I3_1_O [2];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [1] = \soc.memory.cs_1_SB_LUT4_I3_1_O [1];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0] = \soc.memory.cs_1_SB_LUT4_I3_1_O [2];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [28] = \soc.memory.cs_0_SB_CARRY_I1_CO [29];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [27] = \soc.memory.cs_0_SB_CARRY_I1_CO [28];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [26] = \soc.memory.cs_0_SB_CARRY_I1_CO [27];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [25] = \soc.memory.cs_0_SB_CARRY_I1_CO [26];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [24] = \soc.memory.cs_0_SB_CARRY_I1_CO [25];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [23] = \soc.memory.cs_0_SB_CARRY_I1_CO [24];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [22] = \soc.memory.cs_0_SB_CARRY_I1_CO [23];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [21] = \soc.memory.cs_0_SB_CARRY_I1_CO [22];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [20] = \soc.memory.cs_0_SB_CARRY_I1_CO [21];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [19] = \soc.memory.cs_0_SB_CARRY_I1_CO [20];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [18] = \soc.memory.cs_0_SB_CARRY_I1_CO [19];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [17] = \soc.memory.cs_0_SB_CARRY_I1_CO [18];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [16] = \soc.memory.cs_0_SB_CARRY_I1_CO [17];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [15] = \soc.memory.cs_0_SB_CARRY_I1_CO [16];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [14] = \soc.memory.cs_0_SB_CARRY_I1_CO [15];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [13] = \soc.memory.cs_0_SB_CARRY_I1_CO [14];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [12] = \soc.memory.cs_0_SB_CARRY_I1_CO [13];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [11] = \soc.memory.cs_0_SB_CARRY_I1_CO [12];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [10] = \soc.memory.cs_0_SB_CARRY_I1_CO [11];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [9] = \soc.memory.cs_0_SB_CARRY_I1_CO [10];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [8] = \soc.memory.cs_0_SB_CARRY_I1_CO [9];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [7] = \soc.memory.cs_0_SB_CARRY_I1_CO [8];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [6] = \soc.memory.cs_0_SB_CARRY_I1_CO [7];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [5] = \soc.memory.cs_0_SB_CARRY_I1_CO [6];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [4] = \soc.memory.cs_0_SB_CARRY_I1_CO [5];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [3] = \soc.memory.cs_0_SB_CARRY_I1_CO [4];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [2] = \soc.memory.cs_0_SB_CARRY_I1_CO [3];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [1] = \soc.memory.cs_0_SB_CARRY_I1_CO [2];
  assign \soc.cpu.mem_valid_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [0] = \soc.memory.cs_0_SB_CARRY_I1_CO [1];
  assign \soc.cpu.mem_valid_SB_LUT4_I3_1_O [3] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [2];
  assign \soc.cpu.mem_valid_SB_LUT4_I3_1_O [1] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_valid_SB_LUT4_I3_1_O [0] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0];
  assign \soc.cpu.mem_wdata [31] = \soc.spimemio.cfgreg_di [31];
  assign \soc.cpu.mem_wdata [30] = \soc.spimemio.cfgreg_di [30];
  assign \soc.cpu.mem_wdata [29] = \soc.spimemio.cfgreg_di [29];
  assign \soc.cpu.mem_wdata [28] = \soc.spimemio.cfgreg_di [28];
  assign \soc.cpu.mem_wdata [27] = \soc.spimemio.cfgreg_di [27];
  assign \soc.cpu.mem_wdata [26] = \soc.spimemio.cfgreg_di [26];
  assign \soc.cpu.mem_wdata [25] = \soc.spimemio.cfgreg_di [25];
  assign \soc.cpu.mem_wdata [24] = \soc.spimemio.cfgreg_di [24];
  assign \soc.cpu.mem_wdata [23] = \soc.spimemio.cfgreg_di [23];
  assign \soc.cpu.mem_wdata [22] = \soc.spimemio.cfgreg_di [22];
  assign \soc.cpu.mem_wdata [21] = \soc.spimemio.cfgreg_di [21];
  assign \soc.cpu.mem_wdata [20] = \soc.spimemio.cfgreg_di [20];
  assign \soc.cpu.mem_wdata [19] = \soc.spimemio.cfgreg_di [19];
  assign \soc.cpu.mem_wdata [18] = \soc.spimemio.cfgreg_di [18];
  assign \soc.cpu.mem_wdata [17] = \soc.spimemio.cfgreg_di [17];
  assign \soc.cpu.mem_wdata [16] = \soc.spimemio.cfgreg_di [16];
  assign \soc.cpu.mem_wdata [15] = \soc.spimemio.cfgreg_di [15];
  assign \soc.cpu.mem_wdata [14] = \soc.spimemio.cfgreg_di [14];
  assign \soc.cpu.mem_wdata [13] = \soc.spimemio.cfgreg_di [13];
  assign \soc.cpu.mem_wdata [12] = \soc.spimemio.cfgreg_di [12];
  assign \soc.cpu.mem_wdata [11] = \soc.spimemio.cfgreg_di [11];
  assign \soc.cpu.mem_wdata [10] = \soc.spimemio.cfgreg_di [10];
  assign \soc.cpu.mem_wdata [9] = \soc.spimemio.cfgreg_di [9];
  assign \soc.cpu.mem_wdata [8] = \soc.spimemio.cfgreg_di [8];
  assign \soc.cpu.mem_wdata [7] = \soc.spimemio.cfgreg_di [7];
  assign \soc.cpu.mem_wdata [6] = \soc.spimemio.cfgreg_di [6];
  assign \soc.cpu.mem_wdata [5] = \soc.spimemio.cfgreg_di [5];
  assign \soc.cpu.mem_wdata [4] = \soc.spimemio.cfgreg_di [4];
  assign \soc.cpu.mem_wdata [3] = \soc.spimemio.cfgreg_di [3];
  assign \soc.cpu.mem_wdata [2] = \soc.spimemio.cfgreg_di [2];
  assign \soc.cpu.mem_wdata [1] = \soc.spimemio.cfgreg_di [1];
  assign \soc.cpu.mem_wdata [0] = \soc.spimemio.cfgreg_di [0];
  assign \soc.cpu.mem_wordsize [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.mem_wstrb [3] = \soc.mem_wstrb [3];
  assign \soc.cpu.mem_wstrb [2] = \soc.mem_wstrb [2];
  assign \soc.cpu.mem_wstrb [1] = \soc.mem_wstrb [1];
  assign \soc.cpu.mem_wstrb [0] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [3] = \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [1] = \soc.mem_wstrb [2];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [0] = \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1] = \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [3] = \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [1] = \soc.mem_wstrb [1];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2 [0] = \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [3] = \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [1] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0] = \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [0];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1] = \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [0];
  assign \soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0 [1] = \soc.mem_wstrb [3];
  assign \soc.cpu.mem_xfer  = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.next_pc [0] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [31] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [30] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [29] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [28] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [27] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [26] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [25] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [24] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [23] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [22] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [21] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [20] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [19] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [18] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [17] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [16] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [15] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [14] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [13] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [12] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [11] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [10] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [9] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [8] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [7] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [6] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [5] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [4] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [3] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [2] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [1] = 1'hx;
  assign \soc.cpu.pcpi_div_rd [0] = 1'hx;
  assign \soc.cpu.pcpi_div_ready  = 1'h0;
  assign \soc.cpu.pcpi_div_wait  = 1'h0;
  assign \soc.cpu.pcpi_div_wr  = 1'h0;
  assign \soc.cpu.pcpi_int_rd [31] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [30] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [29] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [28] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [27] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [26] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [25] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [24] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [23] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [22] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [21] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [20] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [19] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [18] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [17] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [16] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [15] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [14] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [13] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [12] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [11] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [10] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [9] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [8] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [7] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [6] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [5] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [4] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [3] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [2] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [1] = 1'hx;
  assign \soc.cpu.pcpi_int_rd [0] = 1'hx;
  assign \soc.cpu.pcpi_int_ready  = 1'h0;
  assign \soc.cpu.pcpi_int_wait  = 1'h0;
  assign \soc.cpu.pcpi_int_wr  = 1'h0;
  assign \soc.cpu.pcpi_mul_rd [31] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [30] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [29] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [28] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [27] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [26] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [25] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [24] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [23] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [22] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [21] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [20] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [19] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [18] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [17] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [16] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [15] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [14] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [13] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [12] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [11] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [10] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [9] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [8] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [7] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [6] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [5] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [4] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [3] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [2] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [1] = 1'hx;
  assign \soc.cpu.pcpi_mul_rd [0] = 1'hx;
  assign \soc.cpu.pcpi_mul_ready  = 1'h0;
  assign \soc.cpu.pcpi_mul_wait  = 1'h0;
  assign \soc.cpu.pcpi_mul_wr  = 1'h0;
  assign \soc.cpu.pcpi_rs1 [31] = \soc.cpu.reg_op1 [31];
  assign \soc.cpu.pcpi_rs1 [30] = \soc.cpu.reg_op1 [30];
  assign \soc.cpu.pcpi_rs1 [29] = \soc.cpu.reg_op1 [29];
  assign \soc.cpu.pcpi_rs1 [28] = \soc.cpu.reg_op1 [28];
  assign \soc.cpu.pcpi_rs1 [27] = \soc.cpu.reg_op1 [27];
  assign \soc.cpu.pcpi_rs1 [26] = \soc.cpu.reg_op1 [26];
  assign \soc.cpu.pcpi_rs1 [25] = \soc.cpu.reg_op1 [25];
  assign \soc.cpu.pcpi_rs1 [24] = \soc.cpu.reg_op1 [24];
  assign \soc.cpu.pcpi_rs1 [23] = \soc.cpu.reg_op1 [23];
  assign \soc.cpu.pcpi_rs1 [22] = \soc.cpu.reg_op1 [22];
  assign \soc.cpu.pcpi_rs1 [21] = \soc.cpu.reg_op1 [21];
  assign \soc.cpu.pcpi_rs1 [20] = \soc.cpu.reg_op1 [20];
  assign \soc.cpu.pcpi_rs1 [19] = \soc.cpu.reg_op1 [19];
  assign \soc.cpu.pcpi_rs1 [18] = \soc.cpu.reg_op1 [18];
  assign \soc.cpu.pcpi_rs1 [17] = \soc.cpu.reg_op1 [17];
  assign \soc.cpu.pcpi_rs1 [16] = \soc.cpu.reg_op1 [16];
  assign \soc.cpu.pcpi_rs1 [15] = \soc.cpu.reg_op1 [15];
  assign \soc.cpu.pcpi_rs1 [14] = \soc.cpu.reg_op1 [14];
  assign \soc.cpu.pcpi_rs1 [13] = \soc.cpu.reg_op1 [13];
  assign \soc.cpu.pcpi_rs1 [12] = \soc.cpu.reg_op1 [12];
  assign \soc.cpu.pcpi_rs1 [11] = \soc.cpu.reg_op1 [11];
  assign \soc.cpu.pcpi_rs1 [10] = \soc.cpu.reg_op1 [10];
  assign \soc.cpu.pcpi_rs1 [9] = \soc.cpu.reg_op1 [9];
  assign \soc.cpu.pcpi_rs1 [8] = \soc.cpu.reg_op1 [8];
  assign \soc.cpu.pcpi_rs1 [7] = \soc.cpu.reg_op1 [7];
  assign \soc.cpu.pcpi_rs1 [6] = \soc.cpu.reg_op1 [6];
  assign \soc.cpu.pcpi_rs1 [5] = \soc.cpu.reg_op1 [5];
  assign \soc.cpu.pcpi_rs1 [4] = \soc.cpu.reg_op1 [4];
  assign \soc.cpu.pcpi_rs1 [3] = \soc.cpu.reg_op1 [3];
  assign \soc.cpu.pcpi_rs1 [2] = \soc.cpu.reg_op1 [2];
  assign \soc.cpu.pcpi_rs1 [1] = \soc.cpu.reg_op1 [1];
  assign \soc.cpu.pcpi_rs1 [0] = \soc.cpu.reg_op1 [0];
  assign \soc.cpu.pcpi_rs2 [31] = \soc.cpu.reg_op2 [31];
  assign \soc.cpu.pcpi_rs2 [30] = \soc.cpu.reg_op2 [30];
  assign \soc.cpu.pcpi_rs2 [29] = \soc.cpu.reg_op2 [29];
  assign \soc.cpu.pcpi_rs2 [28] = \soc.cpu.reg_op2 [28];
  assign \soc.cpu.pcpi_rs2 [27] = \soc.cpu.reg_op2 [27];
  assign \soc.cpu.pcpi_rs2 [26] = \soc.cpu.reg_op2 [26];
  assign \soc.cpu.pcpi_rs2 [25] = \soc.cpu.reg_op2 [25];
  assign \soc.cpu.pcpi_rs2 [24] = \soc.cpu.reg_op2 [24];
  assign \soc.cpu.pcpi_rs2 [23] = \soc.cpu.reg_op2 [23];
  assign \soc.cpu.pcpi_rs2 [22] = \soc.cpu.reg_op2 [22];
  assign \soc.cpu.pcpi_rs2 [21] = \soc.cpu.reg_op2 [21];
  assign \soc.cpu.pcpi_rs2 [20] = \soc.cpu.reg_op2 [20];
  assign \soc.cpu.pcpi_rs2 [19] = \soc.cpu.reg_op2 [19];
  assign \soc.cpu.pcpi_rs2 [18] = \soc.cpu.reg_op2 [18];
  assign \soc.cpu.pcpi_rs2 [17] = \soc.cpu.reg_op2 [17];
  assign \soc.cpu.pcpi_rs2 [16] = \soc.cpu.reg_op2 [16];
  assign \soc.cpu.pcpi_rs2 [15] = \soc.cpu.reg_op2 [15];
  assign \soc.cpu.pcpi_rs2 [14] = \soc.cpu.reg_op2 [14];
  assign \soc.cpu.pcpi_rs2 [13] = \soc.cpu.reg_op2 [13];
  assign \soc.cpu.pcpi_rs2 [12] = \soc.cpu.reg_op2 [12];
  assign \soc.cpu.pcpi_rs2 [11] = \soc.cpu.reg_op2 [11];
  assign \soc.cpu.pcpi_rs2 [10] = \soc.cpu.reg_op2 [10];
  assign \soc.cpu.pcpi_rs2 [9] = \soc.cpu.reg_op2 [9];
  assign \soc.cpu.pcpi_rs2 [8] = \soc.cpu.reg_op2 [8];
  assign \soc.cpu.pcpi_rs2 [7] = \soc.cpu.reg_op2 [7];
  assign \soc.cpu.pcpi_rs2 [6] = \soc.cpu.reg_op2 [6];
  assign \soc.cpu.pcpi_rs2 [5] = \soc.cpu.reg_op2 [5];
  assign \soc.cpu.pcpi_rs2 [4] = \soc.cpu.reg_op2 [4];
  assign \soc.cpu.pcpi_rs2 [3] = \soc.cpu.reg_op2 [3];
  assign \soc.cpu.pcpi_rs2 [2] = \soc.cpu.reg_op2 [2];
  assign \soc.cpu.pcpi_rs2 [1] = \soc.cpu.reg_op2 [1];
  assign \soc.cpu.pcpi_rs2 [0] = \soc.cpu.reg_op2 [0];
  assign \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D [2] = \soc.cpu.prefetched_high_word_SB_LUT4_I3_O [1];
  assign \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O [2] = \soc.cpu.trap_SB_LUT4_I2_1_O [1];
  assign \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O [1] = \soc.cpu.trap_SB_LUT4_I2_1_O [0];
  assign \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2 [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2 [1] = \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3 [1];
  assign \soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.cpu.prefetched_high_word_SB_LUT4_I3_O [3] = \soc.memory.cs_1_SB_LUT4_I3_1_O [3];
  assign \soc.cpu.reg_next_pc [0] = \soc.cpu.reg_pc [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [20];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [18];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [12];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [6];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [3];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1 [2] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [3] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [26];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [23];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [21];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3 [0] = \soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0 [30] = \soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0];
  assign \soc.cpu.reg_op2_SB_DFFE_Q_E [2] = \soc.cpu.resetn_SB_LUT4_I3_1_O [1];
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [31] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [30] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [29] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [28] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [27] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [26] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [25] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [24] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [23] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [22] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [21] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [20] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [19] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [18] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [17] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [16] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [15] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [14] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [13] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [12] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [11] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [10] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [9] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [8] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [7] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [6] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [5] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [4] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [3] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [2] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [1] = 1'h0;
  assign \soc.cpu.reg_pc_SB_DFFESR_Q_D [0] = 1'h0;
  assign \soc.cpu.reg_sh [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_sh [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [0] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1 [1] = \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2 [0];
  assign \soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1 [2] = \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 [0] = 1'h1;
  assign \soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0] = 1'h1;
  assign \soc.cpu.resetn  = \soc.spimemio.resetn ;
  assign \soc.cpu.timer [0] = \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [1];
  assign \soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [0] = 1'h1;
  assign \soc.flash_clk  = flash_clk;
  assign \soc.flash_csb  = flash_csb;
  assign \soc.flash_io0_di  = \soc.spimemio_cfgreg_do [0];
  assign \soc.flash_io0_do  = \soc.spimemio.flash_io0_do ;
  assign \soc.flash_io0_oe  = \soc.spimemio_cfgreg_do [8];
  assign \soc.flash_io1_di  = \soc.spimemio_cfgreg_do [1];
  assign \soc.flash_io1_do  = \soc.spimemio.flash_io1_do ;
  assign \soc.flash_io1_oe  = \soc.spimemio_cfgreg_do [9];
  assign \soc.flash_io2_di  = \soc.spimemio_cfgreg_do [2];
  assign \soc.flash_io2_do  = \soc.spimemio_cfgreg_do [2];
  assign \soc.flash_io2_oe  = \soc.spimemio_cfgreg_do [2];
  assign \soc.flash_io3_di  = \soc.spimemio_cfgreg_do [3];
  assign \soc.flash_io3_do  = \soc.spimemio_cfgreg_do [3];
  assign \soc.flash_io3_oe  = \soc.spimemio_cfgreg_do [3];
  assign \soc.iomem_addr [31] = \soc.mem_addr [31];
  assign \soc.iomem_addr [30] = \soc.mem_addr [30];
  assign \soc.iomem_addr [29] = \soc.mem_addr [29];
  assign \soc.iomem_addr [28] = \soc.mem_addr [28];
  assign \soc.iomem_addr [27] = \soc.mem_addr [27];
  assign \soc.iomem_addr [26] = \soc.mem_addr [26];
  assign \soc.iomem_addr [25] = \soc.mem_addr [25];
  assign \soc.iomem_addr [24] = \soc.mem_addr [24];
  assign \soc.iomem_addr [23] = \soc.spimemio.addr [23];
  assign \soc.iomem_addr [22] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0];
  assign \soc.iomem_addr [21] = \soc.spimemio.addr [21];
  assign \soc.iomem_addr [20] = \soc.spimemio.addr [20];
  assign \soc.iomem_addr [19] = \soc.spimemio.addr [19];
  assign \soc.iomem_addr [18] = \soc.spimemio.addr [18];
  assign \soc.iomem_addr [17] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0];
  assign \soc.iomem_addr [16] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0];
  assign \soc.iomem_addr [15] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.iomem_addr [14] = \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0];
  assign \soc.iomem_addr [13] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign \soc.iomem_addr [12] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1];
  assign \soc.iomem_addr [11] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign \soc.iomem_addr [10] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0];
  assign \soc.iomem_addr [9] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.iomem_addr [8] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0];
  assign \soc.iomem_addr [7] = \soc.spimemio.addr [7];
  assign \soc.iomem_addr [6] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign \soc.iomem_addr [5] = \soc.spimemio.addr [5];
  assign \soc.iomem_addr [4] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.iomem_addr [3] = \soc.spimemio.addr [3];
  assign \soc.iomem_addr [2] = \soc.spimemio.addr [2];
  assign \soc.iomem_addr [1] = 1'h0;
  assign \soc.iomem_addr [0] = 1'h0;
  assign \soc.iomem_wdata [31] = \soc.spimemio.cfgreg_di [31];
  assign \soc.iomem_wdata [30] = \soc.spimemio.cfgreg_di [30];
  assign \soc.iomem_wdata [29] = \soc.spimemio.cfgreg_di [29];
  assign \soc.iomem_wdata [28] = \soc.spimemio.cfgreg_di [28];
  assign \soc.iomem_wdata [27] = \soc.spimemio.cfgreg_di [27];
  assign \soc.iomem_wdata [26] = \soc.spimemio.cfgreg_di [26];
  assign \soc.iomem_wdata [25] = \soc.spimemio.cfgreg_di [25];
  assign \soc.iomem_wdata [24] = \soc.spimemio.cfgreg_di [24];
  assign \soc.iomem_wdata [23] = \soc.spimemio.cfgreg_di [23];
  assign \soc.iomem_wdata [22] = \soc.spimemio.cfgreg_di [22];
  assign \soc.iomem_wdata [21] = \soc.spimemio.cfgreg_di [21];
  assign \soc.iomem_wdata [20] = \soc.spimemio.cfgreg_di [20];
  assign \soc.iomem_wdata [19] = \soc.spimemio.cfgreg_di [19];
  assign \soc.iomem_wdata [18] = \soc.spimemio.cfgreg_di [18];
  assign \soc.iomem_wdata [17] = \soc.spimemio.cfgreg_di [17];
  assign \soc.iomem_wdata [16] = \soc.spimemio.cfgreg_di [16];
  assign \soc.iomem_wdata [15] = \soc.spimemio.cfgreg_di [15];
  assign \soc.iomem_wdata [14] = \soc.spimemio.cfgreg_di [14];
  assign \soc.iomem_wdata [13] = \soc.spimemio.cfgreg_di [13];
  assign \soc.iomem_wdata [12] = \soc.spimemio.cfgreg_di [12];
  assign \soc.iomem_wdata [11] = \soc.spimemio.cfgreg_di [11];
  assign \soc.iomem_wdata [10] = \soc.spimemio.cfgreg_di [10];
  assign \soc.iomem_wdata [9] = \soc.spimemio.cfgreg_di [9];
  assign \soc.iomem_wdata [8] = \soc.spimemio.cfgreg_di [8];
  assign \soc.iomem_wdata [7] = \soc.spimemio.cfgreg_di [7];
  assign \soc.iomem_wdata [6] = \soc.spimemio.cfgreg_di [6];
  assign \soc.iomem_wdata [5] = \soc.spimemio.cfgreg_di [5];
  assign \soc.iomem_wdata [4] = \soc.spimemio.cfgreg_di [4];
  assign \soc.iomem_wdata [3] = \soc.spimemio.cfgreg_di [3];
  assign \soc.iomem_wdata [2] = \soc.spimemio.cfgreg_di [2];
  assign \soc.iomem_wdata [1] = \soc.spimemio.cfgreg_di [1];
  assign \soc.iomem_wdata [0] = \soc.spimemio.cfgreg_di [0];
  assign \soc.iomem_wstrb [3] = \soc.mem_wstrb [3];
  assign \soc.iomem_wstrb [2] = \soc.mem_wstrb [2];
  assign \soc.iomem_wstrb [1] = \soc.mem_wstrb [1];
  assign \soc.iomem_wstrb [0] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2];
  assign \soc.irq [31] = 1'h0;
  assign \soc.irq [30] = 1'h0;
  assign \soc.irq [29] = 1'h0;
  assign \soc.irq [28] = 1'h0;
  assign \soc.irq [27] = 1'h0;
  assign \soc.irq [26] = 1'h0;
  assign \soc.irq [25] = 1'h0;
  assign \soc.irq [24] = 1'h0;
  assign \soc.irq [23] = 1'h0;
  assign \soc.irq [22] = 1'h0;
  assign \soc.irq [21] = 1'h0;
  assign \soc.irq [20] = 1'h0;
  assign \soc.irq [19] = 1'h0;
  assign \soc.irq [18] = 1'h0;
  assign \soc.irq [17] = 1'h0;
  assign \soc.irq [16] = 1'h0;
  assign \soc.irq [15] = 1'h0;
  assign \soc.irq [14] = 1'h0;
  assign \soc.irq [13] = 1'h0;
  assign \soc.irq [12] = 1'h0;
  assign \soc.irq [11] = 1'h0;
  assign \soc.irq [10] = 1'h0;
  assign \soc.irq [9] = 1'h0;
  assign \soc.irq [8] = 1'h0;
  assign \soc.irq [7] = 1'h0;
  assign \soc.irq [6] = 1'h0;
  assign \soc.irq [5] = 1'h0;
  assign \soc.irq [4] = 1'h0;
  assign \soc.irq [3] = 1'h0;
  assign \soc.irq [2] = 1'h0;
  assign \soc.irq [1] = 1'h0;
  assign \soc.irq [0] = 1'h0;
  assign \soc.irq_5  = 1'h0;
  assign \soc.irq_6  = 1'h0;
  assign \soc.irq_7  = 1'h0;
  assign \soc.irq_stall  = 1'h0;
  assign \soc.irq_uart  = 1'h0;
  assign \soc.mem_addr [23] = \soc.spimemio.addr [23];
  assign \soc.mem_addr [22] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0];
  assign \soc.mem_addr [21] = \soc.spimemio.addr [21];
  assign \soc.mem_addr [20] = \soc.spimemio.addr [20];
  assign \soc.mem_addr [19] = \soc.spimemio.addr [19];
  assign \soc.mem_addr [18] = \soc.spimemio.addr [18];
  assign \soc.mem_addr [17] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0];
  assign \soc.mem_addr [16] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0];
  assign \soc.mem_addr [15] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.mem_addr [14] = \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0];
  assign \soc.mem_addr [13] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign \soc.mem_addr [12] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1];
  assign \soc.mem_addr [11] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign \soc.mem_addr [10] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0];
  assign \soc.mem_addr [9] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.mem_addr [8] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0];
  assign \soc.mem_addr [7] = \soc.spimemio.addr [7];
  assign \soc.mem_addr [6] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign \soc.mem_addr [5] = \soc.spimemio.addr [5];
  assign \soc.mem_addr [4] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.mem_addr [3] = \soc.spimemio.addr [3];
  assign \soc.mem_addr [2] = \soc.spimemio.addr [2];
  assign \soc.mem_addr [1] = 1'h0;
  assign \soc.mem_addr [0] = 1'h0;
  assign \soc.mem_rdata [26] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O [1];
  assign \soc.mem_valid  = \soc.memory.cs_1_SB_LUT4_I3_1_O [3];
  assign \soc.mem_wdata [31] = \soc.spimemio.cfgreg_di [31];
  assign \soc.mem_wdata [30] = \soc.spimemio.cfgreg_di [30];
  assign \soc.mem_wdata [29] = \soc.spimemio.cfgreg_di [29];
  assign \soc.mem_wdata [28] = \soc.spimemio.cfgreg_di [28];
  assign \soc.mem_wdata [27] = \soc.spimemio.cfgreg_di [27];
  assign \soc.mem_wdata [26] = \soc.spimemio.cfgreg_di [26];
  assign \soc.mem_wdata [25] = \soc.spimemio.cfgreg_di [25];
  assign \soc.mem_wdata [24] = \soc.spimemio.cfgreg_di [24];
  assign \soc.mem_wdata [23] = \soc.spimemio.cfgreg_di [23];
  assign \soc.mem_wdata [22] = \soc.spimemio.cfgreg_di [22];
  assign \soc.mem_wdata [21] = \soc.spimemio.cfgreg_di [21];
  assign \soc.mem_wdata [20] = \soc.spimemio.cfgreg_di [20];
  assign \soc.mem_wdata [19] = \soc.spimemio.cfgreg_di [19];
  assign \soc.mem_wdata [18] = \soc.spimemio.cfgreg_di [18];
  assign \soc.mem_wdata [17] = \soc.spimemio.cfgreg_di [17];
  assign \soc.mem_wdata [16] = \soc.spimemio.cfgreg_di [16];
  assign \soc.mem_wdata [15] = \soc.spimemio.cfgreg_di [15];
  assign \soc.mem_wdata [14] = \soc.spimemio.cfgreg_di [14];
  assign \soc.mem_wdata [13] = \soc.spimemio.cfgreg_di [13];
  assign \soc.mem_wdata [12] = \soc.spimemio.cfgreg_di [12];
  assign \soc.mem_wdata [11] = \soc.spimemio.cfgreg_di [11];
  assign \soc.mem_wdata [10] = \soc.spimemio.cfgreg_di [10];
  assign \soc.mem_wdata [9] = \soc.spimemio.cfgreg_di [9];
  assign \soc.mem_wdata [8] = \soc.spimemio.cfgreg_di [8];
  assign \soc.mem_wdata [7] = \soc.spimemio.cfgreg_di [7];
  assign \soc.mem_wdata [6] = \soc.spimemio.cfgreg_di [6];
  assign \soc.mem_wdata [5] = \soc.spimemio.cfgreg_di [5];
  assign \soc.mem_wdata [4] = \soc.spimemio.cfgreg_di [4];
  assign \soc.mem_wdata [3] = \soc.spimemio.cfgreg_di [3];
  assign \soc.mem_wdata [2] = \soc.spimemio.cfgreg_di [2];
  assign \soc.mem_wdata [1] = \soc.spimemio.cfgreg_di [1];
  assign \soc.mem_wdata [0] = \soc.spimemio.cfgreg_di [0];
  assign \soc.mem_wstrb [0] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [2];
  assign \soc.memory.addr [21] = \soc.spimemio.addr [23];
  assign \soc.memory.addr [20] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0];
  assign \soc.memory.addr [19] = \soc.spimemio.addr [21];
  assign \soc.memory.addr [18] = \soc.spimemio.addr [20];
  assign \soc.memory.addr [17] = \soc.spimemio.addr [19];
  assign \soc.memory.addr [16] = \soc.spimemio.addr [18];
  assign \soc.memory.addr [15] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0];
  assign \soc.memory.addr [14] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0];
  assign \soc.memory.addr [13] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.memory.addr [12] = \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0];
  assign \soc.memory.addr [11] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign \soc.memory.addr [10] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1];
  assign \soc.memory.addr [9] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign \soc.memory.addr [8] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0];
  assign \soc.memory.addr [7] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.memory.addr [6] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0];
  assign \soc.memory.addr [5] = \soc.spimemio.addr [7];
  assign \soc.memory.addr [4] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign \soc.memory.addr [3] = \soc.spimemio.addr [5];
  assign \soc.memory.addr [2] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.memory.addr [1] = \soc.spimemio.addr [3];
  assign \soc.memory.addr [0] = \soc.spimemio.addr [2];
  assign \soc.memory.clk  = clk;
  assign \soc.memory.cs_0_SB_CARRY_I1_1_CO [1] = \soc.memory.cs_0_SB_CARRY_I1_CO [1];
  assign \soc.memory.cs_0_SB_CARRY_I1_1_CO [0] = 1'h1;
  assign \soc.memory.cs_0_SB_CARRY_I1_CO [0] = 1'h1;
  assign \soc.memory.cs_1  = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0];
  assign \soc.memory.cs_1_SB_LUT4_I0_O [0] = \soc.spimemio.rd_valid_SB_LUT4_I1_I3 [2];
  assign \soc.memory.cs_1_SB_LUT4_I2_I1 [22] = \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [22];
  assign \soc.memory.cs_1_SB_LUT4_I2_I1 [13] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1];
  assign \soc.memory.cs_1_SB_LUT4_I2_I1 [11] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2];
  assign \soc.memory.cs_1_SB_LUT4_I2_I1 [9] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [1];
  assign \soc.memory.cs_1_SB_LUT4_I2_I1 [7] = \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [1];
  assign \soc.memory.cs_1_SB_LUT4_I2_I1 [3] = \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [1];
  assign \soc.memory.cs_1_SB_LUT4_I2_I1 [2] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0];
  assign \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3 [0] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [3] = \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [22];
  assign \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [1] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2 [0] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0];
  assign \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1] = \soc.spimemio.rd_addr [2];
  assign \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [0] = 1'h0;
  assign \soc.memory.cs_1_SB_LUT4_I2_O_SB_LUT4_O_2_I3 [0] = \soc.spimemio.addr [5];
  assign \soc.memory.cs_1_SB_LUT4_I3_1_O [0] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0];
  assign \soc.memory.cs_1_SB_LUT4_I3_O [3] = \soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I1 [0];
  assign \soc.memory.cs_1_SB_LUT4_I3_O [2] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [2];
  assign \soc.memory.cs_1_SB_LUT4_I3_O [0] = \soc.spimemio.rd_valid_SB_LUT4_I1_I3 [0];
  assign \soc.memory.rdata [31] = \soc.ram_rdata [31];
  assign \soc.memory.rdata [30] = \soc.ram_rdata [30];
  assign \soc.memory.rdata [29] = \soc.ram_rdata [29];
  assign \soc.memory.rdata [28] = \soc.ram_rdata [28];
  assign \soc.memory.rdata [27] = \soc.ram_rdata [27];
  assign \soc.memory.rdata [26] = \soc.ram_rdata [26];
  assign \soc.memory.rdata [25] = \soc.ram_rdata [25];
  assign \soc.memory.rdata [24] = \soc.ram_rdata [24];
  assign \soc.memory.rdata [23] = \soc.ram_rdata [23];
  assign \soc.memory.rdata [22] = \soc.ram_rdata [22];
  assign \soc.memory.rdata [21] = \soc.ram_rdata [21];
  assign \soc.memory.rdata [20] = \soc.ram_rdata [20];
  assign \soc.memory.rdata [19] = \soc.ram_rdata [19];
  assign \soc.memory.rdata [18] = \soc.ram_rdata [18];
  assign \soc.memory.rdata [17] = \soc.ram_rdata [17];
  assign \soc.memory.rdata [16] = \soc.ram_rdata [16];
  assign \soc.memory.rdata [15] = \soc.ram_rdata [15];
  assign \soc.memory.rdata [14] = \soc.ram_rdata [14];
  assign \soc.memory.rdata [13] = \soc.ram_rdata [13];
  assign \soc.memory.rdata [12] = \soc.ram_rdata [12];
  assign \soc.memory.rdata [11] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [0];
  assign \soc.memory.rdata [10] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [0];
  assign \soc.memory.rdata [9] = \soc.ram_rdata [9];
  assign \soc.memory.rdata [8] = \soc.ram_rdata [8];
  assign \soc.memory.rdata [7] = \soc.ram_rdata [7];
  assign \soc.memory.rdata [6] = \soc.ram_rdata [6];
  assign \soc.memory.rdata [5] = \soc.ram_rdata [5];
  assign \soc.memory.rdata [4] = \soc.ram_rdata [4];
  assign \soc.memory.rdata [3] = \soc.ram_rdata [3];
  assign \soc.memory.rdata [2] = \soc.ram_rdata [2];
  assign \soc.memory.rdata [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [2];
  assign \soc.memory.rdata [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [2];
  assign \soc.memory.rdata_0 [31] = \soc.ram_rdata [31];
  assign \soc.memory.rdata_0 [30] = \soc.ram_rdata [30];
  assign \soc.memory.rdata_0 [29] = \soc.ram_rdata [29];
  assign \soc.memory.rdata_0 [28] = \soc.ram_rdata [28];
  assign \soc.memory.rdata_0 [27] = \soc.ram_rdata [27];
  assign \soc.memory.rdata_0 [26] = \soc.ram_rdata [26];
  assign \soc.memory.rdata_0 [25] = \soc.ram_rdata [25];
  assign \soc.memory.rdata_0 [24] = \soc.ram_rdata [24];
  assign \soc.memory.rdata_0 [23] = \soc.ram_rdata [23];
  assign \soc.memory.rdata_0 [22] = \soc.ram_rdata [22];
  assign \soc.memory.rdata_0 [21] = \soc.ram_rdata [21];
  assign \soc.memory.rdata_0 [20] = \soc.ram_rdata [20];
  assign \soc.memory.rdata_0 [19] = \soc.ram_rdata [19];
  assign \soc.memory.rdata_0 [18] = \soc.ram_rdata [18];
  assign \soc.memory.rdata_0 [17] = \soc.ram_rdata [17];
  assign \soc.memory.rdata_0 [16] = \soc.ram_rdata [16];
  assign \soc.memory.rdata_0 [15] = \soc.ram_rdata [15];
  assign \soc.memory.rdata_0 [14] = \soc.ram_rdata [14];
  assign \soc.memory.rdata_0 [13] = \soc.ram_rdata [13];
  assign \soc.memory.rdata_0 [12] = \soc.ram_rdata [12];
  assign \soc.memory.rdata_0 [11] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [0];
  assign \soc.memory.rdata_0 [10] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [0];
  assign \soc.memory.rdata_0 [9] = \soc.ram_rdata [9];
  assign \soc.memory.rdata_0 [8] = \soc.ram_rdata [8];
  assign \soc.memory.rdata_0 [7] = \soc.ram_rdata [7];
  assign \soc.memory.rdata_0 [6] = \soc.ram_rdata [6];
  assign \soc.memory.rdata_0 [5] = \soc.ram_rdata [5];
  assign \soc.memory.rdata_0 [4] = \soc.ram_rdata [4];
  assign \soc.memory.rdata_0 [3] = \soc.ram_rdata [3];
  assign \soc.memory.rdata_0 [2] = \soc.ram_rdata [2];
  assign \soc.memory.rdata_0 [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [2];
  assign \soc.memory.rdata_0 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [2];
  assign \soc.memory.rdata_1 [31] = 1'hx;
  assign \soc.memory.rdata_1 [30] = 1'hx;
  assign \soc.memory.rdata_1 [29] = 1'hx;
  assign \soc.memory.rdata_1 [28] = 1'hx;
  assign \soc.memory.rdata_1 [27] = 1'hx;
  assign \soc.memory.rdata_1 [26] = 1'hx;
  assign \soc.memory.rdata_1 [25] = 1'hx;
  assign \soc.memory.rdata_1 [24] = 1'hx;
  assign \soc.memory.rdata_1 [23] = 1'hx;
  assign \soc.memory.rdata_1 [22] = 1'hx;
  assign \soc.memory.rdata_1 [21] = 1'hx;
  assign \soc.memory.rdata_1 [20] = 1'hx;
  assign \soc.memory.rdata_1 [19] = 1'hx;
  assign \soc.memory.rdata_1 [18] = 1'hx;
  assign \soc.memory.rdata_1 [17] = 1'hx;
  assign \soc.memory.rdata_1 [16] = 1'hx;
  assign \soc.memory.rdata_1 [15] = 1'hx;
  assign \soc.memory.rdata_1 [14] = 1'hx;
  assign \soc.memory.rdata_1 [13] = 1'hx;
  assign \soc.memory.rdata_1 [12] = 1'hx;
  assign \soc.memory.rdata_1 [11] = 1'hx;
  assign \soc.memory.rdata_1 [10] = 1'hx;
  assign \soc.memory.rdata_1 [9] = 1'hx;
  assign \soc.memory.rdata_1 [8] = 1'hx;
  assign \soc.memory.rdata_1 [7] = 1'hx;
  assign \soc.memory.rdata_1 [6] = 1'hx;
  assign \soc.memory.rdata_1 [5] = 1'hx;
  assign \soc.memory.rdata_1 [4] = 1'hx;
  assign \soc.memory.rdata_1 [3] = 1'hx;
  assign \soc.memory.rdata_1 [2] = 1'hx;
  assign \soc.memory.rdata_1 [1] = 1'hx;
  assign \soc.memory.rdata_1 [0] = 1'hx;
  assign \soc.memory.wdata [31] = \soc.spimemio.cfgreg_di [31];
  assign \soc.memory.wdata [30] = \soc.spimemio.cfgreg_di [30];
  assign \soc.memory.wdata [29] = \soc.spimemio.cfgreg_di [29];
  assign \soc.memory.wdata [28] = \soc.spimemio.cfgreg_di [28];
  assign \soc.memory.wdata [27] = \soc.spimemio.cfgreg_di [27];
  assign \soc.memory.wdata [26] = \soc.spimemio.cfgreg_di [26];
  assign \soc.memory.wdata [25] = \soc.spimemio.cfgreg_di [25];
  assign \soc.memory.wdata [24] = \soc.spimemio.cfgreg_di [24];
  assign \soc.memory.wdata [23] = \soc.spimemio.cfgreg_di [23];
  assign \soc.memory.wdata [22] = \soc.spimemio.cfgreg_di [22];
  assign \soc.memory.wdata [21] = \soc.spimemio.cfgreg_di [21];
  assign \soc.memory.wdata [20] = \soc.spimemio.cfgreg_di [20];
  assign \soc.memory.wdata [19] = \soc.spimemio.cfgreg_di [19];
  assign \soc.memory.wdata [18] = \soc.spimemio.cfgreg_di [18];
  assign \soc.memory.wdata [17] = \soc.spimemio.cfgreg_di [17];
  assign \soc.memory.wdata [16] = \soc.spimemio.cfgreg_di [16];
  assign \soc.memory.wdata [15] = \soc.spimemio.cfgreg_di [15];
  assign \soc.memory.wdata [14] = \soc.spimemio.cfgreg_di [14];
  assign \soc.memory.wdata [13] = \soc.spimemio.cfgreg_di [13];
  assign \soc.memory.wdata [12] = \soc.spimemio.cfgreg_di [12];
  assign \soc.memory.wdata [11] = \soc.spimemio.cfgreg_di [11];
  assign \soc.memory.wdata [10] = \soc.spimemio.cfgreg_di [10];
  assign \soc.memory.wdata [9] = \soc.spimemio.cfgreg_di [9];
  assign \soc.memory.wdata [8] = \soc.spimemio.cfgreg_di [8];
  assign \soc.memory.wdata [7] = \soc.spimemio.cfgreg_di [7];
  assign \soc.memory.wdata [6] = \soc.spimemio.cfgreg_di [6];
  assign \soc.memory.wdata [5] = \soc.spimemio.cfgreg_di [5];
  assign \soc.memory.wdata [4] = \soc.spimemio.cfgreg_di [4];
  assign \soc.memory.wdata [3] = \soc.spimemio.cfgreg_di [3];
  assign \soc.memory.wdata [2] = \soc.spimemio.cfgreg_di [2];
  assign \soc.memory.wdata [1] = \soc.spimemio.cfgreg_di [1];
  assign \soc.memory.wdata [0] = \soc.spimemio.cfgreg_di [0];
  assign \soc.ram_rdata [11] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [0];
  assign \soc.ram_rdata [10] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [0];
  assign \soc.ram_rdata [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [2];
  assign \soc.ram_rdata [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [2];
  assign \soc.ram_ready  = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.resetn  = \soc.spimemio.resetn ;
  assign \soc.ser_rx  = ser_rx;
  assign \soc.ser_tx  = ser_tx;
  assign \soc.simpleuart.cfg_divider [31] = \soc.simpleuart_reg_div_do [31];
  assign \soc.simpleuart.cfg_divider [30] = \soc.simpleuart_reg_div_do [30];
  assign \soc.simpleuart.cfg_divider [29] = \soc.simpleuart_reg_div_do [29];
  assign \soc.simpleuart.cfg_divider [28] = \soc.simpleuart_reg_div_do [28];
  assign \soc.simpleuart.cfg_divider [27] = \soc.simpleuart_reg_div_do [27];
  assign \soc.simpleuart.cfg_divider [26] = \soc.simpleuart_reg_div_do [26];
  assign \soc.simpleuart.cfg_divider [25] = \soc.simpleuart_reg_div_do [25];
  assign \soc.simpleuart.cfg_divider [24] = \soc.simpleuart_reg_div_do [24];
  assign \soc.simpleuart.cfg_divider [23] = \soc.simpleuart_reg_div_do [23];
  assign \soc.simpleuart.cfg_divider [22] = \soc.simpleuart_reg_div_do [22];
  assign \soc.simpleuart.cfg_divider [21] = \soc.simpleuart_reg_div_do [21];
  assign \soc.simpleuart.cfg_divider [20] = \soc.simpleuart_reg_div_do [20];
  assign \soc.simpleuart.cfg_divider [19] = \soc.simpleuart_reg_div_do [19];
  assign \soc.simpleuart.cfg_divider [18] = \soc.simpleuart_reg_div_do [18];
  assign \soc.simpleuart.cfg_divider [17] = \soc.simpleuart_reg_div_do [17];
  assign \soc.simpleuart.cfg_divider [16] = \soc.simpleuart_reg_div_do [16];
  assign \soc.simpleuart.cfg_divider [15] = \soc.simpleuart_reg_div_do [15];
  assign \soc.simpleuart.cfg_divider [14] = \soc.simpleuart_reg_div_do [14];
  assign \soc.simpleuart.cfg_divider [13] = \soc.simpleuart_reg_div_do [13];
  assign \soc.simpleuart.cfg_divider [12] = \soc.simpleuart_reg_div_do [12];
  assign \soc.simpleuart.cfg_divider [11] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [3];
  assign \soc.simpleuart.cfg_divider [10] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [3];
  assign \soc.simpleuart.cfg_divider [9] = \soc.simpleuart_reg_div_do [9];
  assign \soc.simpleuart.cfg_divider [8] = \soc.simpleuart_reg_div_do [8];
  assign \soc.simpleuart.cfg_divider [7] = \soc.simpleuart_reg_div_do [7];
  assign \soc.simpleuart.cfg_divider [6] = \soc.simpleuart_reg_div_do [6];
  assign \soc.simpleuart.cfg_divider [5] = \soc.simpleuart_reg_div_do [5];
  assign \soc.simpleuart.cfg_divider [4] = \soc.simpleuart_reg_div_do [4];
  assign \soc.simpleuart.cfg_divider [3] = \soc.simpleuart_reg_div_do [3];
  assign \soc.simpleuart.cfg_divider [2] = \soc.simpleuart_reg_div_do [2];
  assign \soc.simpleuart.cfg_divider [1] = \soc.simpleuart_reg_div_do [1];
  assign \soc.simpleuart.cfg_divider [0] = \soc.simpleuart_reg_div_do [0];
  assign \soc.simpleuart.clk  = clk;
  assign \soc.simpleuart.recv_buf_valid  = \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2];
  assign \soc.simpleuart.recv_state [3] = \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [2];
  assign \soc.simpleuart.recv_state [0] = \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [3] = \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [3];
  assign \soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \soc.simpleuart.reg_dat_di [31] = \soc.spimemio.cfgreg_di [31];
  assign \soc.simpleuart.reg_dat_di [30] = \soc.spimemio.cfgreg_di [30];
  assign \soc.simpleuart.reg_dat_di [29] = \soc.spimemio.cfgreg_di [29];
  assign \soc.simpleuart.reg_dat_di [28] = \soc.spimemio.cfgreg_di [28];
  assign \soc.simpleuart.reg_dat_di [27] = \soc.spimemio.cfgreg_di [27];
  assign \soc.simpleuart.reg_dat_di [26] = \soc.spimemio.cfgreg_di [26];
  assign \soc.simpleuart.reg_dat_di [25] = \soc.spimemio.cfgreg_di [25];
  assign \soc.simpleuart.reg_dat_di [24] = \soc.spimemio.cfgreg_di [24];
  assign \soc.simpleuart.reg_dat_di [23] = \soc.spimemio.cfgreg_di [23];
  assign \soc.simpleuart.reg_dat_di [22] = \soc.spimemio.cfgreg_di [22];
  assign \soc.simpleuart.reg_dat_di [21] = \soc.spimemio.cfgreg_di [21];
  assign \soc.simpleuart.reg_dat_di [20] = \soc.spimemio.cfgreg_di [20];
  assign \soc.simpleuart.reg_dat_di [19] = \soc.spimemio.cfgreg_di [19];
  assign \soc.simpleuart.reg_dat_di [18] = \soc.spimemio.cfgreg_di [18];
  assign \soc.simpleuart.reg_dat_di [17] = \soc.spimemio.cfgreg_di [17];
  assign \soc.simpleuart.reg_dat_di [16] = \soc.spimemio.cfgreg_di [16];
  assign \soc.simpleuart.reg_dat_di [15] = \soc.spimemio.cfgreg_di [15];
  assign \soc.simpleuart.reg_dat_di [14] = \soc.spimemio.cfgreg_di [14];
  assign \soc.simpleuart.reg_dat_di [13] = \soc.spimemio.cfgreg_di [13];
  assign \soc.simpleuart.reg_dat_di [12] = \soc.spimemio.cfgreg_di [12];
  assign \soc.simpleuart.reg_dat_di [11] = \soc.spimemio.cfgreg_di [11];
  assign \soc.simpleuart.reg_dat_di [10] = \soc.spimemio.cfgreg_di [10];
  assign \soc.simpleuart.reg_dat_di [9] = \soc.spimemio.cfgreg_di [9];
  assign \soc.simpleuart.reg_dat_di [8] = \soc.spimemio.cfgreg_di [8];
  assign \soc.simpleuart.reg_dat_di [7] = \soc.spimemio.cfgreg_di [7];
  assign \soc.simpleuart.reg_dat_di [6] = \soc.spimemio.cfgreg_di [6];
  assign \soc.simpleuart.reg_dat_di [5] = \soc.spimemio.cfgreg_di [5];
  assign \soc.simpleuart.reg_dat_di [4] = \soc.spimemio.cfgreg_di [4];
  assign \soc.simpleuart.reg_dat_di [3] = \soc.spimemio.cfgreg_di [3];
  assign \soc.simpleuart.reg_dat_di [2] = \soc.spimemio.cfgreg_di [2];
  assign \soc.simpleuart.reg_dat_di [1] = \soc.spimemio.cfgreg_di [1];
  assign \soc.simpleuart.reg_dat_di [0] = \soc.spimemio.cfgreg_di [0];
  assign \soc.simpleuart.reg_dat_do [31] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [30] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [29] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [28] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [27] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [26] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [25] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [24] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [23] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [22] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [21] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [20] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [19] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [18] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [17] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [16] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [15] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [14] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [13] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [12] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [11] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [10] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [9] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [8] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart.reg_dat_do [7] = \soc.simpleuart_reg_dat_do [7];
  assign \soc.simpleuart.reg_dat_do [6] = \soc.simpleuart_reg_dat_do [6];
  assign \soc.simpleuart.reg_dat_do [5] = \soc.simpleuart_reg_dat_do [5];
  assign \soc.simpleuart.reg_dat_do [4] = \soc.simpleuart_reg_dat_do [4];
  assign \soc.simpleuart.reg_dat_do [3] = \soc.simpleuart_reg_dat_do [3];
  assign \soc.simpleuart.reg_dat_do [2] = \soc.simpleuart_reg_dat_do [2];
  assign \soc.simpleuart.reg_dat_do [1] = \soc.simpleuart_reg_dat_do [1];
  assign \soc.simpleuart.reg_dat_do [0] = \soc.simpleuart_reg_dat_do [0];
  assign \soc.simpleuart.reg_div_di [31] = \soc.spimemio.cfgreg_di [31];
  assign \soc.simpleuart.reg_div_di [30] = \soc.spimemio.cfgreg_di [30];
  assign \soc.simpleuart.reg_div_di [29] = \soc.spimemio.cfgreg_di [29];
  assign \soc.simpleuart.reg_div_di [28] = \soc.spimemio.cfgreg_di [28];
  assign \soc.simpleuart.reg_div_di [27] = \soc.spimemio.cfgreg_di [27];
  assign \soc.simpleuart.reg_div_di [26] = \soc.spimemio.cfgreg_di [26];
  assign \soc.simpleuart.reg_div_di [25] = \soc.spimemio.cfgreg_di [25];
  assign \soc.simpleuart.reg_div_di [24] = \soc.spimemio.cfgreg_di [24];
  assign \soc.simpleuart.reg_div_di [23] = \soc.spimemio.cfgreg_di [23];
  assign \soc.simpleuart.reg_div_di [22] = \soc.spimemio.cfgreg_di [22];
  assign \soc.simpleuart.reg_div_di [21] = \soc.spimemio.cfgreg_di [21];
  assign \soc.simpleuart.reg_div_di [20] = \soc.spimemio.cfgreg_di [20];
  assign \soc.simpleuart.reg_div_di [19] = \soc.spimemio.cfgreg_di [19];
  assign \soc.simpleuart.reg_div_di [18] = \soc.spimemio.cfgreg_di [18];
  assign \soc.simpleuart.reg_div_di [17] = \soc.spimemio.cfgreg_di [17];
  assign \soc.simpleuart.reg_div_di [16] = \soc.spimemio.cfgreg_di [16];
  assign \soc.simpleuart.reg_div_di [15] = \soc.spimemio.cfgreg_di [15];
  assign \soc.simpleuart.reg_div_di [14] = \soc.spimemio.cfgreg_di [14];
  assign \soc.simpleuart.reg_div_di [13] = \soc.spimemio.cfgreg_di [13];
  assign \soc.simpleuart.reg_div_di [12] = \soc.spimemio.cfgreg_di [12];
  assign \soc.simpleuart.reg_div_di [11] = \soc.spimemio.cfgreg_di [11];
  assign \soc.simpleuart.reg_div_di [10] = \soc.spimemio.cfgreg_di [10];
  assign \soc.simpleuart.reg_div_di [9] = \soc.spimemio.cfgreg_di [9];
  assign \soc.simpleuart.reg_div_di [8] = \soc.spimemio.cfgreg_di [8];
  assign \soc.simpleuart.reg_div_di [7] = \soc.spimemio.cfgreg_di [7];
  assign \soc.simpleuart.reg_div_di [6] = \soc.spimemio.cfgreg_di [6];
  assign \soc.simpleuart.reg_div_di [5] = \soc.spimemio.cfgreg_di [5];
  assign \soc.simpleuart.reg_div_di [4] = \soc.spimemio.cfgreg_di [4];
  assign \soc.simpleuart.reg_div_di [3] = \soc.spimemio.cfgreg_di [3];
  assign \soc.simpleuart.reg_div_di [2] = \soc.spimemio.cfgreg_di [2];
  assign \soc.simpleuart.reg_div_di [1] = \soc.spimemio.cfgreg_di [1];
  assign \soc.simpleuart.reg_div_di [0] = \soc.spimemio.cfgreg_di [0];
  assign \soc.simpleuart.reg_div_do [31] = \soc.simpleuart_reg_div_do [31];
  assign \soc.simpleuart.reg_div_do [30] = \soc.simpleuart_reg_div_do [30];
  assign \soc.simpleuart.reg_div_do [29] = \soc.simpleuart_reg_div_do [29];
  assign \soc.simpleuart.reg_div_do [28] = \soc.simpleuart_reg_div_do [28];
  assign \soc.simpleuart.reg_div_do [27] = \soc.simpleuart_reg_div_do [27];
  assign \soc.simpleuart.reg_div_do [26] = \soc.simpleuart_reg_div_do [26];
  assign \soc.simpleuart.reg_div_do [25] = \soc.simpleuart_reg_div_do [25];
  assign \soc.simpleuart.reg_div_do [24] = \soc.simpleuart_reg_div_do [24];
  assign \soc.simpleuart.reg_div_do [23] = \soc.simpleuart_reg_div_do [23];
  assign \soc.simpleuart.reg_div_do [22] = \soc.simpleuart_reg_div_do [22];
  assign \soc.simpleuart.reg_div_do [21] = \soc.simpleuart_reg_div_do [21];
  assign \soc.simpleuart.reg_div_do [20] = \soc.simpleuart_reg_div_do [20];
  assign \soc.simpleuart.reg_div_do [19] = \soc.simpleuart_reg_div_do [19];
  assign \soc.simpleuart.reg_div_do [18] = \soc.simpleuart_reg_div_do [18];
  assign \soc.simpleuart.reg_div_do [17] = \soc.simpleuart_reg_div_do [17];
  assign \soc.simpleuart.reg_div_do [16] = \soc.simpleuart_reg_div_do [16];
  assign \soc.simpleuart.reg_div_do [15] = \soc.simpleuart_reg_div_do [15];
  assign \soc.simpleuart.reg_div_do [14] = \soc.simpleuart_reg_div_do [14];
  assign \soc.simpleuart.reg_div_do [13] = \soc.simpleuart_reg_div_do [13];
  assign \soc.simpleuart.reg_div_do [12] = \soc.simpleuart_reg_div_do [12];
  assign \soc.simpleuart.reg_div_do [11] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [3];
  assign \soc.simpleuart.reg_div_do [10] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [3];
  assign \soc.simpleuart.reg_div_do [9] = \soc.simpleuart_reg_div_do [9];
  assign \soc.simpleuart.reg_div_do [8] = \soc.simpleuart_reg_div_do [8];
  assign \soc.simpleuart.reg_div_do [7] = \soc.simpleuart_reg_div_do [7];
  assign \soc.simpleuart.reg_div_do [6] = \soc.simpleuart_reg_div_do [6];
  assign \soc.simpleuart.reg_div_do [5] = \soc.simpleuart_reg_div_do [5];
  assign \soc.simpleuart.reg_div_do [4] = \soc.simpleuart_reg_div_do [4];
  assign \soc.simpleuart.reg_div_do [3] = \soc.simpleuart_reg_div_do [3];
  assign \soc.simpleuart.reg_div_do [2] = \soc.simpleuart_reg_div_do [2];
  assign \soc.simpleuart.reg_div_do [1] = \soc.simpleuart_reg_div_do [1];
  assign \soc.simpleuart.reg_div_do [0] = \soc.simpleuart_reg_div_do [0];
  assign \soc.simpleuart.resetn  = \soc.spimemio.resetn ;
  assign \soc.simpleuart.send_bitcnt [0] = \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [0] = 1'h1;
  assign \soc.simpleuart.send_divcnt [0] = \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1];
  assign \soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D [0] = \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D [0];
  assign \soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [0] = 1'h0;
  assign \soc.simpleuart.send_dummy  = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [0];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [3] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [2];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [2] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [1];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0] = \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3 [0];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [2] = \soc.simpleuart_reg_div_do [4];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [1] = flash_clk;
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [1] = \soc.spimemio.addr [3];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1 [0] = \soc.spimemio.addr [2];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2 [1] = \soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [31] = \soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [30] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [31];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [29] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [30];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [28] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [29];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [27] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [28];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [26] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [27];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [25] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [26];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [24] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [25];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [23] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [24];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [22] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [23];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [21] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [22];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [20] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [21];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [19] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [20];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [18] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [19];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [17] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [18];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [16] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [17];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [15] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [16];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [14] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [15];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [13] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [14];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [12] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [13];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [11] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [12];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [10] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [11];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [9] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [10];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [8] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [9];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [7] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [8];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [6] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [7];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [5] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [6];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [4] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [5];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [3] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [4];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [2] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [3];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [1] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [2];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0 [0] = \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [1];
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0_SB_CARRY_CO_CI [0] = 1'h1;
  assign \soc.simpleuart.send_dummy_SB_LUT4_I3_O [0] = \soc.spimemio.resetn ;
  assign \soc.simpleuart.send_pattern [9] = 1'h1;
  assign \soc.simpleuart.send_pattern [0] = ser_tx;
  assign \soc.simpleuart.ser_rx  = ser_rx;
  assign \soc.simpleuart.ser_tx  = ser_tx;
  assign \soc.simpleuart_reg_dat_do [31] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [30] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [29] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [28] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [27] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [26] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [25] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [24] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [23] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [22] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [21] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [20] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [19] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [18] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [17] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [16] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [15] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [14] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [13] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [12] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [11] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [10] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_dat_do [9] = \soc.simpleuart_reg_dat_do [8];
  assign \soc.simpleuart_reg_div_do [11] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [3];
  assign \soc.simpleuart_reg_div_do [10] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [3];
  assign \soc.spimem_rdata [31] = \soc.spimemio.rdata [31];
  assign \soc.spimem_rdata [30] = \soc.spimemio.rdata [30];
  assign \soc.spimem_rdata [29] = \soc.spimemio.rdata [29];
  assign \soc.spimem_rdata [28] = \soc.spimemio.rdata [28];
  assign \soc.spimem_rdata [27] = \soc.spimemio.rdata [27];
  assign \soc.spimem_rdata [26] = \soc.spimemio.rdata [26];
  assign \soc.spimem_rdata [25] = \soc.spimemio.rdata [25];
  assign \soc.spimem_rdata [24] = \soc.spimemio.rdata [24];
  assign \soc.spimem_rdata [23] = \soc.spimemio.rdata [23];
  assign \soc.spimem_rdata [22] = \soc.spimemio.rdata [22];
  assign \soc.spimem_rdata [21] = \soc.spimemio.rdata [21];
  assign \soc.spimem_rdata [20] = \soc.spimemio.rdata [20];
  assign \soc.spimem_rdata [19] = \soc.spimemio.rdata [19];
  assign \soc.spimem_rdata [18] = \soc.spimemio.rdata [18];
  assign \soc.spimem_rdata [17] = \soc.spimemio.rdata [17];
  assign \soc.spimem_rdata [16] = \soc.spimemio.rdata [16];
  assign \soc.spimem_rdata [15] = \soc.spimemio.rdata [15];
  assign \soc.spimem_rdata [14] = \soc.spimemio.rdata [14];
  assign \soc.spimem_rdata [13] = \soc.spimemio.rdata [13];
  assign \soc.spimem_rdata [12] = \soc.spimemio.rdata [12];
  assign \soc.spimem_rdata [11] = \soc.spimemio.rdata [11];
  assign \soc.spimem_rdata [10] = \soc.spimemio.rdata [10];
  assign \soc.spimem_rdata [9] = \soc.spimemio.rdata [9];
  assign \soc.spimem_rdata [8] = \soc.spimemio.rdata [8];
  assign \soc.spimem_rdata [7] = \soc.spimemio.rdata [7];
  assign \soc.spimem_rdata [6] = \soc.spimemio.rdata [6];
  assign \soc.spimem_rdata [5] = \soc.spimemio.rdata [5];
  assign \soc.spimem_rdata [4] = \soc.spimemio.rdata [4];
  assign \soc.spimem_rdata [3] = \soc.spimemio.rdata [3];
  assign \soc.spimem_rdata [2] = \soc.spimemio.rdata [2];
  assign \soc.spimem_rdata [1] = \soc.spimemio.rdata [1];
  assign \soc.spimem_rdata [0] = \soc.spimemio.rdata [0];
  assign \soc.spimemio.addr [22] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [0];
  assign \soc.spimemio.addr [17] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [0];
  assign \soc.spimemio.addr [16] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.addr [15] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.spimemio.addr [14] = \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [0];
  assign \soc.spimemio.addr [13] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign \soc.spimemio.addr [12] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [1];
  assign \soc.spimemio.addr [11] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.addr [10] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0];
  assign \soc.spimemio.addr [9] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.addr [8] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.addr [6] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0];
  assign \soc.spimemio.addr [4] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.addr [1] = 1'h0;
  assign \soc.spimemio.addr [0] = 1'h0;
  assign \soc.spimemio.cfgreg_do [31] = \soc.spimemio_cfgreg_do [31];
  assign \soc.spimemio.cfgreg_do [30] = 1'h0;
  assign \soc.spimemio.cfgreg_do [29] = 1'h0;
  assign \soc.spimemio.cfgreg_do [28] = 1'h0;
  assign \soc.spimemio.cfgreg_do [27] = 1'h0;
  assign \soc.spimemio.cfgreg_do [26] = 1'h0;
  assign \soc.spimemio.cfgreg_do [25] = 1'h0;
  assign \soc.spimemio.cfgreg_do [24] = 1'h0;
  assign \soc.spimemio.cfgreg_do [23] = 1'h0;
  assign \soc.spimemio.cfgreg_do [22] = \soc.spimemio_cfgreg_do [22];
  assign \soc.spimemio.cfgreg_do [21] = \soc.spimemio_cfgreg_do [21];
  assign \soc.spimemio.cfgreg_do [20] = \soc.spimemio_cfgreg_do [20];
  assign \soc.spimemio.cfgreg_do [19] = \soc.spimemio_cfgreg_do [19];
  assign \soc.spimemio.cfgreg_do [18] = \soc.spimemio_cfgreg_do [18];
  assign \soc.spimemio.cfgreg_do [17] = \soc.spimemio_cfgreg_do [17];
  assign \soc.spimemio.cfgreg_do [16] = \soc.spimemio_cfgreg_do [16];
  assign \soc.spimemio.cfgreg_do [15] = 1'h0;
  assign \soc.spimemio.cfgreg_do [14] = 1'h0;
  assign \soc.spimemio.cfgreg_do [13] = 1'h0;
  assign \soc.spimemio.cfgreg_do [12] = 1'h0;
  assign \soc.spimemio.cfgreg_do [11] = \soc.spimemio_cfgreg_do [3];
  assign \soc.spimemio.cfgreg_do [10] = \soc.spimemio_cfgreg_do [2];
  assign \soc.spimemio.cfgreg_do [9] = \soc.spimemio_cfgreg_do [9];
  assign \soc.spimemio.cfgreg_do [8] = \soc.spimemio_cfgreg_do [8];
  assign \soc.spimemio.cfgreg_do [7] = 1'h0;
  assign \soc.spimemio.cfgreg_do [6] = 1'h0;
  assign \soc.spimemio.cfgreg_do [5] = flash_csb;
  assign \soc.spimemio.cfgreg_do [4] = flash_clk;
  assign \soc.spimemio.cfgreg_do [3] = \soc.spimemio_cfgreg_do [3];
  assign \soc.spimemio.cfgreg_do [2] = \soc.spimemio_cfgreg_do [2];
  assign \soc.spimemio.cfgreg_do [1] = \soc.spimemio_cfgreg_do [1];
  assign \soc.spimemio.cfgreg_do [0] = \soc.spimemio_cfgreg_do [0];
  assign \soc.spimemio.clk  = clk;
  assign \soc.spimemio.config_cont  = \soc.spimemio_cfgreg_do [20];
  assign \soc.spimemio.config_ddr  = \soc.spimemio_cfgreg_do [22];
  assign \soc.spimemio.config_do [3] = \soc.spimemio.xfer_io3_90_SB_LUT4_I3_O [2];
  assign \soc.spimemio.config_do [2] = \soc.spimemio.xfer_io2_90_SB_LUT4_I3_O [2];
  assign \soc.spimemio.config_dummy [3] = \soc.spimemio_cfgreg_do [19];
  assign \soc.spimemio.config_dummy [2] = \soc.spimemio_cfgreg_do [18];
  assign \soc.spimemio.config_dummy [1] = \soc.spimemio_cfgreg_do [17];
  assign \soc.spimemio.config_dummy [0] = \soc.spimemio_cfgreg_do [16];
  assign \soc.spimemio.config_en  = \soc.spimemio_cfgreg_do [31];
  assign \soc.spimemio.config_qspi  = \soc.spimemio_cfgreg_do [21];
  assign \soc.spimemio.config_qspi_SB_LUT4_I0_I3 [2] = \soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.config_qspi_SB_LUT4_I0_I3 [1] = \soc.spimemio_cfgreg_do [22];
  assign \soc.spimemio.config_qspi_SB_LUT4_I0_I3 [0] = \soc.spimemio_cfgreg_do [21];
  assign \soc.spimemio.config_qspi_SB_LUT4_I0_O [2] = \soc.spimemio.state [12];
  assign \soc.spimemio.config_qspi_SB_LUT4_I0_O [1] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.config_qspi_SB_LUT4_I0_O [0] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.din_data [7] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [2];
  assign \soc.spimemio.din_data [6] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.din_data [5] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [2];
  assign \soc.spimemio.din_data [4] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.din_data [3] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.din_data [2] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.din_data [1] = \soc.spimemio.xfer.din_data [1];
  assign \soc.spimemio.din_data [0] = \soc.spimemio.xfer.din_data [0];
  assign \soc.spimemio.din_ddr  = \soc.spimemio.din_ddr_SB_LUT4_I0_I2 [0];
  assign \soc.spimemio.din_ddr_SB_LUT4_I0_I2 [3] = \soc.spimemio.din_ddr_SB_LUT4_I0_I3 [1];
  assign \soc.spimemio.din_ddr_SB_LUT4_I0_I2 [2] = \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [1];
  assign \soc.spimemio.din_ddr_SB_LUT4_I0_I2 [1] = \soc.spimemio_cfgreg_do [22];
  assign \soc.spimemio.din_ddr_SB_LUT4_I0_I3 [3] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.din_ddr_SB_LUT4_I0_I3 [2] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0];
  assign \soc.spimemio.din_ddr_SB_LUT4_I0_I3 [0] = \soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.din_qspi  = \soc.spimemio.xfer.din_qspi ;
  assign \soc.spimemio.din_rd  = \soc.spimemio.xfer.din_rd ;
  assign \soc.spimemio.din_tag [3] = 1'h0;
  assign \soc.spimemio.din_tag [2] = \soc.spimemio.xfer.din_tag [2];
  assign \soc.spimemio.din_tag [1] = \soc.spimemio.xfer.din_tag [1];
  assign \soc.spimemio.din_tag [0] = \soc.spimemio.xfer.din_tag [0];
  assign \soc.spimemio.din_tag_SB_DFFESR_Q_2_D [2] = \soc.spimemio.state [3];
  assign \soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0];
  assign \soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2 [0] = \soc.spimemio.rd_wait_SB_LUT4_I3_O [0];
  assign \soc.spimemio.din_valid  = \soc.spimemio.xfer.din_valid ;
  assign \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2 [3] = \soc.spimemio.state [9];
  assign \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2 [2] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [2];
  assign \soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0] = \soc.spimemio.state [3];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O [2] = \soc.spimemio.xfer_resetn ;
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O [1] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O [0] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [1];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O [1] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [3] = \soc.spimemio.xfer_resetn ;
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I1_I0 [2] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O [1] = \soc.spimemio.state [9];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [2] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3 [1] = \soc.spimemio.state [9];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [2] = \soc.spimemio.state [12];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1] = \soc.spimemio.state [6];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1] = \soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1 [0] = \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2 [3] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2 [1] = \soc.spimemio_cfgreg_do [19];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2 [0] = \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [1] = \soc.spimemio.state [6];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3 [0] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1] = \soc.spimemio.state [6];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [2] = \soc.spimemio_cfgreg_do [22];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [1] = \soc.spimemio_cfgreg_do [21];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3 [0] = \soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3 [2] = \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3 [1] = \soc.spimemio_cfgreg_do [16];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3 [0] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [3] = \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [2];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2 [1] = \soc.spimemio.state [9];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [3] = \soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2 [1] = \soc.spimemio.state [6];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_I0 [3] = \soc.spimemio.xfer.din_valid ;
  assign \soc.spimemio.din_valid_SB_LUT4_I3_I0 [2] = \soc.spimemio.xfer_resetn ;
  assign \soc.spimemio.din_valid_SB_LUT4_I3_I0 [1] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1 [0] = \soc.spimemio.xfer.xfer_qspi ;
  assign \soc.spimemio.din_valid_SB_LUT4_I3_O [3] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_O [2] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_O [1] = \soc.spimemio.state [12];
  assign \soc.spimemio.din_valid_SB_LUT4_I3_O [0] = \soc.spimemio.state [6];
  assign \soc.spimemio.dout_data [7] = \soc.spimemio.xfer.ibuffer [7];
  assign \soc.spimemio.dout_data [6] = \soc.spimemio.xfer.ibuffer [6];
  assign \soc.spimemio.dout_data [5] = \soc.spimemio.xfer.ibuffer [5];
  assign \soc.spimemio.dout_data [4] = \soc.spimemio.xfer.ibuffer [4];
  assign \soc.spimemio.dout_data [3] = \soc.spimemio.xfer.ibuffer [3];
  assign \soc.spimemio.dout_data [2] = \soc.spimemio.xfer.ibuffer [2];
  assign \soc.spimemio.dout_data [1] = \soc.spimemio.xfer.ibuffer [1];
  assign \soc.spimemio.dout_data [0] = \soc.spimemio.xfer.ibuffer [0];
  assign \soc.spimemio.dout_tag [3] = 1'h0;
  assign \soc.spimemio.dout_tag [2] = \soc.spimemio.xfer.xfer_tag_q [2];
  assign \soc.spimemio.dout_tag [1] = \soc.spimemio.xfer.xfer_tag_q [1];
  assign \soc.spimemio.dout_tag [0] = \soc.spimemio.xfer.xfer_tag_q [0];
  assign \soc.spimemio.flash_clk  = flash_clk;
  assign \soc.spimemio.flash_csb  = flash_csb;
  assign \soc.spimemio.flash_io0_di  = \soc.spimemio_cfgreg_do [0];
  assign \soc.spimemio.flash_io0_oe  = \soc.spimemio_cfgreg_do [8];
  assign \soc.spimemio.flash_io1_di  = \soc.spimemio_cfgreg_do [1];
  assign \soc.spimemio.flash_io1_oe  = \soc.spimemio_cfgreg_do [9];
  assign \soc.spimemio.flash_io2_di  = \soc.spimemio_cfgreg_do [2];
  assign \soc.spimemio.flash_io2_do  = \soc.spimemio_cfgreg_do [2];
  assign \soc.spimemio.flash_io2_oe  = \soc.spimemio_cfgreg_do [2];
  assign \soc.spimemio.flash_io3_di  = \soc.spimemio_cfgreg_do [3];
  assign \soc.spimemio.flash_io3_do  = \soc.spimemio_cfgreg_do [3];
  assign \soc.spimemio.flash_io3_oe  = \soc.spimemio_cfgreg_do [3];
  assign \soc.spimemio.rd_addr [14] = \soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.rd_addr [13] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2];
  assign \soc.spimemio.rd_addr [12] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [0];
  assign \soc.spimemio.rd_addr [11] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1];
  assign \soc.spimemio.rd_addr [8] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2 [1];
  assign \soc.spimemio.rd_addr [1] = 1'h0;
  assign \soc.spimemio.rd_addr [0] = 1'h0;
  assign \soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2 [1] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0];
  assign \soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2 [0] = \soc.spimemio.rd_inc_SB_DFFESR_Q_R [1];
  assign \soc.spimemio.rd_inc_SB_DFFESR_Q_R [2] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0];
  assign \soc.spimemio.rd_valid  = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [1];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_I3 [1] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [1];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [2] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [1];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [0] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [0] = \soc.spimemio.rd_valid_SB_LUT4_I3_I0 [1];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 [3] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 [2] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [2];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 [1] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0 [0] = \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_I3 [2];
  assign \soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1];
  assign \soc.spimemio.rd_valid_SB_LUT4_I3_I0 [3] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1 [1];
  assign \soc.spimemio.rd_valid_SB_LUT4_I3_I0 [2] = \soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [0];
  assign \soc.spimemio.rd_valid_SB_LUT4_I3_I0 [0] = \soc.spimemio.valid_SB_LUT4_I3_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0];
  assign \soc.spimemio.rd_wait_SB_LUT4_I1_O [2] = \soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [2];
  assign \soc.spimemio.rd_wait_SB_LUT4_I3_O [3] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.rd_wait_SB_LUT4_I3_O [2] = \soc.spimemio.state [3];
  assign \soc.spimemio.rd_wait_SB_LUT4_I3_O [1] = \soc.spimemio.state [11];
  assign \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1 [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1];
  assign \soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O [1] = 1'h0;
  assign \soc.spimemio.softreset_SB_LUT4_I2_O [1] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0];
  assign \soc.spimemio.softreset_SB_LUT4_I2_O [0] = \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.state [10] = \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [3];
  assign \soc.spimemio.state [8] = \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [1];
  assign \soc.spimemio.state [4] = \soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [3];
  assign \soc.spimemio.state [2] = \soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.state [1] = \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0];
  assign \soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3 [0] = \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3 [1] = \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I0 [0];
  assign \soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3 [0] = \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1 [0] = \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [3];
  assign \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0];
  assign \soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1] = \soc.spimemio_cfgreg_do [20];
  assign \soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1 [0] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [0];
  assign \soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3 [0] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [0];
  assign \soc.spimemio.valid  = \soc.spimemio.valid_SB_LUT4_I3_I0 [3];
  assign \soc.spimemio.xfer.clk  = clk;
  assign \soc.spimemio.xfer.count [3] = \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1];
  assign \soc.spimemio.xfer.count [2] = \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [2];
  assign \soc.spimemio.xfer.count [1] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D [3] = \soc.spimemio.xfer.next_count [3];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3 [2] = \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [0];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [1];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3 [0] = \soc.spimemio.xfer.xfer_qspi ;
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2 [0] = \soc.spimemio.xfer.xfer_qspi ;
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [3] = \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [0];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [1] = \soc.spimemio.xfer_clk ;
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1 [0] = \soc.spimemio.xfer.xfer_ddr ;
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3] = \soc.spimemio.xfer.xfer_qspi ;
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] = \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [3];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [0] = 1'h1;
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1 [1] = \soc.spimemio.xfer.xfer_dspi ;
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 [3] = \soc.spimemio.xfer_resetn ;
  assign \soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer_resetn_SB_LUT4_I3_2_O [1];
  assign \soc.spimemio.xfer.din_data [7] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [2];
  assign \soc.spimemio.xfer.din_data [6] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.xfer.din_data [5] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [2];
  assign \soc.spimemio.xfer.din_data [4] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.xfer.din_data [3] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.xfer.din_data [2] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [0];
  assign \soc.spimemio.xfer.din_ddr  = \soc.spimemio.xfer_ddr ;
  assign \soc.spimemio.xfer.din_dspi  = \soc.spimemio.xfer_dspi ;
  assign \soc.spimemio.xfer.din_tag [3] = 1'h0;
  assign \soc.spimemio.xfer.dout_data [7] = \soc.spimemio.xfer.ibuffer [7];
  assign \soc.spimemio.xfer.dout_data [6] = \soc.spimemio.xfer.ibuffer [6];
  assign \soc.spimemio.xfer.dout_data [5] = \soc.spimemio.xfer.ibuffer [5];
  assign \soc.spimemio.xfer.dout_data [4] = \soc.spimemio.xfer.ibuffer [4];
  assign \soc.spimemio.xfer.dout_data [3] = \soc.spimemio.xfer.ibuffer [3];
  assign \soc.spimemio.xfer.dout_data [2] = \soc.spimemio.xfer.ibuffer [2];
  assign \soc.spimemio.xfer.dout_data [1] = \soc.spimemio.xfer.ibuffer [1];
  assign \soc.spimemio.xfer.dout_data [0] = \soc.spimemio.xfer.ibuffer [0];
  assign \soc.spimemio.xfer.dout_tag [3] = 1'h0;
  assign \soc.spimemio.xfer.dout_tag [2] = \soc.spimemio.xfer.xfer_tag_q [2];
  assign \soc.spimemio.xfer.dout_tag [1] = \soc.spimemio.xfer.xfer_tag_q [1];
  assign \soc.spimemio.xfer.dout_tag [0] = \soc.spimemio.xfer.xfer_tag_q [0];
  assign \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2 [3] = 1'h1;
  assign \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2 [2] = 1'h1;
  assign \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2 [1] = 1'h1;
  assign \soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO [0] = 1'h1;
  assign \soc.spimemio.xfer.fetch  = \soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [0];
  assign \soc.spimemio.xfer.flash_clk  = \soc.spimemio.xfer_clk ;
  assign \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3 [3] = 1'h1;
  assign \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3 [2] = 1'h1;
  assign \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3 [1] = 1'h1;
  assign \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3 [0] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I1_1_O [0];
  assign \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO [0] = 1'h1;
  assign \soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [0];
  assign \soc.spimemio.xfer.flash_csb  = \soc.spimemio.xfer_csb ;
  assign \soc.spimemio.xfer.flash_io0_di  = \soc.spimemio_cfgreg_do [0];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I1_O [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [1] = \soc.spimemio.xfer.ibuffer [5];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [0] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3 [1] = \soc.spimemio.xfer.ibuffer [4];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3 [0] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3 [1] = \soc.spimemio.xfer.ibuffer [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3 [0] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [2];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [1];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 [0];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O [1] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [1];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [2] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [2];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I1_SB_LUT4_I0_O [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_4_I3 [1] = \soc.spimemio.xfer.xfer_qspi ;
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1 [0] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 [0];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_1_O_SB_LUT4_I0_O [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O [1] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O [3] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O [2] = \soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O_SB_LUT4_I0_O [0];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O [3] = \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_5_I3 [1] = \soc.spimemio.xfer.xfer_qspi ;
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3 [1] = \soc.spimemio.xfer.ibuffer [6];
  assign \soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3 [0] = \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [3];
  assign \soc.spimemio.xfer.flash_io0_do  = \soc.spimemio.xfer_io0_do ;
  assign \soc.spimemio.xfer.flash_io1_di  = \soc.spimemio_cfgreg_do [1];
  assign \soc.spimemio.xfer.flash_io1_do  = \soc.spimemio.xfer_io1_do ;
  assign \soc.spimemio.xfer.flash_io2_di  = \soc.spimemio_cfgreg_do [2];
  assign \soc.spimemio.xfer.flash_io2_do  = \soc.spimemio.xfer_io2_do ;
  assign \soc.spimemio.xfer.flash_io3_di  = \soc.spimemio_cfgreg_do [3];
  assign \soc.spimemio.xfer.flash_io3_do  = \soc.spimemio.xfer_io3_do ;
  assign \soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [2] = \soc.spimemio.xfer.xfer_ddr_q ;
  assign \soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O [1] = \soc.spimemio.xfer.next_fetch ;
  assign \soc.spimemio.xfer.next_count [2] = 1'hx;
  assign \soc.spimemio.xfer.next_count [1] = 1'hx;
  assign \soc.spimemio.xfer.next_count [0] = 1'hx;
  assign \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O [1] = \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [2];
  assign \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O [1] = \soc.spimemio.xfer.xfer_tag_q [0];
  assign \soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I3_I2 [0] = \soc.spimemio.xfer.xfer_tag_q [2];
  assign \soc.spimemio.xfer.next_obuffer [0] = 1'h0;
  assign \soc.spimemio.xfer.obuffer [7] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [0];
  assign \soc.spimemio.xfer.obuffer [6] = \soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [1];
  assign \soc.spimemio.xfer.obuffer [2] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.spimemio.xfer.obuffer [0] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [0];
  assign \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.spimemio.xfer.xfer_qspi ;
  assign \soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0 [3] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3 [1] = \soc.spimemio.xfer.xfer_qspi ;
  assign \soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2] = \soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0 [3];
  assign \soc.spimemio.xfer.resetn  = \soc.spimemio.xfer_resetn ;
  assign \soc.spimemio.xfer.xfer_dspi_SB_LUT4_I3_O [2] = \soc.spimemio.xfer_clk ;
  assign \soc.spimemio.xfer.xfer_tag [3] = 1'h0;
  assign \soc.spimemio.xfer.xfer_tag_q [3] = 1'h0;
  assign \soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [3] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [2];
  assign \soc.spimemio.xfer_io0_do_SB_LUT4_O_I2 [0] = \soc.spimemio.xfer_io1_do_SB_LUT4_O_I3 [1];
  assign \soc.spimemio.xfer_io2_90_SB_LUT4_I3_O [3] = \soc.spimemio_cfgreg_do [31];
  assign \soc.spimemio.xfer_io3_90_SB_LUT4_I3_O [3] = \soc.spimemio_cfgreg_do [31];
  assign \soc.spimemio_cfgreg_do [30] = 1'h0;
  assign \soc.spimemio_cfgreg_do [29] = 1'h0;
  assign \soc.spimemio_cfgreg_do [28] = 1'h0;
  assign \soc.spimemio_cfgreg_do [27] = 1'h0;
  assign \soc.spimemio_cfgreg_do [26] = 1'h0;
  assign \soc.spimemio_cfgreg_do [25] = 1'h0;
  assign \soc.spimemio_cfgreg_do [24] = 1'h0;
  assign \soc.spimemio_cfgreg_do [23] = 1'h0;
  assign \soc.spimemio_cfgreg_do [15] = 1'h0;
  assign \soc.spimemio_cfgreg_do [14] = 1'h0;
  assign \soc.spimemio_cfgreg_do [13] = 1'h0;
  assign \soc.spimemio_cfgreg_do [12] = 1'h0;
  assign \soc.spimemio_cfgreg_do [11] = \soc.spimemio_cfgreg_do [3];
  assign \soc.spimemio_cfgreg_do [10] = \soc.spimemio_cfgreg_do [2];
  assign \soc.spimemio_cfgreg_do [7] = 1'h0;
  assign \soc.spimemio_cfgreg_do [6] = 1'h0;
  assign \soc.spimemio_cfgreg_do [5] = flash_csb;
  assign \soc.spimemio_cfgreg_do [4] = flash_clk;
endmodule
