read -sv run_verilog_mid/adder_32b_24_39_8a38b7854bbc5b53ca1d7987618ec182.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_39_8a38b7854bbc5b53ca1d7987618ec182_yosys.v
