// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_54 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_334_p2;
reg   [0:0] icmp_ln86_reg_1316;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1316_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1297_fu_340_p2;
reg   [0:0] icmp_ln86_1297_reg_1327;
wire   [0:0] icmp_ln86_1298_fu_346_p2;
reg   [0:0] icmp_ln86_1298_reg_1332;
reg   [0:0] icmp_ln86_1298_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1298_reg_1332_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1299_fu_352_p2;
reg   [0:0] icmp_ln86_1299_reg_1338;
wire   [0:0] icmp_ln86_1300_fu_358_p2;
reg   [0:0] icmp_ln86_1300_reg_1344;
reg   [0:0] icmp_ln86_1300_reg_1344_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1301_fu_364_p2;
reg   [0:0] icmp_ln86_1301_reg_1350;
reg   [0:0] icmp_ln86_1301_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1301_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1301_reg_1350_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1302_fu_370_p2;
reg   [0:0] icmp_ln86_1302_reg_1356;
reg   [0:0] icmp_ln86_1302_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1302_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1302_reg_1356_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1302_reg_1356_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1303_fu_376_p2;
reg   [0:0] icmp_ln86_1303_reg_1363;
wire   [0:0] icmp_ln86_1304_fu_382_p2;
reg   [0:0] icmp_ln86_1304_reg_1369;
reg   [0:0] icmp_ln86_1304_reg_1369_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1305_fu_388_p2;
reg   [0:0] icmp_ln86_1305_reg_1375;
reg   [0:0] icmp_ln86_1305_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1305_reg_1375_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1306_fu_394_p2;
reg   [0:0] icmp_ln86_1306_reg_1381;
reg   [0:0] icmp_ln86_1306_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1306_reg_1381_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1306_reg_1381_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1307_fu_400_p2;
reg   [0:0] icmp_ln86_1307_reg_1387;
reg   [0:0] icmp_ln86_1307_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1307_reg_1387_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1307_reg_1387_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1308_fu_406_p2;
reg   [0:0] icmp_ln86_1308_reg_1393;
reg   [0:0] icmp_ln86_1308_reg_1393_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1308_reg_1393_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1308_reg_1393_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1308_reg_1393_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1309_fu_412_p2;
reg   [0:0] icmp_ln86_1309_reg_1399;
reg   [0:0] icmp_ln86_1309_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1309_reg_1399_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1309_reg_1399_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1309_reg_1399_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1309_reg_1399_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1310_fu_418_p2;
reg   [0:0] icmp_ln86_1310_reg_1405;
reg   [0:0] icmp_ln86_1310_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1310_reg_1405_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1310_reg_1405_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1310_reg_1405_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1310_reg_1405_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1310_reg_1405_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1311_fu_424_p2;
reg   [0:0] icmp_ln86_1311_reg_1411;
reg   [0:0] icmp_ln86_1311_reg_1411_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1312_fu_430_p2;
reg   [0:0] icmp_ln86_1312_reg_1416;
wire   [0:0] icmp_ln86_1313_fu_436_p2;
reg   [0:0] icmp_ln86_1313_reg_1421;
reg   [0:0] icmp_ln86_1313_reg_1421_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1314_fu_442_p2;
reg   [0:0] icmp_ln86_1314_reg_1426;
reg   [0:0] icmp_ln86_1314_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1315_fu_448_p2;
reg   [0:0] icmp_ln86_1315_reg_1431;
reg   [0:0] icmp_ln86_1315_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1315_reg_1431_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1316_fu_454_p2;
reg   [0:0] icmp_ln86_1316_reg_1436;
reg   [0:0] icmp_ln86_1316_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1316_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1317_fu_460_p2;
reg   [0:0] icmp_ln86_1317_reg_1441;
reg   [0:0] icmp_ln86_1317_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1317_reg_1441_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1318_fu_466_p2;
reg   [0:0] icmp_ln86_1318_reg_1446;
reg   [0:0] icmp_ln86_1318_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1318_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1318_reg_1446_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1319_fu_472_p2;
reg   [0:0] icmp_ln86_1319_reg_1451;
reg   [0:0] icmp_ln86_1319_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1319_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1319_reg_1451_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1320_fu_478_p2;
reg   [0:0] icmp_ln86_1320_reg_1456;
reg   [0:0] icmp_ln86_1320_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1320_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1320_reg_1456_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1321_fu_484_p2;
reg   [0:0] icmp_ln86_1321_reg_1461;
reg   [0:0] icmp_ln86_1321_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1321_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1321_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1321_reg_1461_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1322_fu_490_p2;
reg   [0:0] icmp_ln86_1322_reg_1466;
reg   [0:0] icmp_ln86_1322_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1322_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1322_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1322_reg_1466_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1323_fu_496_p2;
reg   [0:0] icmp_ln86_1323_reg_1471;
reg   [0:0] icmp_ln86_1323_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1323_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1323_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1323_reg_1471_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1323_reg_1471_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1324_fu_502_p2;
reg   [0:0] icmp_ln86_1324_reg_1476;
reg   [0:0] icmp_ln86_1324_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1324_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1324_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1324_reg_1476_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1324_reg_1476_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1325_fu_508_p2;
reg   [0:0] icmp_ln86_1325_reg_1481;
reg   [0:0] icmp_ln86_1325_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1325_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1325_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1325_reg_1481_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1325_reg_1481_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1325_reg_1481_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_514_p2;
reg   [0:0] and_ln102_reg_1486;
reg   [0:0] and_ln102_reg_1486_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1486_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_525_p2;
reg   [0:0] and_ln104_reg_1496;
wire   [0:0] and_ln102_1388_fu_530_p2;
reg   [0:0] and_ln102_1388_reg_1502;
wire   [0:0] and_ln104_236_fu_539_p2;
reg   [0:0] and_ln104_236_reg_1509;
wire   [0:0] and_ln102_1392_fu_544_p2;
reg   [0:0] and_ln102_1392_reg_1514;
wire   [0:0] and_ln102_1393_fu_554_p2;
reg   [0:0] and_ln102_1393_reg_1520;
wire   [0:0] or_ln117_fu_570_p2;
reg   [0:0] or_ln117_reg_1526;
wire   [0:0] xor_ln104_fu_576_p2;
reg   [0:0] xor_ln104_reg_1531;
wire   [0:0] and_ln102_1389_fu_581_p2;
reg   [0:0] and_ln102_1389_reg_1537;
wire   [0:0] and_ln104_237_fu_590_p2;
reg   [0:0] and_ln104_237_reg_1543;
reg   [0:0] and_ln104_237_reg_1543_pp0_iter3_reg;
wire   [0:0] and_ln102_1394_fu_600_p2;
reg   [0:0] and_ln102_1394_reg_1549;
wire   [3:0] select_ln117_1259_fu_701_p3;
reg   [3:0] select_ln117_1259_reg_1554;
wire   [0:0] or_ln117_1152_fu_708_p2;
reg   [0:0] or_ln117_1152_reg_1559;
wire   [0:0] and_ln102_1387_fu_713_p2;
reg   [0:0] and_ln102_1387_reg_1565;
wire   [0:0] and_ln104_235_fu_722_p2;
reg   [0:0] and_ln104_235_reg_1571;
reg   [0:0] and_ln104_235_reg_1571_pp0_iter4_reg;
wire   [0:0] and_ln102_1390_fu_727_p2;
reg   [0:0] and_ln102_1390_reg_1577;
wire   [0:0] and_ln102_1396_fu_741_p2;
reg   [0:0] and_ln102_1396_reg_1583;
wire   [0:0] or_ln117_1156_fu_815_p2;
reg   [0:0] or_ln117_1156_reg_1589;
wire   [3:0] select_ln117_1265_fu_829_p3;
reg   [3:0] select_ln117_1265_reg_1594;
wire   [0:0] and_ln104_238_fu_842_p2;
reg   [0:0] and_ln104_238_reg_1599;
wire   [0:0] and_ln102_1391_fu_847_p2;
reg   [0:0] and_ln102_1391_reg_1604;
reg   [0:0] and_ln102_1391_reg_1604_pp0_iter5_reg;
wire   [0:0] and_ln102_1397_fu_861_p2;
reg   [0:0] and_ln102_1397_reg_1611;
wire   [0:0] or_ln117_1161_fu_944_p2;
reg   [0:0] or_ln117_1161_reg_1616;
wire   [4:0] select_ln117_1271_fu_956_p3;
reg   [4:0] select_ln117_1271_reg_1621;
wire   [0:0] or_ln117_1163_fu_964_p2;
reg   [0:0] or_ln117_1163_reg_1626;
wire   [0:0] or_ln117_1165_fu_970_p2;
reg   [0:0] or_ln117_1165_reg_1632;
reg   [0:0] or_ln117_1165_reg_1632_pp0_iter5_reg;
wire   [0:0] and_ln104_239_fu_979_p2;
reg   [0:0] and_ln104_239_reg_1640;
reg   [0:0] and_ln104_239_reg_1640_pp0_iter6_reg;
wire   [0:0] or_ln117_1167_fu_1056_p2;
reg   [0:0] or_ln117_1167_reg_1646;
wire   [4:0] select_ln117_1277_fu_1069_p3;
reg   [4:0] select_ln117_1277_reg_1651;
wire   [0:0] or_ln117_1171_fu_1131_p2;
reg   [0:0] or_ln117_1171_reg_1656;
wire   [4:0] select_ln117_1281_fu_1145_p3;
reg   [4:0] select_ln117_1281_reg_1661;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_614_fu_520_p2;
wire   [0:0] xor_ln104_616_fu_534_p2;
wire   [0:0] xor_ln104_620_fu_549_p2;
wire   [0:0] and_ln102_1416_fu_559_p2;
wire   [0:0] and_ln102_1401_fu_564_p2;
wire   [0:0] xor_ln104_617_fu_585_p2;
wire   [0:0] xor_ln104_621_fu_595_p2;
wire   [0:0] and_ln102_1417_fu_613_p2;
wire   [0:0] and_ln102_1400_fu_605_p2;
wire   [0:0] xor_ln117_fu_623_p2;
wire   [1:0] zext_ln117_fu_629_p1;
wire   [1:0] select_ln117_fu_633_p3;
wire   [1:0] select_ln117_1254_fu_640_p3;
wire   [0:0] and_ln102_1402_fu_609_p2;
wire   [2:0] zext_ln117_136_fu_647_p1;
wire   [0:0] or_ln117_1148_fu_651_p2;
wire   [2:0] select_ln117_1255_fu_656_p3;
wire   [0:0] or_ln117_1149_fu_663_p2;
wire   [0:0] and_ln102_1403_fu_618_p2;
wire   [2:0] select_ln117_1256_fu_667_p3;
wire   [0:0] or_ln117_1150_fu_675_p2;
wire   [2:0] select_ln117_1257_fu_681_p3;
wire   [2:0] select_ln117_1258_fu_689_p3;
wire   [3:0] zext_ln117_137_fu_697_p1;
wire   [0:0] xor_ln104_615_fu_717_p2;
wire   [0:0] xor_ln104_622_fu_732_p2;
wire   [0:0] and_ln102_1418_fu_750_p2;
wire   [0:0] and_ln102_1395_fu_737_p2;
wire   [0:0] and_ln102_1404_fu_746_p2;
wire   [0:0] or_ln117_1151_fu_765_p2;
wire   [0:0] and_ln102_1405_fu_755_p2;
wire   [3:0] select_ln117_1260_fu_770_p3;
wire   [0:0] or_ln117_1153_fu_777_p2;
wire   [3:0] select_ln117_1261_fu_782_p3;
wire   [0:0] or_ln117_1154_fu_789_p2;
wire   [0:0] and_ln102_1406_fu_760_p2;
wire   [3:0] select_ln117_1262_fu_793_p3;
wire   [0:0] or_ln117_1155_fu_801_p2;
wire   [3:0] select_ln117_1263_fu_807_p3;
wire   [3:0] select_ln117_1264_fu_821_p3;
wire   [0:0] xor_ln104_618_fu_837_p2;
wire   [0:0] xor_ln104_623_fu_851_p2;
wire   [0:0] and_ln102_1419_fu_866_p2;
wire   [0:0] xor_ln104_624_fu_856_p2;
wire   [0:0] and_ln102_1420_fu_880_p2;
wire   [0:0] and_ln102_1407_fu_871_p2;
wire   [0:0] or_ln117_1157_fu_890_p2;
wire   [3:0] select_ln117_1266_fu_895_p3;
wire   [0:0] and_ln102_1408_fu_876_p2;
wire   [4:0] zext_ln117_138_fu_902_p1;
wire   [0:0] or_ln117_1158_fu_906_p2;
wire   [4:0] select_ln117_1267_fu_911_p3;
wire   [0:0] or_ln117_1159_fu_918_p2;
wire   [0:0] and_ln102_1409_fu_885_p2;
wire   [4:0] select_ln117_1268_fu_922_p3;
wire   [0:0] or_ln117_1160_fu_930_p2;
wire   [4:0] select_ln117_1269_fu_936_p3;
wire   [4:0] select_ln117_1270_fu_948_p3;
wire   [0:0] xor_ln104_619_fu_974_p2;
wire   [0:0] xor_ln104_625_fu_984_p2;
wire   [0:0] and_ln102_1421_fu_997_p2;
wire   [0:0] and_ln102_1398_fu_989_p2;
wire   [0:0] and_ln102_1410_fu_993_p2;
wire   [0:0] or_ln117_1162_fu_1012_p2;
wire   [0:0] and_ln102_1411_fu_1002_p2;
wire   [4:0] select_ln117_1272_fu_1017_p3;
wire   [0:0] or_ln117_1164_fu_1024_p2;
wire   [4:0] select_ln117_1273_fu_1029_p3;
wire   [0:0] and_ln102_1412_fu_1007_p2;
wire   [4:0] select_ln117_1274_fu_1036_p3;
wire   [0:0] or_ln117_1166_fu_1044_p2;
wire   [4:0] select_ln117_1275_fu_1049_p3;
wire   [4:0] select_ln117_1276_fu_1061_p3;
wire   [0:0] xor_ln104_626_fu_1077_p2;
wire   [0:0] and_ln102_1422_fu_1086_p2;
wire   [0:0] and_ln102_1399_fu_1082_p2;
wire   [0:0] and_ln102_1413_fu_1091_p2;
wire   [0:0] or_ln117_1168_fu_1101_p2;
wire   [0:0] or_ln117_1169_fu_1106_p2;
wire   [0:0] and_ln102_1414_fu_1096_p2;
wire   [4:0] select_ln117_1278_fu_1110_p3;
wire   [0:0] or_ln117_1170_fu_1117_p2;
wire   [4:0] select_ln117_1279_fu_1123_p3;
wire   [4:0] select_ln117_1280_fu_1137_p3;
wire   [0:0] xor_ln104_627_fu_1153_p2;
wire   [0:0] and_ln102_1423_fu_1158_p2;
wire   [0:0] and_ln102_1415_fu_1163_p2;
wire   [0:0] or_ln117_1172_fu_1168_p2;
wire   [11:0] agg_result_fu_1180_p65;
wire   [4:0] agg_result_fu_1180_p66;
wire   [11:0] agg_result_fu_1180_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_1180_p1;
wire   [4:0] agg_result_fu_1180_p3;
wire   [4:0] agg_result_fu_1180_p5;
wire   [4:0] agg_result_fu_1180_p7;
wire   [4:0] agg_result_fu_1180_p9;
wire   [4:0] agg_result_fu_1180_p11;
wire   [4:0] agg_result_fu_1180_p13;
wire   [4:0] agg_result_fu_1180_p15;
wire   [4:0] agg_result_fu_1180_p17;
wire   [4:0] agg_result_fu_1180_p19;
wire   [4:0] agg_result_fu_1180_p21;
wire   [4:0] agg_result_fu_1180_p23;
wire   [4:0] agg_result_fu_1180_p25;
wire   [4:0] agg_result_fu_1180_p27;
wire   [4:0] agg_result_fu_1180_p29;
wire   [4:0] agg_result_fu_1180_p31;
wire  signed [4:0] agg_result_fu_1180_p33;
wire  signed [4:0] agg_result_fu_1180_p35;
wire  signed [4:0] agg_result_fu_1180_p37;
wire  signed [4:0] agg_result_fu_1180_p39;
wire  signed [4:0] agg_result_fu_1180_p41;
wire  signed [4:0] agg_result_fu_1180_p43;
wire  signed [4:0] agg_result_fu_1180_p45;
wire  signed [4:0] agg_result_fu_1180_p47;
wire  signed [4:0] agg_result_fu_1180_p49;
wire  signed [4:0] agg_result_fu_1180_p51;
wire  signed [4:0] agg_result_fu_1180_p53;
wire  signed [4:0] agg_result_fu_1180_p55;
wire  signed [4:0] agg_result_fu_1180_p57;
wire  signed [4:0] agg_result_fu_1180_p59;
wire  signed [4:0] agg_result_fu_1180_p61;
wire  signed [4:0] agg_result_fu_1180_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x_U244(
    .din0(12'd974),
    .din1(12'd9),
    .din2(12'd3649),
    .din3(12'd3871),
    .din4(12'd3652),
    .din5(12'd116),
    .din6(12'd488),
    .din7(12'd4060),
    .din8(12'd550),
    .din9(12'd4030),
    .din10(12'd396),
    .din11(12'd669),
    .din12(12'd1730),
    .din13(12'd695),
    .din14(12'd3786),
    .din15(12'd73),
    .din16(12'd63),
    .din17(12'd565),
    .din18(12'd3725),
    .din19(12'd286),
    .din20(12'd366),
    .din21(12'd641),
    .din22(12'd3875),
    .din23(12'd414),
    .din24(12'd772),
    .din25(12'd161),
    .din26(12'd713),
    .din27(12'd476),
    .din28(12'd1032),
    .din29(12'd577),
    .din30(12'd286),
    .din31(12'd615),
    .def(agg_result_fu_1180_p65),
    .sel(agg_result_fu_1180_p66),
    .dout(agg_result_fu_1180_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1387_reg_1565 <= and_ln102_1387_fu_713_p2;
        and_ln102_1388_reg_1502 <= and_ln102_1388_fu_530_p2;
        and_ln102_1389_reg_1537 <= and_ln102_1389_fu_581_p2;
        and_ln102_1390_reg_1577 <= and_ln102_1390_fu_727_p2;
        and_ln102_1391_reg_1604 <= and_ln102_1391_fu_847_p2;
        and_ln102_1391_reg_1604_pp0_iter5_reg <= and_ln102_1391_reg_1604;
        and_ln102_1392_reg_1514 <= and_ln102_1392_fu_544_p2;
        and_ln102_1393_reg_1520 <= and_ln102_1393_fu_554_p2;
        and_ln102_1394_reg_1549 <= and_ln102_1394_fu_600_p2;
        and_ln102_1396_reg_1583 <= and_ln102_1396_fu_741_p2;
        and_ln102_1397_reg_1611 <= and_ln102_1397_fu_861_p2;
        and_ln102_reg_1486 <= and_ln102_fu_514_p2;
        and_ln102_reg_1486_pp0_iter1_reg <= and_ln102_reg_1486;
        and_ln102_reg_1486_pp0_iter2_reg <= and_ln102_reg_1486_pp0_iter1_reg;
        and_ln104_235_reg_1571 <= and_ln104_235_fu_722_p2;
        and_ln104_235_reg_1571_pp0_iter4_reg <= and_ln104_235_reg_1571;
        and_ln104_236_reg_1509 <= and_ln104_236_fu_539_p2;
        and_ln104_237_reg_1543 <= and_ln104_237_fu_590_p2;
        and_ln104_237_reg_1543_pp0_iter3_reg <= and_ln104_237_reg_1543;
        and_ln104_238_reg_1599 <= and_ln104_238_fu_842_p2;
        and_ln104_239_reg_1640 <= and_ln104_239_fu_979_p2;
        and_ln104_239_reg_1640_pp0_iter6_reg <= and_ln104_239_reg_1640;
        and_ln104_reg_1496 <= and_ln104_fu_525_p2;
        icmp_ln86_1297_reg_1327 <= icmp_ln86_1297_fu_340_p2;
        icmp_ln86_1298_reg_1332 <= icmp_ln86_1298_fu_346_p2;
        icmp_ln86_1298_reg_1332_pp0_iter1_reg <= icmp_ln86_1298_reg_1332;
        icmp_ln86_1298_reg_1332_pp0_iter2_reg <= icmp_ln86_1298_reg_1332_pp0_iter1_reg;
        icmp_ln86_1299_reg_1338 <= icmp_ln86_1299_fu_352_p2;
        icmp_ln86_1300_reg_1344 <= icmp_ln86_1300_fu_358_p2;
        icmp_ln86_1300_reg_1344_pp0_iter1_reg <= icmp_ln86_1300_reg_1344;
        icmp_ln86_1301_reg_1350 <= icmp_ln86_1301_fu_364_p2;
        icmp_ln86_1301_reg_1350_pp0_iter1_reg <= icmp_ln86_1301_reg_1350;
        icmp_ln86_1301_reg_1350_pp0_iter2_reg <= icmp_ln86_1301_reg_1350_pp0_iter1_reg;
        icmp_ln86_1301_reg_1350_pp0_iter3_reg <= icmp_ln86_1301_reg_1350_pp0_iter2_reg;
        icmp_ln86_1302_reg_1356 <= icmp_ln86_1302_fu_370_p2;
        icmp_ln86_1302_reg_1356_pp0_iter1_reg <= icmp_ln86_1302_reg_1356;
        icmp_ln86_1302_reg_1356_pp0_iter2_reg <= icmp_ln86_1302_reg_1356_pp0_iter1_reg;
        icmp_ln86_1302_reg_1356_pp0_iter3_reg <= icmp_ln86_1302_reg_1356_pp0_iter2_reg;
        icmp_ln86_1302_reg_1356_pp0_iter4_reg <= icmp_ln86_1302_reg_1356_pp0_iter3_reg;
        icmp_ln86_1303_reg_1363 <= icmp_ln86_1303_fu_376_p2;
        icmp_ln86_1304_reg_1369 <= icmp_ln86_1304_fu_382_p2;
        icmp_ln86_1304_reg_1369_pp0_iter1_reg <= icmp_ln86_1304_reg_1369;
        icmp_ln86_1305_reg_1375 <= icmp_ln86_1305_fu_388_p2;
        icmp_ln86_1305_reg_1375_pp0_iter1_reg <= icmp_ln86_1305_reg_1375;
        icmp_ln86_1305_reg_1375_pp0_iter2_reg <= icmp_ln86_1305_reg_1375_pp0_iter1_reg;
        icmp_ln86_1306_reg_1381 <= icmp_ln86_1306_fu_394_p2;
        icmp_ln86_1306_reg_1381_pp0_iter1_reg <= icmp_ln86_1306_reg_1381;
        icmp_ln86_1306_reg_1381_pp0_iter2_reg <= icmp_ln86_1306_reg_1381_pp0_iter1_reg;
        icmp_ln86_1306_reg_1381_pp0_iter3_reg <= icmp_ln86_1306_reg_1381_pp0_iter2_reg;
        icmp_ln86_1307_reg_1387 <= icmp_ln86_1307_fu_400_p2;
        icmp_ln86_1307_reg_1387_pp0_iter1_reg <= icmp_ln86_1307_reg_1387;
        icmp_ln86_1307_reg_1387_pp0_iter2_reg <= icmp_ln86_1307_reg_1387_pp0_iter1_reg;
        icmp_ln86_1307_reg_1387_pp0_iter3_reg <= icmp_ln86_1307_reg_1387_pp0_iter2_reg;
        icmp_ln86_1308_reg_1393 <= icmp_ln86_1308_fu_406_p2;
        icmp_ln86_1308_reg_1393_pp0_iter1_reg <= icmp_ln86_1308_reg_1393;
        icmp_ln86_1308_reg_1393_pp0_iter2_reg <= icmp_ln86_1308_reg_1393_pp0_iter1_reg;
        icmp_ln86_1308_reg_1393_pp0_iter3_reg <= icmp_ln86_1308_reg_1393_pp0_iter2_reg;
        icmp_ln86_1308_reg_1393_pp0_iter4_reg <= icmp_ln86_1308_reg_1393_pp0_iter3_reg;
        icmp_ln86_1309_reg_1399 <= icmp_ln86_1309_fu_412_p2;
        icmp_ln86_1309_reg_1399_pp0_iter1_reg <= icmp_ln86_1309_reg_1399;
        icmp_ln86_1309_reg_1399_pp0_iter2_reg <= icmp_ln86_1309_reg_1399_pp0_iter1_reg;
        icmp_ln86_1309_reg_1399_pp0_iter3_reg <= icmp_ln86_1309_reg_1399_pp0_iter2_reg;
        icmp_ln86_1309_reg_1399_pp0_iter4_reg <= icmp_ln86_1309_reg_1399_pp0_iter3_reg;
        icmp_ln86_1309_reg_1399_pp0_iter5_reg <= icmp_ln86_1309_reg_1399_pp0_iter4_reg;
        icmp_ln86_1310_reg_1405 <= icmp_ln86_1310_fu_418_p2;
        icmp_ln86_1310_reg_1405_pp0_iter1_reg <= icmp_ln86_1310_reg_1405;
        icmp_ln86_1310_reg_1405_pp0_iter2_reg <= icmp_ln86_1310_reg_1405_pp0_iter1_reg;
        icmp_ln86_1310_reg_1405_pp0_iter3_reg <= icmp_ln86_1310_reg_1405_pp0_iter2_reg;
        icmp_ln86_1310_reg_1405_pp0_iter4_reg <= icmp_ln86_1310_reg_1405_pp0_iter3_reg;
        icmp_ln86_1310_reg_1405_pp0_iter5_reg <= icmp_ln86_1310_reg_1405_pp0_iter4_reg;
        icmp_ln86_1310_reg_1405_pp0_iter6_reg <= icmp_ln86_1310_reg_1405_pp0_iter5_reg;
        icmp_ln86_1311_reg_1411 <= icmp_ln86_1311_fu_424_p2;
        icmp_ln86_1311_reg_1411_pp0_iter1_reg <= icmp_ln86_1311_reg_1411;
        icmp_ln86_1312_reg_1416 <= icmp_ln86_1312_fu_430_p2;
        icmp_ln86_1313_reg_1421 <= icmp_ln86_1313_fu_436_p2;
        icmp_ln86_1313_reg_1421_pp0_iter1_reg <= icmp_ln86_1313_reg_1421;
        icmp_ln86_1314_reg_1426 <= icmp_ln86_1314_fu_442_p2;
        icmp_ln86_1314_reg_1426_pp0_iter1_reg <= icmp_ln86_1314_reg_1426;
        icmp_ln86_1315_reg_1431 <= icmp_ln86_1315_fu_448_p2;
        icmp_ln86_1315_reg_1431_pp0_iter1_reg <= icmp_ln86_1315_reg_1431;
        icmp_ln86_1315_reg_1431_pp0_iter2_reg <= icmp_ln86_1315_reg_1431_pp0_iter1_reg;
        icmp_ln86_1316_reg_1436 <= icmp_ln86_1316_fu_454_p2;
        icmp_ln86_1316_reg_1436_pp0_iter1_reg <= icmp_ln86_1316_reg_1436;
        icmp_ln86_1316_reg_1436_pp0_iter2_reg <= icmp_ln86_1316_reg_1436_pp0_iter1_reg;
        icmp_ln86_1317_reg_1441 <= icmp_ln86_1317_fu_460_p2;
        icmp_ln86_1317_reg_1441_pp0_iter1_reg <= icmp_ln86_1317_reg_1441;
        icmp_ln86_1317_reg_1441_pp0_iter2_reg <= icmp_ln86_1317_reg_1441_pp0_iter1_reg;
        icmp_ln86_1318_reg_1446 <= icmp_ln86_1318_fu_466_p2;
        icmp_ln86_1318_reg_1446_pp0_iter1_reg <= icmp_ln86_1318_reg_1446;
        icmp_ln86_1318_reg_1446_pp0_iter2_reg <= icmp_ln86_1318_reg_1446_pp0_iter1_reg;
        icmp_ln86_1318_reg_1446_pp0_iter3_reg <= icmp_ln86_1318_reg_1446_pp0_iter2_reg;
        icmp_ln86_1319_reg_1451 <= icmp_ln86_1319_fu_472_p2;
        icmp_ln86_1319_reg_1451_pp0_iter1_reg <= icmp_ln86_1319_reg_1451;
        icmp_ln86_1319_reg_1451_pp0_iter2_reg <= icmp_ln86_1319_reg_1451_pp0_iter1_reg;
        icmp_ln86_1319_reg_1451_pp0_iter3_reg <= icmp_ln86_1319_reg_1451_pp0_iter2_reg;
        icmp_ln86_1320_reg_1456 <= icmp_ln86_1320_fu_478_p2;
        icmp_ln86_1320_reg_1456_pp0_iter1_reg <= icmp_ln86_1320_reg_1456;
        icmp_ln86_1320_reg_1456_pp0_iter2_reg <= icmp_ln86_1320_reg_1456_pp0_iter1_reg;
        icmp_ln86_1320_reg_1456_pp0_iter3_reg <= icmp_ln86_1320_reg_1456_pp0_iter2_reg;
        icmp_ln86_1321_reg_1461 <= icmp_ln86_1321_fu_484_p2;
        icmp_ln86_1321_reg_1461_pp0_iter1_reg <= icmp_ln86_1321_reg_1461;
        icmp_ln86_1321_reg_1461_pp0_iter2_reg <= icmp_ln86_1321_reg_1461_pp0_iter1_reg;
        icmp_ln86_1321_reg_1461_pp0_iter3_reg <= icmp_ln86_1321_reg_1461_pp0_iter2_reg;
        icmp_ln86_1321_reg_1461_pp0_iter4_reg <= icmp_ln86_1321_reg_1461_pp0_iter3_reg;
        icmp_ln86_1322_reg_1466 <= icmp_ln86_1322_fu_490_p2;
        icmp_ln86_1322_reg_1466_pp0_iter1_reg <= icmp_ln86_1322_reg_1466;
        icmp_ln86_1322_reg_1466_pp0_iter2_reg <= icmp_ln86_1322_reg_1466_pp0_iter1_reg;
        icmp_ln86_1322_reg_1466_pp0_iter3_reg <= icmp_ln86_1322_reg_1466_pp0_iter2_reg;
        icmp_ln86_1322_reg_1466_pp0_iter4_reg <= icmp_ln86_1322_reg_1466_pp0_iter3_reg;
        icmp_ln86_1323_reg_1471 <= icmp_ln86_1323_fu_496_p2;
        icmp_ln86_1323_reg_1471_pp0_iter1_reg <= icmp_ln86_1323_reg_1471;
        icmp_ln86_1323_reg_1471_pp0_iter2_reg <= icmp_ln86_1323_reg_1471_pp0_iter1_reg;
        icmp_ln86_1323_reg_1471_pp0_iter3_reg <= icmp_ln86_1323_reg_1471_pp0_iter2_reg;
        icmp_ln86_1323_reg_1471_pp0_iter4_reg <= icmp_ln86_1323_reg_1471_pp0_iter3_reg;
        icmp_ln86_1323_reg_1471_pp0_iter5_reg <= icmp_ln86_1323_reg_1471_pp0_iter4_reg;
        icmp_ln86_1324_reg_1476 <= icmp_ln86_1324_fu_502_p2;
        icmp_ln86_1324_reg_1476_pp0_iter1_reg <= icmp_ln86_1324_reg_1476;
        icmp_ln86_1324_reg_1476_pp0_iter2_reg <= icmp_ln86_1324_reg_1476_pp0_iter1_reg;
        icmp_ln86_1324_reg_1476_pp0_iter3_reg <= icmp_ln86_1324_reg_1476_pp0_iter2_reg;
        icmp_ln86_1324_reg_1476_pp0_iter4_reg <= icmp_ln86_1324_reg_1476_pp0_iter3_reg;
        icmp_ln86_1324_reg_1476_pp0_iter5_reg <= icmp_ln86_1324_reg_1476_pp0_iter4_reg;
        icmp_ln86_1325_reg_1481 <= icmp_ln86_1325_fu_508_p2;
        icmp_ln86_1325_reg_1481_pp0_iter1_reg <= icmp_ln86_1325_reg_1481;
        icmp_ln86_1325_reg_1481_pp0_iter2_reg <= icmp_ln86_1325_reg_1481_pp0_iter1_reg;
        icmp_ln86_1325_reg_1481_pp0_iter3_reg <= icmp_ln86_1325_reg_1481_pp0_iter2_reg;
        icmp_ln86_1325_reg_1481_pp0_iter4_reg <= icmp_ln86_1325_reg_1481_pp0_iter3_reg;
        icmp_ln86_1325_reg_1481_pp0_iter5_reg <= icmp_ln86_1325_reg_1481_pp0_iter4_reg;
        icmp_ln86_1325_reg_1481_pp0_iter6_reg <= icmp_ln86_1325_reg_1481_pp0_iter5_reg;
        icmp_ln86_reg_1316 <= icmp_ln86_fu_334_p2;
        icmp_ln86_reg_1316_pp0_iter1_reg <= icmp_ln86_reg_1316;
        icmp_ln86_reg_1316_pp0_iter2_reg <= icmp_ln86_reg_1316_pp0_iter1_reg;
        icmp_ln86_reg_1316_pp0_iter3_reg <= icmp_ln86_reg_1316_pp0_iter2_reg;
        or_ln117_1152_reg_1559 <= or_ln117_1152_fu_708_p2;
        or_ln117_1156_reg_1589 <= or_ln117_1156_fu_815_p2;
        or_ln117_1161_reg_1616 <= or_ln117_1161_fu_944_p2;
        or_ln117_1163_reg_1626 <= or_ln117_1163_fu_964_p2;
        or_ln117_1165_reg_1632 <= or_ln117_1165_fu_970_p2;
        or_ln117_1165_reg_1632_pp0_iter5_reg <= or_ln117_1165_reg_1632;
        or_ln117_1167_reg_1646 <= or_ln117_1167_fu_1056_p2;
        or_ln117_1171_reg_1656 <= or_ln117_1171_fu_1131_p2;
        or_ln117_reg_1526 <= or_ln117_fu_570_p2;
        select_ln117_1259_reg_1554 <= select_ln117_1259_fu_701_p3;
        select_ln117_1265_reg_1594 <= select_ln117_1265_fu_829_p3;
        select_ln117_1271_reg_1621 <= select_ln117_1271_fu_956_p3;
        select_ln117_1277_reg_1651 <= select_ln117_1277_fu_1069_p3;
        select_ln117_1281_reg_1661 <= select_ln117_1281_fu_1145_p3;
        xor_ln104_reg_1531 <= xor_ln104_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1180_p65 = 'bx;

assign agg_result_fu_1180_p66 = ((or_ln117_1172_fu_1168_p2[0:0] == 1'b1) ? select_ln117_1281_reg_1661 : 5'd31);

assign and_ln102_1387_fu_713_p2 = (xor_ln104_reg_1531 & icmp_ln86_1298_reg_1332_pp0_iter2_reg);

assign and_ln102_1388_fu_530_p2 = (icmp_ln86_1299_reg_1338 & and_ln102_reg_1486);

assign and_ln102_1389_fu_581_p2 = (icmp_ln86_1300_reg_1344_pp0_iter1_reg & and_ln104_reg_1496);

assign and_ln102_1390_fu_727_p2 = (icmp_ln86_1301_reg_1350_pp0_iter2_reg & and_ln102_1387_fu_713_p2);

assign and_ln102_1391_fu_847_p2 = (icmp_ln86_1302_reg_1356_pp0_iter3_reg & and_ln104_235_reg_1571);

assign and_ln102_1392_fu_544_p2 = (icmp_ln86_1303_reg_1363 & and_ln102_1388_fu_530_p2);

assign and_ln102_1393_fu_554_p2 = (icmp_ln86_1304_reg_1369 & and_ln104_236_fu_539_p2);

assign and_ln102_1394_fu_600_p2 = (icmp_ln86_1305_reg_1375_pp0_iter1_reg & and_ln102_1389_fu_581_p2);

assign and_ln102_1395_fu_737_p2 = (icmp_ln86_1306_reg_1381_pp0_iter2_reg & and_ln104_237_reg_1543);

assign and_ln102_1396_fu_741_p2 = (icmp_ln86_1307_reg_1387_pp0_iter2_reg & and_ln102_1390_fu_727_p2);

assign and_ln102_1397_fu_861_p2 = (icmp_ln86_1308_reg_1393_pp0_iter3_reg & and_ln104_238_fu_842_p2);

assign and_ln102_1398_fu_989_p2 = (icmp_ln86_1309_reg_1399_pp0_iter4_reg & and_ln102_1391_reg_1604);

assign and_ln102_1399_fu_1082_p2 = (icmp_ln86_1310_reg_1405_pp0_iter5_reg & and_ln104_239_reg_1640);

assign and_ln102_1400_fu_605_p2 = (icmp_ln86_1311_reg_1411_pp0_iter1_reg & and_ln102_1392_reg_1514);

assign and_ln102_1401_fu_564_p2 = (and_ln102_1416_fu_559_p2 & and_ln102_1388_fu_530_p2);

assign and_ln102_1402_fu_609_p2 = (icmp_ln86_1313_reg_1421_pp0_iter1_reg & and_ln102_1393_reg_1520);

assign and_ln102_1403_fu_618_p2 = (and_ln104_236_reg_1509 & and_ln102_1417_fu_613_p2);

assign and_ln102_1404_fu_746_p2 = (icmp_ln86_1315_reg_1431_pp0_iter2_reg & and_ln102_1394_reg_1549);

assign and_ln102_1405_fu_755_p2 = (and_ln102_1418_fu_750_p2 & and_ln102_1389_reg_1537);

assign and_ln102_1406_fu_760_p2 = (icmp_ln86_1317_reg_1441_pp0_iter2_reg & and_ln102_1395_fu_737_p2);

assign and_ln102_1407_fu_871_p2 = (and_ln104_237_reg_1543_pp0_iter3_reg & and_ln102_1419_fu_866_p2);

assign and_ln102_1408_fu_876_p2 = (icmp_ln86_1319_reg_1451_pp0_iter3_reg & and_ln102_1396_reg_1583);

assign and_ln102_1409_fu_885_p2 = (and_ln102_1420_fu_880_p2 & and_ln102_1390_reg_1577);

assign and_ln102_1410_fu_993_p2 = (icmp_ln86_1302_reg_1356_pp0_iter4_reg & and_ln102_1397_reg_1611);

assign and_ln102_1411_fu_1002_p2 = (and_ln104_238_reg_1599 & and_ln102_1421_fu_997_p2);

assign and_ln102_1412_fu_1007_p2 = (icmp_ln86_1322_reg_1466_pp0_iter4_reg & and_ln102_1398_fu_989_p2);

assign and_ln102_1413_fu_1091_p2 = (and_ln102_1422_fu_1086_p2 & and_ln102_1391_reg_1604_pp0_iter5_reg);

assign and_ln102_1414_fu_1096_p2 = (icmp_ln86_1324_reg_1476_pp0_iter5_reg & and_ln102_1399_fu_1082_p2);

assign and_ln102_1415_fu_1163_p2 = (and_ln104_239_reg_1640_pp0_iter6_reg & and_ln102_1423_fu_1158_p2);

assign and_ln102_1416_fu_559_p2 = (xor_ln104_620_fu_549_p2 & icmp_ln86_1312_reg_1416);

assign and_ln102_1417_fu_613_p2 = (xor_ln104_621_fu_595_p2 & icmp_ln86_1314_reg_1426_pp0_iter1_reg);

assign and_ln102_1418_fu_750_p2 = (xor_ln104_622_fu_732_p2 & icmp_ln86_1316_reg_1436_pp0_iter2_reg);

assign and_ln102_1419_fu_866_p2 = (xor_ln104_623_fu_851_p2 & icmp_ln86_1318_reg_1446_pp0_iter3_reg);

assign and_ln102_1420_fu_880_p2 = (xor_ln104_624_fu_856_p2 & icmp_ln86_1320_reg_1456_pp0_iter3_reg);

assign and_ln102_1421_fu_997_p2 = (xor_ln104_625_fu_984_p2 & icmp_ln86_1321_reg_1461_pp0_iter4_reg);

assign and_ln102_1422_fu_1086_p2 = (xor_ln104_626_fu_1077_p2 & icmp_ln86_1323_reg_1471_pp0_iter5_reg);

assign and_ln102_1423_fu_1158_p2 = (xor_ln104_627_fu_1153_p2 & icmp_ln86_1325_reg_1481_pp0_iter6_reg);

assign and_ln102_fu_514_p2 = (icmp_ln86_fu_334_p2 & icmp_ln86_1297_fu_340_p2);

assign and_ln104_235_fu_722_p2 = (xor_ln104_reg_1531 & xor_ln104_615_fu_717_p2);

assign and_ln104_236_fu_539_p2 = (xor_ln104_616_fu_534_p2 & and_ln102_reg_1486);

assign and_ln104_237_fu_590_p2 = (xor_ln104_617_fu_585_p2 & and_ln104_reg_1496);

assign and_ln104_238_fu_842_p2 = (xor_ln104_618_fu_837_p2 & and_ln102_1387_reg_1565);

assign and_ln104_239_fu_979_p2 = (xor_ln104_619_fu_974_p2 & and_ln104_235_reg_1571_pp0_iter4_reg);

assign and_ln104_fu_525_p2 = (xor_ln104_614_fu_520_p2 & icmp_ln86_reg_1316);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1180_p67;

assign icmp_ln86_1297_fu_340_p2 = (($signed(p_read7_int_reg) < $signed(18'd4785)) ? 1'b1 : 1'b0);

assign icmp_ln86_1298_fu_346_p2 = (($signed(p_read9_int_reg) < $signed(18'd751)) ? 1'b1 : 1'b0);

assign icmp_ln86_1299_fu_352_p2 = (($signed(p_read1_int_reg) < $signed(18'd160823)) ? 1'b1 : 1'b0);

assign icmp_ln86_1300_fu_358_p2 = (($signed(p_read4_int_reg) < $signed(18'd259613)) ? 1'b1 : 1'b0);

assign icmp_ln86_1301_fu_364_p2 = (($signed(p_read1_int_reg) < $signed(18'd8956)) ? 1'b1 : 1'b0);

assign icmp_ln86_1302_fu_370_p2 = (($signed(p_read13_int_reg) < $signed(18'd80385)) ? 1'b1 : 1'b0);

assign icmp_ln86_1303_fu_376_p2 = (($signed(p_read1_int_reg) < $signed(18'd39584)) ? 1'b1 : 1'b0);

assign icmp_ln86_1304_fu_382_p2 = (($signed(p_read10_int_reg) < $signed(18'd96817)) ? 1'b1 : 1'b0);

assign icmp_ln86_1305_fu_388_p2 = (($signed(p_read1_int_reg) < $signed(18'd20395)) ? 1'b1 : 1'b0);

assign icmp_ln86_1306_fu_394_p2 = (($signed(p_read1_int_reg) < $signed(18'd112985)) ? 1'b1 : 1'b0);

assign icmp_ln86_1307_fu_400_p2 = (($signed(p_read10_int_reg) < $signed(18'd163606)) ? 1'b1 : 1'b0);

assign icmp_ln86_1308_fu_406_p2 = (($signed(p_read11_int_reg) < $signed(18'd166988)) ? 1'b1 : 1'b0);

assign icmp_ln86_1309_fu_412_p2 = (($signed(p_read1_int_reg) < $signed(18'd5705)) ? 1'b1 : 1'b0);

assign icmp_ln86_1310_fu_418_p2 = (($signed(p_read8_int_reg) < $signed(18'd53)) ? 1'b1 : 1'b0);

assign icmp_ln86_1311_fu_424_p2 = (($signed(p_read3_int_reg) < $signed(18'd76749)) ? 1'b1 : 1'b0);

assign icmp_ln86_1312_fu_430_p2 = (($signed(p_read10_int_reg) < $signed(18'd98240)) ? 1'b1 : 1'b0);

assign icmp_ln86_1313_fu_436_p2 = (($signed(p_read7_int_reg) < $signed(18'd1936)) ? 1'b1 : 1'b0);

assign icmp_ln86_1314_fu_442_p2 = (($signed(p_read8_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_1315_fu_448_p2 = (($signed(p_read1_int_reg) < $signed(18'd204208)) ? 1'b1 : 1'b0);

assign icmp_ln86_1316_fu_454_p2 = (($signed(p_read6_int_reg) < $signed(18'd5635)) ? 1'b1 : 1'b0);

assign icmp_ln86_1317_fu_460_p2 = (($signed(p_read1_int_reg) < $signed(18'd34578)) ? 1'b1 : 1'b0);

assign icmp_ln86_1318_fu_466_p2 = (($signed(p_read1_int_reg) < $signed(18'd35967)) ? 1'b1 : 1'b0);

assign icmp_ln86_1319_fu_472_p2 = (($signed(p_read13_int_reg) < $signed(18'd94721)) ? 1'b1 : 1'b0);

assign icmp_ln86_1320_fu_478_p2 = (($signed(p_read12_int_reg) < $signed(18'd189201)) ? 1'b1 : 1'b0);

assign icmp_ln86_1321_fu_484_p2 = (($signed(p_read2_int_reg) < $signed(18'd185391)) ? 1'b1 : 1'b0);

assign icmp_ln86_1322_fu_490_p2 = (($signed(p_read1_int_reg) < $signed(18'd125089)) ? 1'b1 : 1'b0);

assign icmp_ln86_1323_fu_496_p2 = (($signed(p_read1_int_reg) < $signed(18'd80933)) ? 1'b1 : 1'b0);

assign icmp_ln86_1324_fu_502_p2 = (($signed(p_read1_int_reg) < $signed(18'd81043)) ? 1'b1 : 1'b0);

assign icmp_ln86_1325_fu_508_p2 = (($signed(p_read5_int_reg) < $signed(18'd490)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_334_p2 = (($signed(p_read13_int_reg) < $signed(18'd68097)) ? 1'b1 : 1'b0);

assign or_ln117_1148_fu_651_p2 = (and_ln102_1402_fu_609_p2 | and_ln102_1388_reg_1502);

assign or_ln117_1149_fu_663_p2 = (and_ln102_1393_reg_1520 | and_ln102_1388_reg_1502);

assign or_ln117_1150_fu_675_p2 = (or_ln117_1149_fu_663_p2 | and_ln102_1403_fu_618_p2);

assign or_ln117_1151_fu_765_p2 = (and_ln102_reg_1486_pp0_iter2_reg | and_ln102_1404_fu_746_p2);

assign or_ln117_1152_fu_708_p2 = (and_ln102_reg_1486_pp0_iter1_reg | and_ln102_1394_fu_600_p2);

assign or_ln117_1153_fu_777_p2 = (or_ln117_1152_reg_1559 | and_ln102_1405_fu_755_p2);

assign or_ln117_1154_fu_789_p2 = (and_ln102_reg_1486_pp0_iter2_reg | and_ln102_1389_reg_1537);

assign or_ln117_1155_fu_801_p2 = (or_ln117_1154_fu_789_p2 | and_ln102_1406_fu_760_p2);

assign or_ln117_1156_fu_815_p2 = (or_ln117_1154_fu_789_p2 | and_ln102_1395_fu_737_p2);

assign or_ln117_1157_fu_890_p2 = (or_ln117_1156_reg_1589 | and_ln102_1407_fu_871_p2);

assign or_ln117_1158_fu_906_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_1408_fu_876_p2);

assign or_ln117_1159_fu_918_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_1396_reg_1583);

assign or_ln117_1160_fu_930_p2 = (or_ln117_1159_fu_918_p2 | and_ln102_1409_fu_885_p2);

assign or_ln117_1161_fu_944_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_1390_reg_1577);

assign or_ln117_1162_fu_1012_p2 = (or_ln117_1161_reg_1616 | and_ln102_1410_fu_993_p2);

assign or_ln117_1163_fu_964_p2 = (or_ln117_1161_fu_944_p2 | and_ln102_1397_fu_861_p2);

assign or_ln117_1164_fu_1024_p2 = (or_ln117_1163_reg_1626 | and_ln102_1411_fu_1002_p2);

assign or_ln117_1165_fu_970_p2 = (icmp_ln86_reg_1316_pp0_iter3_reg | and_ln102_1387_reg_1565);

assign or_ln117_1166_fu_1044_p2 = (or_ln117_1165_reg_1632 | and_ln102_1412_fu_1007_p2);

assign or_ln117_1167_fu_1056_p2 = (or_ln117_1165_reg_1632 | and_ln102_1398_fu_989_p2);

assign or_ln117_1168_fu_1101_p2 = (or_ln117_1167_reg_1646 | and_ln102_1413_fu_1091_p2);

assign or_ln117_1169_fu_1106_p2 = (or_ln117_1165_reg_1632_pp0_iter5_reg | and_ln102_1391_reg_1604_pp0_iter5_reg);

assign or_ln117_1170_fu_1117_p2 = (or_ln117_1169_fu_1106_p2 | and_ln102_1414_fu_1096_p2);

assign or_ln117_1171_fu_1131_p2 = (or_ln117_1169_fu_1106_p2 | and_ln102_1399_fu_1082_p2);

assign or_ln117_1172_fu_1168_p2 = (or_ln117_1171_reg_1656 | and_ln102_1415_fu_1163_p2);

assign or_ln117_fu_570_p2 = (and_ln102_1401_fu_564_p2 | and_ln102_1392_fu_544_p2);

assign select_ln117_1254_fu_640_p3 = ((or_ln117_reg_1526[0:0] == 1'b1) ? select_ln117_fu_633_p3 : 2'd3);

assign select_ln117_1255_fu_656_p3 = ((and_ln102_1388_reg_1502[0:0] == 1'b1) ? zext_ln117_136_fu_647_p1 : 3'd4);

assign select_ln117_1256_fu_667_p3 = ((or_ln117_1148_fu_651_p2[0:0] == 1'b1) ? select_ln117_1255_fu_656_p3 : 3'd5);

assign select_ln117_1257_fu_681_p3 = ((or_ln117_1149_fu_663_p2[0:0] == 1'b1) ? select_ln117_1256_fu_667_p3 : 3'd6);

assign select_ln117_1258_fu_689_p3 = ((or_ln117_1150_fu_675_p2[0:0] == 1'b1) ? select_ln117_1257_fu_681_p3 : 3'd7);

assign select_ln117_1259_fu_701_p3 = ((and_ln102_reg_1486_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_137_fu_697_p1 : 4'd8);

assign select_ln117_1260_fu_770_p3 = ((or_ln117_1151_fu_765_p2[0:0] == 1'b1) ? select_ln117_1259_reg_1554 : 4'd9);

assign select_ln117_1261_fu_782_p3 = ((or_ln117_1152_reg_1559[0:0] == 1'b1) ? select_ln117_1260_fu_770_p3 : 4'd10);

assign select_ln117_1262_fu_793_p3 = ((or_ln117_1153_fu_777_p2[0:0] == 1'b1) ? select_ln117_1261_fu_782_p3 : 4'd11);

assign select_ln117_1263_fu_807_p3 = ((or_ln117_1154_fu_789_p2[0:0] == 1'b1) ? select_ln117_1262_fu_793_p3 : 4'd12);

assign select_ln117_1264_fu_821_p3 = ((or_ln117_1155_fu_801_p2[0:0] == 1'b1) ? select_ln117_1263_fu_807_p3 : 4'd13);

assign select_ln117_1265_fu_829_p3 = ((or_ln117_1156_fu_815_p2[0:0] == 1'b1) ? select_ln117_1264_fu_821_p3 : 4'd14);

assign select_ln117_1266_fu_895_p3 = ((or_ln117_1157_fu_890_p2[0:0] == 1'b1) ? select_ln117_1265_reg_1594 : 4'd15);

assign select_ln117_1267_fu_911_p3 = ((icmp_ln86_reg_1316_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_138_fu_902_p1 : 5'd16);

assign select_ln117_1268_fu_922_p3 = ((or_ln117_1158_fu_906_p2[0:0] == 1'b1) ? select_ln117_1267_fu_911_p3 : 5'd17);

assign select_ln117_1269_fu_936_p3 = ((or_ln117_1159_fu_918_p2[0:0] == 1'b1) ? select_ln117_1268_fu_922_p3 : 5'd18);

assign select_ln117_1270_fu_948_p3 = ((or_ln117_1160_fu_930_p2[0:0] == 1'b1) ? select_ln117_1269_fu_936_p3 : 5'd19);

assign select_ln117_1271_fu_956_p3 = ((or_ln117_1161_fu_944_p2[0:0] == 1'b1) ? select_ln117_1270_fu_948_p3 : 5'd20);

assign select_ln117_1272_fu_1017_p3 = ((or_ln117_1162_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1271_reg_1621 : 5'd21);

assign select_ln117_1273_fu_1029_p3 = ((or_ln117_1163_reg_1626[0:0] == 1'b1) ? select_ln117_1272_fu_1017_p3 : 5'd22);

assign select_ln117_1274_fu_1036_p3 = ((or_ln117_1164_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1273_fu_1029_p3 : 5'd23);

assign select_ln117_1275_fu_1049_p3 = ((or_ln117_1165_reg_1632[0:0] == 1'b1) ? select_ln117_1274_fu_1036_p3 : 5'd24);

assign select_ln117_1276_fu_1061_p3 = ((or_ln117_1166_fu_1044_p2[0:0] == 1'b1) ? select_ln117_1275_fu_1049_p3 : 5'd25);

assign select_ln117_1277_fu_1069_p3 = ((or_ln117_1167_fu_1056_p2[0:0] == 1'b1) ? select_ln117_1276_fu_1061_p3 : 5'd26);

assign select_ln117_1278_fu_1110_p3 = ((or_ln117_1168_fu_1101_p2[0:0] == 1'b1) ? select_ln117_1277_reg_1651 : 5'd27);

assign select_ln117_1279_fu_1123_p3 = ((or_ln117_1169_fu_1106_p2[0:0] == 1'b1) ? select_ln117_1278_fu_1110_p3 : 5'd28);

assign select_ln117_1280_fu_1137_p3 = ((or_ln117_1170_fu_1117_p2[0:0] == 1'b1) ? select_ln117_1279_fu_1123_p3 : 5'd29);

assign select_ln117_1281_fu_1145_p3 = ((or_ln117_1171_fu_1131_p2[0:0] == 1'b1) ? select_ln117_1280_fu_1137_p3 : 5'd30);

assign select_ln117_fu_633_p3 = ((and_ln102_1392_reg_1514[0:0] == 1'b1) ? zext_ln117_fu_629_p1 : 2'd2);

assign xor_ln104_614_fu_520_p2 = (icmp_ln86_1297_reg_1327 ^ 1'd1);

assign xor_ln104_615_fu_717_p2 = (icmp_ln86_1298_reg_1332_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_616_fu_534_p2 = (icmp_ln86_1299_reg_1338 ^ 1'd1);

assign xor_ln104_617_fu_585_p2 = (icmp_ln86_1300_reg_1344_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_618_fu_837_p2 = (icmp_ln86_1301_reg_1350_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_619_fu_974_p2 = (icmp_ln86_1302_reg_1356_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_620_fu_549_p2 = (icmp_ln86_1303_reg_1363 ^ 1'd1);

assign xor_ln104_621_fu_595_p2 = (icmp_ln86_1304_reg_1369_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_622_fu_732_p2 = (icmp_ln86_1305_reg_1375_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_623_fu_851_p2 = (icmp_ln86_1306_reg_1381_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_624_fu_856_p2 = (icmp_ln86_1307_reg_1387_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_625_fu_984_p2 = (icmp_ln86_1308_reg_1393_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_626_fu_1077_p2 = (icmp_ln86_1309_reg_1399_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_627_fu_1153_p2 = (icmp_ln86_1310_reg_1405_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_576_p2 = (icmp_ln86_reg_1316_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_623_p2 = (1'd1 ^ and_ln102_1400_fu_605_p2);

assign zext_ln117_136_fu_647_p1 = select_ln117_1254_fu_640_p3;

assign zext_ln117_137_fu_697_p1 = select_ln117_1258_fu_689_p3;

assign zext_ln117_138_fu_902_p1 = select_ln117_1266_fu_895_p3;

assign zext_ln117_fu_629_p1 = xor_ln117_fu_623_p2;

endmodule //conifer_jettag_accelerator_decision_function_54
