

================================================================
== Synthesis Summary Report of 'transformer'
================================================================
+ General Information: 
    * Date:           Fri Sep  1 23:28:55 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        transformer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+
    |                                         Modules                                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |             |             |     |
    |                                         & Loops                                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+
    |+ transformer                                                                           |     -|  0.00|     3714|  3.714e+04|         -|     3715|     -|        no|  14 (5%)|  156 (70%)|  32178 (30%)|  48080 (90%)|    -|
    | + transformer_Pipeline_1                                                               |     -|  3.61|       18|    180.000|         -|       18|     -|        no|        -|          -|      7 (~0%)|     50 (~0%)|    -|
    |  o Loop 1                                                                              |     -|  7.30|       16|    160.000|         1|        1|    16|       yes|        -|          -|            -|            -|    -|
    | + transformer_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2                                 |     -|  0.00|       19|    190.000|         -|       19|     -|        no|        -|          -|     49 (~0%)|    142 (~0%)|    -|
    |  o VITIS_LOOP_29_1_VITIS_LOOP_30_2                                                     |     -|  7.30|       17|    170.000|         3|        1|    16|       yes|        -|          -|            -|            -|    -|
    | + transformer_for_sample                                                               |     -|  0.04|     3660|  3.660e+04|         -|     3660|     -|        no|  14 (5%)|  156 (70%)|  30985 (29%)|  46009 (86%)|    -|
    |  + transformer_for_sample_Pipeline_1                                                   |     -|  3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_3                                                   |     -|  2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_4                                                   |     -|  2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_5                                                   |     -|  2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_6                                                   |     -|  2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_7                                                   |     -|  2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_12                                                  |     -|  2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_13                                                  |     -|  2.56|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_18                                                  |     -|  3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_19                                                  |     -|  3.43|      130|  1.300e+03|         -|      130|     -|        no|        -|          -|     10 (~0%)|     53 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|      128|  1.280e+03|         1|        1|   128|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_22                                                  |     -|  3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_23                                                  |     -|  3.68|       10|    100.000|         -|       10|     -|        no|        -|          -|      6 (~0%)|     49 (~0%)|    -|
    |   o Loop 1                                                                             |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_loop_i_loop_j                                       |     -|  0.04|       81|    810.000|         -|       81|     -|        no|        -|          -|    634 (~0%)|    290 (~0%)|    -|
    |   o loop_i_loop_j                                                                      |     -|  7.30|       79|    790.000|        17|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + kernel_mmult_float_8_8_8_1                                                          |     -|  0.04|      111|  1.110e+03|         -|      111|     -|        no|        -|          -|    1396 (1%)|    293 (~0%)|    -|
    |   o loop_i_loop_j                                                                      |     -|  7.30|      109|  1.090e+03|        47|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + kernel_bias_add_float_8_8_s                                                         |     -|  0.04|       16|    160.000|         -|       16|     -|        no|        -|    16 (7%)|    2707 (2%)|    3436 (6%)|    -|
    |   o VITIS_LOOP_77_1                                                                    |     -|  7.30|       14|    140.000|         8|        1|     8|       yes|        -|          -|            -|            -|    -|
    |  + kernel_mmult_float_8_8_8_s                                                          |     -|  0.04|      111|  1.110e+03|         -|      111|     -|        no|        -|   40 (18%)|    4320 (4%)|   6039 (11%)|    -|
    |   o loop_i_loop_j                                                                      |     -|  7.30|      109|  1.090e+03|        47|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_split_head_loop_i_split_head_loop_j_split_head_l_2  |     -|  0.74|       67|    670.000|         -|       67|     -|        no|        -|          -|     41 (~0%)|    258 (~0%)|    -|
    |   o split_head_loop_i_split_head_loop_j_split_head_loop_k                              |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_loop_i_loop_j8                                      |     -|  0.04|      175|  1.750e+03|         -|      175|     -|        no|        -|          -|    1658 (1%)|    340 (~0%)|    -|
    |   o loop_i_loop_j                                                                      |     -|  7.30|      173|  1.730e+03|        47|        1|   128|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_split_head_loop_i_split_head_loop_j_split_head_l_1  |     -|  0.74|       67|    670.000|         -|       67|     -|        no|        -|          -|     41 (~0%)|    258 (~0%)|    -|
    |   o split_head_loop_i_split_head_loop_j_split_head_loop_k                              |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_transpose_3d_loop_i_transpose_3d_loop_j_transpos_2  |     -|  0.44|       67|    670.000|         -|       67|     -|        no|        -|          -|     42 (~0%)|    277 (~0%)|    -|
    |   o transpose_3d_loop_i_transpose_3d_loop_j_transpose_3d_loop_k                        |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_VITIS_LOOP_77_1                                     |     -|  0.04|       16|    160.000|         -|       16|     -|        no|        -|          -|    2115 (1%)|     572 (1%)|    -|
    |   o VITIS_LOOP_77_1                                                                    |     -|  7.30|       14|    140.000|         8|        1|     8|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_transpose_3d_loop_i_transpose_3d_loop_j_transpos_1  |     -|  0.44|       67|    670.000|         -|       67|     -|        no|        -|          -|     42 (~0%)|    277 (~0%)|    -|
    |   o transpose_3d_loop_i_transpose_3d_loop_j_transpose_3d_loop_k                        |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + relu_inplace_float_8_16_s                                                           |     -|  0.89|      512|  5.120e+03|         -|      512|     -|        no|        -|          -|    1409 (1%)|   7910 (14%)|    -|
    |  + multihead_attention_float_8_2_4_s                                                   |     -|  0.04|     2065|  2.065e+04|         -|     2065|     -|        no|  2 (~0%)|    20 (9%)|    3896 (3%)|   5690 (10%)|    -|
    |   + multihead_attention_float_8_2_4_Pipeline_1                                         |     -|  3.49|       66|    660.000|         -|       66|     -|        no|        -|          -|      9 (~0%)|     52 (~0%)|    -|
    |    o Loop 1                                                                            |     -|  7.30|       64|    640.000|         1|        1|    64|       yes|        -|          -|            -|            -|    -|
    |   + multihead_attention_float_8_2_4_Pipeline_3                                         |     -|  2.50|      130|  1.300e+03|         -|      130|     -|        no|        -|          -|     10 (~0%)|     53 (~0%)|    -|
    |    o Loop 1                                                                            |     -|  7.30|      128|  1.280e+03|         1|        1|   128|       yes|        -|          -|            -|            -|    -|
    |   + multihead_attention_Pipeline_VITIS_LOOP_134_1_VITIS_LOOP_135_2_VITIS_LOOP_136_3    |     -|  0.20|       67|    670.000|         -|       67|     -|        no|        -|          -|     50 (~0%)|    268 (~0%)|    -|
    |    o VITIS_LOOP_134_1_VITIS_LOOP_135_2_VITIS_LOOP_136_3                                |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|          -|            -|            -|    -|
    |   + multihead_attention_float_8_2_4_Pipeline_loop_i_loop_j                             |     -|  0.04|       91|    910.000|         -|       91|     -|        no|        -|          -|    976 (~0%)|    390 (~0%)|    -|
    |    o loop_i_loop_j                                                                     |     -|  7.30|       89|    890.000|        27|        1|    64|       yes|        -|          -|            -|            -|    -|
    |   + multihead_attention_float_8_2_4_Pipeline_loop_i_loop_j10                           |     -|  0.04|       91|    910.000|         -|       91|     -|        no|        -|          -|    980 (~0%)|    416 (~0%)|    -|
    |    o loop_i_loop_j                                                                     |     -|  7.30|       89|    890.000|        27|        1|    64|       yes|        -|          -|            -|            -|    -|
    |   + multihead_attention_Pipeline_VITIS_LOOP_154_5_VITIS_LOOP_155_6_VITIS_LOOP_156_7    |     -|  0.23|      136|  1.360e+03|         -|      136|     -|        no|        -|          -|    184 (~0%)|    294 (~0%)|    -|
    |    o VITIS_LOOP_154_5_VITIS_LOOP_155_6_VITIS_LOOP_156_7                                |     -|  7.30|      134|  1.340e+03|         8|        1|   128|       yes|        -|          -|            -|            -|    -|
    |   o VITIS_LOOP_165_8                                                                   |     -|  7.30|     1540|  1.540e+04|       770|        -|     2|        no|        -|          -|            -|            -|    -|
    |    o VITIS_LOOP_167_9                                                                  |     -|  7.30|      768|  7.680e+03|        96|        -|     8|        no|        -|          -|            -|            -|    -|
    |     o softmax_max_element                                                              |     -|  7.30|       28|    280.000|         4|        -|     7|        no|        -|          -|            -|            -|    -|
    |     o softmax_subtract_max                                                             |     -|  7.30|       64|    640.000|         8|        -|     8|        no|        -|          -|            -|            -|    -|
    |  + kernel_mmult_float_8_16_8_s                                                         |     -|  0.04|      151|  1.510e+03|         -|      151|     -|        no|        -|    18 (8%)|    3872 (3%)|    2263 (4%)|    -|
    |   o loop_i_loop_j                                                                      |     -|  7.30|      149|  1.490e+03|        87|        1|    64|       yes|        -|          -|            -|            -|    -|
    |  + transformer_for_sample_Pipeline_VITIS_LOOP_77_19                                    |     -|  0.04|       16|    160.000|         -|       16|     -|        no|        -|          -|    150 (~0%)|     92 (~0%)|    -|
    |   o VITIS_LOOP_77_1                                                                    |     -|  7.30|       14|    140.000|         8|        1|     8|       yes|        -|          -|            -|            -|    -|
    |  o loop_i                                                                              |     -|  7.30|      376|  3.760e+03|        47|        -|     8|        no|        -|          -|            -|            -|    -|
    +----------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface       | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                 | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_axi_ports | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_array_1 | 0x10   | 32    | W      | Data signal of input_array       |                                                                      |
| s_axi_control | input_array_2 | 0x14   | 32    | W      | Data signal of input_array       |                                                                      |
| s_axi_control | val_r_1       | 0x1c   | 32    | W      | Data signal of val_r             |                                                                      |
| s_axi_control | val_r_2       | 0x20   | 32    | W      | Data signal of val_r             |                                                                      |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| input_array | inout     | float*   |
| val         | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+-----------------+-----------+----------+-----------------------------------------+
| Argument    | HW Interface    | HW Type   | HW Usage | HW Info                                 |
+-------------+-----------------+-----------+----------+-----------------------------------------+
| input_array | m_axi_axi_ports | interface |          |                                         |
| input_array | s_axi_control   | register  | offset   | name=input_array_1 offset=0x10 range=32 |
| input_array | s_axi_control   | register  | offset   | name=input_array_2 offset=0x14 range=32 |
| val         | m_axi_axi_ports | interface |          |                                         |
| val         | s_axi_control   | interface | offset   |                                         |
+-------------+-----------------+-----------+----------+-----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-----------------+-----------------+-----------+--------+-------+-----------------------------------------------------------+
| HW Interface    | Loop            | Direction | Length | Width | Location                                                  |
+-----------------+-----------------+-----------+--------+-------+-----------------------------------------------------------+
| m_axi_axi_ports | VITIS_LOOP_29_1 | read      | 16     | 32    | ../icl_thesis/vitis_hls/transformer/transformer.cpp:29:20 |
+-----------------+-----------------+-----------+--------+-------+-----------------------------------------------------------+

* Inferred Bursts and Widening Missed
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+
| HW Interface    | Variable    | Loop            | Problem                                                                                                 | Resolution | Location                                                  |
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+
| m_axi_axi_ports | input_array | VITIS_LOOP_30_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ../icl_thesis/vitis_hls/transformer/transformer.cpp:30:22 |
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                                                                   | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+----------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + transformer                                                                          | 156 |        |             |      |         |         |
|  + transformer_Pipeline_1                                                              | 0   |        |             |      |         |         |
|    empty_77_fu_58_p2                                                                   | -   |        | empty_77    | add  | fabric  | 0       |
|  + transformer_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2                                | 0   |        |             |      |         |         |
|    add_ln29_1_fu_126_p2                                                                | -   |        | add_ln29_1  | add  | fabric  | 0       |
|    add_ln29_fu_149_p2                                                                  | -   |        | add_ln29    | add  | fabric  | 0       |
|    add_ln31_fu_187_p2                                                                  | -   |        | add_ln31    | add  | fabric  | 0       |
|    add_ln30_fu_202_p2                                                                  | -   |        | add_ln30    | add  | fabric  | 0       |
|  + transformer_for_sample                                                              | 156 |        |             |      |         |         |
|    add_ln50_2_fu_1073_p2                                                               | -   |        | add_ln50_2  | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U413                                                 | 3   |        | mul_i2      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390                                                 | 2   |        | sum         | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U414                                                 | 3   |        | mul_1_i2    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390                                                 | 2   |        | sum_8       | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U415                                                 | 3   |        | mul_2_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390                                                 | 2   |        | sum_9       | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U416                                                 | 3   |        | mul_3_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390                                                 | 2   |        | sum_10      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U391                                                  | 3   |        | mul_4_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390                                                 | 2   |        | sum_11      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U391                                                  | 3   |        | mul_5_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390                                                 | 2   |        | sum_12      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U391                                                  | 3   |        | mul_6_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390                                                 | 2   |        | sum_13      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U391                                                  | 3   |        | mul_7_i1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U390                                                 | 2   |        | sum_14      | fadd | fulldsp | 4       |
|   + transformer_for_sample_Pipeline_1                                                  | 0   |        |             |      |         |         |
|     empty_74_fu_190_p2                                                                 | -   |        | empty_74    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_3                                                  | 0   |        |             |      |         |         |
|     empty_52_fu_58_p2                                                                  | -   |        | empty_52    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_4                                                  | 0   |        |             |      |         |         |
|     empty_49_fu_58_p2                                                                  | -   |        | empty_49    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_5                                                  | 0   |        |             |      |         |         |
|     empty_46_fu_58_p2                                                                  | -   |        | empty_46    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_6                                                  | 0   |        |             |      |         |         |
|     empty_43_fu_58_p2                                                                  | -   |        | empty_43    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_7                                                  | 0   |        |             |      |         |         |
|     empty_40_fu_58_p2                                                                  | -   |        | empty_40    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_12                                                 | 0   |        |             |      |         |         |
|     empty_71_fu_58_p2                                                                  | -   |        | empty_71    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_13                                                 | 0   |        |             |      |         |         |
|     empty_68_fu_58_p2                                                                  | -   |        | empty_68    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_18                                                 | 0   |        |             |      |         |         |
|     empty_63_fu_190_p2                                                                 | -   |        | empty_63    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_19                                                 | 0   |        |             |      |         |         |
|     empty_60_fu_334_p2                                                                 | -   |        | empty_60    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_22                                                 | 0   |        |             |      |         |         |
|     empty_57_fu_190_p2                                                                 | -   |        | empty_57    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_23                                                 | 0   |        |             |      |         |         |
|     empty_55_fu_59_p2                                                                  | -   |        | empty_55    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_loop_i_loop_j                                      | 0   |        |             |      |         |         |
|     add_ln50_2_fu_289_p2                                                               | -   |        | add_ln50_2  | add  | fabric  | 0       |
|     add_ln50_fu_298_p2                                                                 | -   |        | add_ln50    | add  | fabric  | 0       |
|     add_ln53_fu_363_p2                                                                 | -   |        | add_ln53    | add  | fabric  | 0       |
|   + kernel_mmult_float_8_8_8_1                                                         | 0   |        |             |      |         |         |
|     add_ln50_7_fu_399_p2                                                               | -   |        | add_ln50_7  | add  | fabric  | 0       |
|     add_ln50_fu_450_p2                                                                 | -   |        | add_ln50    | add  | fabric  | 0       |
|     add_ln53_fu_431_p2                                                                 | -   |        | add_ln53    | add  | fabric  | 0       |
|   + kernel_bias_add_float_8_8_s                                                        | 16  |        |             |      |         |         |
|     add_ln77_fu_294_p2                                                                 | -   |        | add_ln77    | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U28                                                 | 2   |        | add_i       | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U29                                                 | 2   |        | add_1_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U30                                                 | 2   |        | add_2_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U31                                                 | 2   |        | add_3_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U32                                                 | 2   |        | add_4_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U33                                                 | 2   |        | add_5_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U34                                                 | 2   |        | add_6_i     | fadd | fulldsp | 4       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U35                                                 | 2   |        | add_7_i     | fadd | fulldsp | 4       |
|   + kernel_mmult_float_8_8_8_s                                                         | 40  |        |             |      |         |         |
|     add_ln50_8_fu_396_p2                                                               | -   |        | add_ln50_8  | add  | fabric  | 0       |
|     add_ln50_fu_408_p2                                                                 | -   |        | add_ln50    | add  | fabric  | 0       |
|     add_ln61_fu_497_p2                                                                 | -   |        | add_ln61    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U63                                                  | 3   |        | mul         | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U55                                                 | 2   |        | sum         | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U64                                                  | 3   |        | mul_1       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U56                                                 | 2   |        | sum_28      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U65                                                  | 3   |        | mul_2       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U57                                                 | 2   |        | sum_29      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U66                                                  | 3   |        | mul_3       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U58                                                 | 2   |        | sum_30      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U67                                                  | 3   |        | mul_4       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U59                                                 | 2   |        | sum_31      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U68                                                  | 3   |        | mul_5       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U60                                                 | 2   |        | sum_32      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U69                                                  | 3   |        | mul_6       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U61                                                 | 2   |        | sum_33      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U70                                                  | 3   |        | mul_7       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U62                                                 | 2   |        | sum_34      | fadd | fulldsp | 4       |
|     add_ln53_fu_466_p2                                                                 | -   |        | add_ln53    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_split_head_loop_i_split_head_loop_j_split_head_l_2 | 0   |        |             |      |         |         |
|     add_ln186_1_fu_162_p2                                                              | -   |        | add_ln186_1 | add  | fabric  | 0       |
|     add_ln186_fu_311_p2                                                                | -   |        | add_ln186   | add  | fabric  | 0       |
|     add_ln188_fu_214_p2                                                                | -   |        | add_ln188   | add  | fabric  | 0       |
|     add_ln191_1_fu_343_p2                                                              | -   |        | add_ln191_1 | add  | fabric  | 0       |
|     add_ln191_2_fu_358_p2                                                              | -   |        | add_ln191_2 | add  | fabric  | 0       |
|     add_ln191_fu_262_p2                                                                | -   |        | add_ln191   | add  | fabric  | 0       |
|     add_ln190_fu_268_p2                                                                | -   |        | add_ln190   | add  | fabric  | 0       |
|     add_ln188_1_fu_274_p2                                                              | -   |        | add_ln188_1 | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_loop_i_loop_j8                                     | 0   |        |             |      |         |         |
|     add_ln50_fu_647_p2                                                                 | -   |        | add_ln50    | add  | fabric  | 0       |
|     add_ln50_1_fu_659_p2                                                               | -   |        | add_ln50_1  | add  | fabric  | 0       |
|     add_ln53_fu_717_p2                                                                 | -   |        | add_ln53    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_split_head_loop_i_split_head_loop_j_split_head_l_1 | 0   |        |             |      |         |         |
|     add_ln186_fu_162_p2                                                                | -   |        | add_ln186   | add  | fabric  | 0       |
|     add_ln186_1_fu_311_p2                                                              | -   |        | add_ln186_1 | add  | fabric  | 0       |
|     add_ln188_1_fu_214_p2                                                              | -   |        | add_ln188_1 | add  | fabric  | 0       |
|     add_ln191_fu_343_p2                                                                | -   |        | add_ln191   | add  | fabric  | 0       |
|     add_ln191_3_fu_358_p2                                                              | -   |        | add_ln191_3 | add  | fabric  | 0       |
|     add_ln191_1_fu_262_p2                                                              | -   |        | add_ln191_1 | add  | fabric  | 0       |
|     add_ln190_fu_268_p2                                                                | -   |        | add_ln190   | add  | fabric  | 0       |
|     add_ln188_fu_274_p2                                                                | -   |        | add_ln188   | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_transpose_3d_loop_i_transpose_3d_loop_j_transpos_2 | 0   |        |             |      |         |         |
|     add_ln235_1_fu_147_p2                                                              | -   |        | add_ln235_1 | add  | fabric  | 0       |
|     add_ln235_fu_165_p2                                                                | -   |        | add_ln235   | add  | fabric  | 0       |
|     add_ln237_fu_211_p2                                                                | -   |        | add_ln237   | add  | fabric  | 0       |
|     add_ln240_fu_302_p2                                                                | -   |        | add_ln240   | add  | fabric  | 0       |
|     add_ln240_1_fu_321_p2                                                              | -   |        | add_ln240_1 | add  | fabric  | 0       |
|     add_ln240_2_fu_337_p2                                                              | -   |        | add_ln240_2 | add  | fabric  | 0       |
|     add_ln240_3_fu_348_p2                                                              | -   |        | add_ln240_3 | add  | fabric  | 0       |
|     add_ln239_fu_243_p2                                                                | -   |        | add_ln239   | add  | fabric  | 0       |
|     add_ln237_1_fu_249_p2                                                              | -   |        | add_ln237_1 | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_VITIS_LOOP_77_1                                    | 0   |        |             |      |         |         |
|     add_ln77_fu_460_p2                                                                 | -   |        | add_ln77    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_transpose_3d_loop_i_transpose_3d_loop_j_transpos_1 | 0   |        |             |      |         |         |
|     add_ln235_fu_147_p2                                                                | -   |        | add_ln235   | add  | fabric  | 0       |
|     add_ln235_1_fu_165_p2                                                              | -   |        | add_ln235_1 | add  | fabric  | 0       |
|     add_ln237_1_fu_211_p2                                                              | -   |        | add_ln237_1 | add  | fabric  | 0       |
|     add_ln240_fu_302_p2                                                                | -   |        | add_ln240   | add  | fabric  | 0       |
|     add_ln240_4_fu_321_p2                                                              | -   |        | add_ln240_4 | add  | fabric  | 0       |
|     add_ln240_5_fu_337_p2                                                              | -   |        | add_ln240_5 | add  | fabric  | 0       |
|     add_ln240_6_fu_348_p2                                                              | -   |        | add_ln240_6 | add  | fabric  | 0       |
|     add_ln239_fu_243_p2                                                                | -   |        | add_ln239   | add  | fabric  | 0       |
|     add_ln237_fu_249_p2                                                                | -   |        | add_ln237   | add  | fabric  | 0       |
|   + multihead_attention_float_8_2_4_s                                                  | 20  |        |             |      |         |         |
|     add_ln165_fu_258_p2                                                                | -   |        | add_ln165   | add  | fabric  | 0       |
|     add_ln169_fu_264_p2                                                                | -   |        | add_ln169   | add  | fabric  | 0       |
|     add_ln167_fu_288_p2                                                                | -   |        | add_ln167   | add  | fabric  | 0       |
|     add_ln89_fu_302_p2                                                                 | -   |        | add_ln89    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U148                                                 | -   |        | add_ln88    | add  | fabric  | 0       |
|     add_ln96_fu_420_p2                                                                 | -   |        | add_ln96    | add  | fabric  | 0       |
|     add_ln95_fu_436_p2                                                                 | -   |        | add_ln95    | add  | fabric  | 0       |
|     faddfsub_32ns_32ns_32_5_full_dsp_1_U140                                            | 2   |        | sub_i       | fsub | fulldsp | 4       |
|    + multihead_attention_float_8_2_4_Pipeline_1                                        | 0   |        |             |      |         |         |
|      empty_83_fu_124_p2                                                                | -   |        | empty_83    | add  | fabric  | 0       |
|    + multihead_attention_float_8_2_4_Pipeline_3                                        | 0   |        |             |      |         |         |
|      empty_80_fu_58_p2                                                                 | -   |        | empty_80    | add  | fabric  | 0       |
|    + multihead_attention_Pipeline_VITIS_LOOP_134_1_VITIS_LOOP_135_2_VITIS_LOOP_136_3   | 0   |        |             |      |         |         |
|      add_ln134_1_fu_187_p2                                                             | -   |        | add_ln134_1 | add  | fabric  | 0       |
|      add_ln134_fu_205_p2                                                               | -   |        | add_ln134   | add  | fabric  | 0       |
|      add_ln135_fu_275_p2                                                               | -   |        | add_ln135   | add  | fabric  | 0       |
|      add_ln137_fu_323_p2                                                               | -   |        | add_ln137   | add  | fabric  | 0       |
|      add_ln137_1_fu_335_p2                                                             | -   |        | add_ln137_1 | add  | fabric  | 0       |
|      add_ln136_fu_344_p2                                                               | -   |        | add_ln136   | add  | fabric  | 0       |
|      add_ln135_1_fu_350_p2                                                             | -   |        | add_ln135_1 | add  | fabric  | 0       |
|    + multihead_attention_float_8_2_4_Pipeline_loop_i_loop_j                            | 0   |        |             |      |         |         |
|      add_ln50_5_fu_256_p2                                                              | -   |        | add_ln50_5  | add  | fabric  | 0       |
|      add_ln50_fu_265_p2                                                                | -   |        | add_ln50    | add  | fabric  | 0       |
|      add_ln61_fu_407_p2                                                                | -   |        | add_ln61    | add  | fabric  | 0       |
|      add_ln53_fu_376_p2                                                                | -   |        | add_ln53    | add  | fabric  | 0       |
|    + multihead_attention_float_8_2_4_Pipeline_loop_i_loop_j10                          | 0   |        |             |      |         |         |
|      add_ln50_fu_258_p2                                                                | -   |        | add_ln50    | add  | fabric  | 0       |
|      add_ln50_3_fu_267_p2                                                              | -   |        | add_ln50_3  | add  | fabric  | 0       |
|      add_ln50_4_fu_354_p2                                                              | -   |        | add_ln50_4  | add  | fabric  | 0       |
|      add_ln50_5_fu_364_p2                                                              | -   |        | add_ln50_5  | add  | fabric  | 0       |
|      add_ln50_6_fu_374_p2                                                              | -   |        | add_ln50_6  | add  | fabric  | 0       |
|      add_ln61_fu_400_p2                                                                | -   |        | add_ln61    | add  | fabric  | 0       |
|      add_ln53_fu_333_p2                                                                | -   |        | add_ln53    | add  | fabric  | 0       |
|    + multihead_attention_Pipeline_VITIS_LOOP_154_5_VITIS_LOOP_155_6_VITIS_LOOP_156_7   | 0   |        |             |      |         |         |
|      add_ln154_1_fu_130_p2                                                             | -   |        | add_ln154_1 | add  | fabric  | 0       |
|      add_ln154_fu_148_p2                                                               | -   |        | add_ln154   | add  | fabric  | 0       |
|      add_ln155_fu_206_p2                                                               | -   |        | add_ln155   | add  | fabric  | 0       |
|      add_ln157_fu_234_p2                                                               | -   |        | add_ln157   | add  | fabric  | 0       |
|      add_ln157_1_fu_295_p2                                                             | -   |        | add_ln157_1 | add  | fabric  | 0       |
|      add_ln156_fu_240_p2                                                               | -   |        | add_ln156   | add  | fabric  | 0       |
|      add_ln155_1_fu_246_p2                                                             | -   |        | add_ln155_1 | add  | fabric  | 0       |
|   + kernel_mmult_float_8_16_8_s                                                        | 18  |        |             |      |         |         |
|     add_ln50_9_fu_815_p2                                                               | -   |        | add_ln50_9  | add  | fabric  | 0       |
|     add_ln50_fu_827_p2                                                                 | -   |        | add_ln50    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U341                                                 | 3   |        | mul_s       | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U342                                                 | 3   |        | mul_10      | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U343                                                 | 3   |        | mul_11      | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U344                                                 | 3   |        | mul_12      | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U345                                                 | 3   |        | mul_13      | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U346                                                 | 3   |        | mul_14      | fmul | maxdsp  | 3       |
|     add_ln53_fu_885_p2                                                                 | -   |        | add_ln53    | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_VITIS_LOOP_77_19                                   | 0   |        |             |      |         |         |
|     add_ln77_fu_70_p2                                                                  | -   |        | add_ln77    | add  | fabric  | 0       |
+----------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------------------------------+------+------+--------+-----------------------------------------------------------+---------+------+---------+
| Name                                                            | BRAM | URAM | Pragma | Variable                                                  | Storage | Impl | Latency |
+-----------------------------------------------------------------+------+------+--------+-----------------------------------------------------------+---------+------+---------+
| + transformer                                                   | 14   | 0    |        |                                                           |         |      |         |
|   xx_U                                                          | -    | -    |        | xx                                                        | ram_s2p | auto | 1       |
|  + transformer_for_sample                                       | 14   | 0    |        |                                                           |         |      |         |
|    fadd_32ns_32ns_32_5_full_dsp_1_U400                          | -    | -    |        | front_linear_output                                       | ram_s2p | auto | 1       |
|    front_linear_output_1_U                                      | -    | -    |        | front_linear_output_1                                     | ram_s2p | auto | 1       |
|    front_linear_output_2_U                                      | -    | -    |        | front_linear_output_2                                     | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U408                           | -    | -    |        | front_linear_output_3                                     | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U401                          | -    | -    |        | front_linear_output_4                                     | ram_s2p | auto | 1       |
|    front_linear_output_5_U                                      | -    | -    |        | front_linear_output_5                                     | ram_s2p | auto | 1       |
|    front_linear_output_6_U                                      | -    | -    |        | front_linear_output_6                                     | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U409                           | -    | -    |        | front_linear_output_7                                     | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U402                          | 2    | -    |        | query_mat                                                 | ram_1p  | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U396                             | 2    | -    |        | key_mat                                                   | ram_1p  | auto | 1       |
|    value_mat_U                                                  | 2    | -    |        | value_mat                                                 | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U411                          | 2    | -    |        | query_mat_split                                           | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U403                          | 2    | -    |        | key_mat_split                                             | ram_1p  | auto | 1       |
|    query_mat_transposed_U                                       | 2    | -    |        | query_mat_transposed                                      | rom_np  | auto | 1       |
|    key_mat_transposed_U                                         | 2    | -    |        | key_mat_transposed                                        | ram_1p  | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U412                          | -    | -    |        | o_proj                                                    | ram_s2p | auto | 1       |
|    o_proj_1_U                                                   | -    | -    |        | o_proj_1                                                  | ram_s2p | auto | 1       |
|    o_proj_2_U                                                   | -    | -    |        | o_proj_2                                                  | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U391                           | -    | -    |        | o_proj_3                                                  | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U413                          | -    | -    |        | o_proj_4                                                  | ram_s2p | auto | 1       |
|    o_proj_5_U                                                   | -    | -    |        | o_proj_5                                                  | ram_s2p | auto | 1       |
|    o_proj_6_U                                                   | -    | -    |        | o_proj_6                                                  | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U404                           | -    | -    |        | o_proj_7                                                  | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U414                          | -    | -    |        | first_linear_net_output                                   | ram_s2p | auto | 1       |
|    fcmp_32ns_32ns_1_2_no_dsp_1_U396                             | -    | -    |        | first_linear_net_output_1                                 | ram_s2p | auto | 1       |
|    first_linear_net_output_2_U                                  | -    | -    |        | first_linear_net_output_2                                 | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U405                           | -    | -    |        | first_linear_net_output_3                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U415                          | -    | -    |        | first_linear_net_output_4                                 | ram_s2p | auto | 1       |
|    first_linear_net_output_5_U                                  | -    | -    |        | first_linear_net_output_5                                 | ram_s2p | auto | 1       |
|    first_linear_net_output_6_U                                  | -    | -    |        | first_linear_net_output_6                                 | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U406                           | -    | -    |        | first_linear_net_output_7                                 | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U416                          | -    | -    |        | first_linear_net_output_8                                 | ram_s2p | auto | 1       |
|    first_linear_net_output_9_U                                  | -    | -    |        | first_linear_net_output_9                                 | ram_s2p | auto | 1       |
|    first_linear_net_output_10_U                                 | -    | -    |        | first_linear_net_output_10                                | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U407                           | -    | -    |        | first_linear_net_output_11                                | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U400                          | -    | -    |        | first_linear_net_output_12                                | ram_s2p | auto | 1       |
|    first_linear_net_output_13_U                                 | -    | -    |        | first_linear_net_output_13                                | ram_s2p | auto | 1       |
|    first_linear_net_output_14_U                                 | -    | -    |        | first_linear_net_output_14                                | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U408                           | -    | -    |        | first_linear_net_output_15                                | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U401                          | -    | -    |        | second_linear_net_output                                  | ram_s2p | auto | 1       |
|    second_linear_net_output_1_U                                 | -    | -    |        | second_linear_net_output_1                                | ram_s2p | auto | 1       |
|    second_linear_net_output_2_U                                 | -    | -    |        | second_linear_net_output_2                                | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U409                           | -    | -    |        | second_linear_net_output_3                                | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U402                          | -    | -    |        | second_linear_net_output_4                                | ram_s2p | auto | 1       |
|    second_linear_net_output_5_U                                 | -    | -    |        | second_linear_net_output_5                                | ram_s2p | auto | 1       |
|    second_linear_net_output_6_U                                 | -    | -    |        | second_linear_net_output_6                                | ram_s2p | auto | 1       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U410                           | -    | -    |        | second_linear_net_output_7                                | ram_s2p | auto | 1       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U403                          | -    | -    |        | final_layer_output_0                                      | ram_s2p | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_0_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_0 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_1_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_1 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_2_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_2 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_3_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_3 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_4_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_4 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_5_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_5 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_6_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_6 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_7_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_QUERY_MAT_WEIGHT_7 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_0_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_0   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_1_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_1   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_2_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_2   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_3_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_3   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_4_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_4   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_5_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_5   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_6_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_6   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_7_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_KEY_MAT_WEIGHT_7   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_0_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_0 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_1_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_1 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_2_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_2 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_3_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_3 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_4_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_4 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_5_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_5 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_6_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_6 | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_7_U  | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_VALUE_MAT_WEIGHT_7 | rom_1p  | auto | 1       |
|   + transformer_for_sample_Pipeline_loop_i_loop_j               | 0    | 0    |        |                                                           |         |      |         |
|     FRONT_LINEAR_WEIGHT_0_U                                     | -    | -    |        | FRONT_LINEAR_WEIGHT_0                                     | rom_1p  | auto | 1       |
|     FRONT_LINEAR_WEIGHT_1_U                                     | -    | -    |        | FRONT_LINEAR_WEIGHT_1                                     | rom_1p  | auto | 1       |
|   + kernel_mmult_float_8_8_8_1                                  | 0    | 0    |        |                                                           |         |      |         |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_0_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_0    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_1_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_1    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_2_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_2    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_3_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_3    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_4_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_4    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_5_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_5    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_6_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_6    | rom_1p  | auto | 1       |
|     TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_7_U    | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_7    | rom_1p  | auto | 1       |
|   + transformer_for_sample_Pipeline_loop_i_loop_j8              | 0    | 0    |        |                                                           |         |      |         |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_0_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_0  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_1_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_1  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_2_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_2  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_3_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_3  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_4_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_4  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_5_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_5  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_6_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_6  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_7_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_7  | rom_1p  | auto | 1       |
|   + multihead_attention_float_8_2_4_s                           | 2    | 0    |        |                                                           |         |      |         |
|     key_transposed_U                                            | -    | -    |        | key_transposed                                            | ram_1p  | auto | 1       |
|     key_transposed_1_U                                          | -    | -    |        | key_transposed_1                                          | ram_1p  | auto | 1       |
|     key_transposed_2_U                                          | -    | -    |        | key_transposed_2                                          | ram_1p  | auto | 1       |
|     key_transposed_3_U                                          | -    | -    |        | key_transposed_3                                          | ram_1p  | auto | 1       |
|     query_key_U                                                 | 2    | -    |        | query_key                                                 | ram_s2p | auto | 1       |
|   + kernel_mmult_float_8_16_8_s                                 | 0    | 0    |        |                                                           |         |      |         |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_0_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_0  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_1_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_1  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_2_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_2  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_3_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_3  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_4_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_4  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_5_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_5  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_6_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_6  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_7_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_7  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_8_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_8  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_9_U  | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_9  | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_10_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_10 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_11_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_11 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_12_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_12 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_13_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_13 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_14_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_14 | rom_1p  | auto | 1       |
|     p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_15_U | -    | -    |        | p_ZL48TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_15 | rom_1p  | auto | 1       |
+-----------------------------------------------------------------+------+------+--------+-----------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+
| Type      | Options                                                               | Location                                                                     |
+-----------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+
| interface | m_axi port = input_array depth = 16 offset = slave bundle = axi_ports | ../icl_thesis/vitis_hls/transformer/transformer.cpp:22 in transformer        |
| interface | m_axi port = val depth = 1 offset = slave bundle = axi_ports          | ../icl_thesis/vitis_hls/transformer/transformer.cpp:24 in transformer        |
| interface | s_axilite port = return                                               | ../icl_thesis/vitis_hls/transformer/transformer.cpp:26 in transformer        |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer/transformer.h:51 in kernel_mmult         |
| pipeline  |                                                                       | ../icl_thesis/vitis_hls/transformer/transformer.h:54 in kernel_mmult         |
| unroll    |                                                                       | ../icl_thesis/vitis_hls/transformer/transformer.h:58 in kernel_mmult         |
| pipeline  |                                                                       | ../icl_thesis/vitis_hls/transformer/transformer.h:78 in kernel_bias_add      |
| unroll    |                                                                       | ../icl_thesis/vitis_hls/transformer/transformer.h:147 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer/transformer.h:166 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer/transformer.h:168 in multihead_attention |
| unroll    |                                                                       | ../icl_thesis/vitis_hls/transformer/transformer.h:219 in relu_inplace        |
| unroll    |                                                                       | ../icl_thesis/vitis_hls/transformer/transformer.h:222 in relu_inplace        |
+-----------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+

* Inferred Pragmas
+---------------------------------------------------------------+-----------------+--------------------------------------------------------+----------------------------------------------------------------+
| Source Pragma                                                 | Inferred Pragma | Options                                                | Location                                                       |
+---------------------------------------------------------------+-----------------+--------------------------------------------------------+----------------------------------------------------------------+
| pipeline ../icl_thesis/vitis_hls/transformer/transformer.h:54 | array_partition | dim=2 type=complete  variable=value_mat_transposed     | variable value_mat_transposed in transformer_for_sample        |
| pipeline ../icl_thesis/vitis_hls/transformer/transformer.h:54 | array_partition | dim=2 type=complete  variable=key_transposed           | variable key_transposed in multihead_attention<float, 8, 2, 4> |
| pipeline ../icl_thesis/vitis_hls/transformer/transformer.h:78 | array_partition | dim=2 type=complete  variable=front_linear_output      | variable front_linear_output in transformer_for_sample         |
| pipeline ../icl_thesis/vitis_hls/transformer/transformer.h:78 | array_partition | dim=2 type=complete  variable=o_proj                   | variable o_proj in transformer_for_sample                      |
| pipeline ../icl_thesis/vitis_hls/transformer/transformer.h:78 | array_partition | dim=2 type=complete  variable=first_linear_net_output  | variable first_linear_net_output in transformer_for_sample     |
| pipeline ../icl_thesis/vitis_hls/transformer/transformer.h:78 | array_partition | dim=2 type=complete  variable=second_linear_net_output | variable second_linear_net_output in transformer_for_sample    |
+---------------------------------------------------------------+-----------------+--------------------------------------------------------+----------------------------------------------------------------+


