Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 27 05:33:59 2024
| Host         : ASUSPol running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bounce_proobe_timing_summary_routed.rpt -pb bounce_proobe_timing_summary_routed.pb -rpx bounce_proobe_timing_summary_routed.rpx -warn_on_violation
| Design       : bounce_proobe
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.560        0.000                      0                   81        0.116        0.000                      0                   81        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.560        0.000                      0                   81        0.116        0.000                      0                   81        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.410ns (53.802%)  route 2.069ns (46.198%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  U1/U2/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.117    U1/U2/count0_carry__4_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  U1/U2/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.234    U1/U2/count0_carry__5_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.557 r  U1/U2/count0_carry__6/O[1]
                         net (fo=1, routed)           0.810     9.367    U1/U2/data0[30]
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.334     9.701 r  U1/U2/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.701    U1/U2/count_0[30]
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498    14.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[30]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.075    15.261    U1/U2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 2.265ns (52.155%)  route 2.078ns (47.845%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  U1/U2/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.117    U1/U2/count0_carry__4_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.440 r  U1/U2/count0_carry__5/O[1]
                         net (fo=1, routed)           0.819     9.258    U1/U2/data0[26]
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.306     9.564 r  U1/U2/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.564    U1/U2/count_0[26]
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.922    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[26]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X45Y101        FDCE (Setup_fdce_C_D)        0.029    15.175    U1/U2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 2.258ns (52.203%)  route 2.067ns (47.798%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  U1/U2/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.117    U1/U2/count0_carry__4_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.432 r  U1/U2/count0_carry__5/O[3]
                         net (fo=1, routed)           0.808     9.240    U1/U2/data0[28]
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.307     9.547 r  U1/U2/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.547    U1/U2/count_0[28]
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.922    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[28]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X45Y101        FDCE (Setup_fdce_C_D)        0.031    15.177    U1/U2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.293ns (53.077%)  route 2.027ns (46.923%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  U1/U2/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.117    U1/U2/count0_carry__4_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  U1/U2/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.234    U1/U2/count0_carry__5_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.473 r  U1/U2/count0_carry__6/O[2]
                         net (fo=1, routed)           0.768     9.240    U1/U2/data0[31]
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.301     9.541 r  U1/U2/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.541    U1/U2/count_0[31]
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498    14.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[31]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.032    15.218    U1/U2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 2.033ns (49.474%)  route 2.076ns (50.526%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.219 r  U1/U2/count0_carry__4/O[0]
                         net (fo=1, routed)           0.817     9.036    U1/U2/data0[21]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.295     9.331 r  U1/U2/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.331    U1/U2/count_0[21]
    SLICE_X45Y100        FDCE                                         r  U1/U2/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.922    U1/U2/CLK
    SLICE_X45Y100        FDCE                                         r  U1/U2/count_reg[21]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X45Y100        FDCE (Setup_fdce_C_D)        0.029    15.175    U1/U2/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 2.176ns (53.251%)  route 1.910ns (46.749%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  U1/U2/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.117    U1/U2/count0_carry__4_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.356 r  U1/U2/count0_carry__5/O[2]
                         net (fo=1, routed)           0.651     9.007    U1/U2/data0[27]
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.301     9.308 r  U1/U2/count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.308    U1/U2/count_0[27]
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.922    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[27]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X45Y101        FDCE (Setup_fdce_C_D)        0.031    15.177    U1/U2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 2.141ns (52.235%)  route 1.958ns (47.765%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.315 r  U1/U2/count0_carry__4/O[3]
                         net (fo=1, routed)           0.699     9.013    U1/U2/data0[24]
    SLICE_X47Y100        LUT5 (Prop_lut5_I4_O)        0.307     9.320 r  U1/U2/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.320    U1/U2/count_0[24]
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498    14.920    U1/U2/CLK
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[24]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X47Y100        FDCE (Setup_fdce_C_D)        0.031    15.192    U1/U2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 2.267ns (55.282%)  route 1.834ns (44.718%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  U1/U2/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.117    U1/U2/count0_carry__4_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  U1/U2/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.234    U1/U2/count0_carry__5_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.453 r  U1/U2/count0_carry__6/O[0]
                         net (fo=1, routed)           0.575     9.027    U1/U2/data0[29]
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.295     9.322 r  U1/U2/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.322    U1/U2/count_0[29]
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498    14.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[29]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.031    15.217    U1/U2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 2.150ns (52.945%)  route 1.911ns (47.055%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.999 r  U1/U2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.000    U1/U2/count0_carry__3_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  U1/U2/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.117    U1/U2/count0_carry__4_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.336 r  U1/U2/count0_carry__5/O[0]
                         net (fo=1, routed)           0.652     8.987    U1/U2/data0[25]
    SLICE_X47Y101        LUT5 (Prop_lut5_I4_O)        0.295     9.282 r  U1/U2/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.282    U1/U2/count_0[25]
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498    14.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[25]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.031    15.217    U1/U2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 2.024ns (51.358%)  route 1.917ns (48.642%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.619     5.221    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          1.259     6.936    U1/U2/count[0]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.531 r  U1/U2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.531    U1/U2/count0_carry_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.648 r  U1/U2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    U1/U2/count0_carry__0_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.765 r  U1/U2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.765    U1/U2/count0_carry__1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.882 r  U1/U2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    U1/U2/count0_carry__2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.197 r  U1/U2/count0_carry__3/O[3]
                         net (fo=1, routed)           0.658     8.855    U1/U2/data0[20]
    SLICE_X47Y99         LUT5 (Prop_lut5_I4_O)        0.307     9.162 r  U1/U2/count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.162    U1/U2/count_0[20]
    SLICE_X47Y99         FDCE                                         r  U1/U2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.937    U1/U2/CLK
    SLICE_X47Y99         FDCE                                         r  U1/U2/count_reg[20]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X47Y99         FDCE (Setup_fdce_C_D)        0.031    15.112    U1/U2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.341%)  route 0.200ns (58.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.200     1.829    U1/U2/E[0]
    SLICE_X45Y100        FDCE                                         r  U1/U2/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.998    U1/U2/CLK
    SLICE_X45Y100        FDCE                                         r  U1/U2/count_reg[21]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y100        FDCE (Hold_fdce_C_CE)       -0.039     1.713    U1/U2/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U1/U2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.420%)  route 0.278ns (54.580%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.480    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U1/U2/count_reg[31]/Q
                         net (fo=2, routed)           0.179     1.800    U1/U2/count[31]
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  U1/U2/count[31]_i_4/O
                         net (fo=33, routed)          0.099     1.944    U1/U2/count[31]_i_4_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.989 r  U1/U2/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.989    U1/U2/count_0[20]
    SLICE_X47Y99         FDCE                                         r  U1/U2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.838     2.003    U1/U2/CLK
    SLICE_X47Y99         FDCE                                         r  U1/U2/count_reg[20]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X47Y99         FDCE (Hold_fdce_C_D)         0.092     1.849    U1/U2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U1/U2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.331%)  route 0.279ns (54.669%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.480    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U1/U2/count_reg[31]/Q
                         net (fo=2, routed)           0.179     1.800    U1/U2/count[31]
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  U1/U2/count[31]_i_4/O
                         net (fo=33, routed)          0.100     1.945    U1/U2/count[31]_i_4_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.990 r  U1/U2/count[17]_i_1/O
                         net (fo=1, routed)           0.000     1.990    U1/U2/count_0[17]
    SLICE_X47Y99         FDCE                                         r  U1/U2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.838     2.003    U1/U2/CLK
    SLICE_X47Y99         FDCE                                         r  U1/U2/count_reg[17]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X47Y99         FDCE (Hold_fdce_C_D)         0.091     1.848    U1/U2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.612%)  route 0.255ns (64.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.255     1.884    U1/U2/E[0]
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.998    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[26]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y101        FDCE (Hold_fdce_C_CE)       -0.039     1.713    U1/U2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.612%)  route 0.255ns (64.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.255     1.884    U1/U2/E[0]
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.998    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[27]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y101        FDCE (Hold_fdce_C_CE)       -0.039     1.713    U1/U2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.612%)  route 0.255ns (64.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.255     1.884    U1/U2/E[0]
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.998    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[28]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y101        FDCE (Hold_fdce_C_CE)       -0.039     1.713    U1/U2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.822%)  route 0.264ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.264     1.893    U1/U2/E[0]
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.997    U1/U2/CLK
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_CE)       -0.039     1.712    U1/U2/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.822%)  route 0.264ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.264     1.893    U1/U2/E[0]
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.997    U1/U2/CLK
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_CE)       -0.039     1.712    U1/U2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.822%)  route 0.264ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.264     1.893    U1/U2/E[0]
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.997    U1/U2/CLK
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_CE)       -0.039     1.712    U1/U2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U1/U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/U2/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.403%)  route 0.176ns (48.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.480    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U1/U2/count_reg[0]/Q
                         net (fo=34, routed)          0.176     1.797    U1/U2/count[0]
    SLICE_X45Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.842 r  U1/U2/count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U1/U2/count_0[28]
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.998    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[28]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X45Y101        FDCE (Hold_fdce_C_D)         0.092     1.610    U1/U2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y98    U1/U2/clk_int_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y101   U1/U2/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    U1/U2/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    U1/U2/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    U1/U2/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y98    U1/U2/count_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U2/clk_int_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U2/clk_int_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   U1/U2/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   U1/U2/count_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U1/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U2/clk_int_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y98    U1/U2/clk_int_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   U1/U2/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y101   U1/U2/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.949ns  (logic 4.364ns (43.863%)  route 5.585ns (56.137%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.636     5.239    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.723     6.418    U1/U1/Q[0]
    SLICE_X44Y98         LUT2 (Prop_lut2_I0_O)        0.153     6.571 r  U1/U1/out_pulse_OBUF_inst_i_1/O
                         net (fo=3, routed)           4.862    11.433    led_pulse_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.755    15.188 r  led_pulse_OBUF_inst/O
                         net (fo=0)                   0.000    15.188    led_pulse
    T8                                                                r  led_pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.370ns (49.600%)  route 4.440ns (50.400%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.636     5.239    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  U1/U1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=38, routed)          0.723     6.418    U1/U1/Q[0]
    SLICE_X44Y98         LUT2 (Prop_lut2_I0_O)        0.153     6.571 r  U1/U1/out_pulse_OBUF_inst_i_1/O
                         net (fo=3, routed)           3.717    10.288    led_pulse_OBUF
    B13                  OBUF (Prop_obuf_I_O)         3.761    14.048 r  out_pulse_OBUF_inst/O
                         net (fo=0)                   0.000    14.048    out_pulse
    B13                                                               r  out_pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/led2_state_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.023ns (48.446%)  route 4.281ns (51.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.635     5.238    U2/CLK
    SLICE_X48Y97         FDRE                                         r  U2/led2_state_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  U2/led2_state_reg_lopt_replica/Q
                         net (fo=1, routed)           4.281     9.975    lopt
    V9                   OBUF (Prop_obuf_I_O)         3.567    13.543 r  led_counter_OBUF_inst/O
                         net (fo=0)                   0.000    13.543    led_counter
    V9                                                                r  led_counter (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/led2_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_counter
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 4.060ns (50.921%)  route 3.913ns (49.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.635     5.238    U2/CLK
    SLICE_X46Y98         FDRE                                         r  U2/led2_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  U2/led2_state_reg/Q
                         net (fo=1, routed)           3.913     9.669    led_counter_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.542    13.211 r  out_counter_OBUF_inst/O
                         net (fo=0)                   0.000    13.211    out_counter
    F14                                                               r  out_counter (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/led2_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_counter
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.407ns (51.418%)  route 1.329ns (48.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.567     1.486    U2/CLK
    SLICE_X46Y98         FDRE                                         r  U2/led2_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  U2/led2_state_reg/Q
                         net (fo=1, routed)           1.329     2.980    led_counter_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.243     4.223 r  out_counter_OBUF_inst/O
                         net (fo=0)                   0.000     4.223    out_counter
    F14                                                               r  out_counter (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.555ns (53.302%)  route 1.363ns (46.698%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  U1/U1/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.136     1.752    U1/U1/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X44Y98         LUT2 (Prop_lut2_I1_O)        0.104     1.856 r  U1/U1/out_pulse_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.227     3.083    led_pulse_OBUF
    B13                  OBUF (Prop_obuf_I_O)         1.323     4.406 r  out_pulse_OBUF_inst/O
                         net (fo=0)                   0.000     4.406    out_pulse
    B13                                                               r  out_pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/led2_state_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.409ns (46.645%)  route 1.611ns (53.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.567     1.486    U2/CLK
    SLICE_X48Y97         FDRE                                         r  U2/led2_state_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U2/led2_state_reg_lopt_replica/Q
                         net (fo=1, routed)           1.611     3.239    lopt
    V9                   OBUF (Prop_obuf_I_O)         1.268     4.507 r  led_counter_OBUF_inst/O
                         net (fo=0)                   0.000     4.507    led_counter
    V9                                                                r  led_counter (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U1/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.563ns  (logic 1.550ns (43.490%)  route 2.013ns (56.510%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.569     1.488    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  U1/U1/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.136     1.752    U1/U1/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X44Y98         LUT2 (Prop_lut2_I1_O)        0.104     1.856 r  U1/U1/out_pulse_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.878     3.734    led_pulse_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.318     5.051 r  led_pulse_OBUF_inst/O
                         net (fo=0)                   0.000     5.051    led_pulse
    T8                                                                r  led_pulse (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.025ns  (logic 1.631ns (23.218%)  route 5.394ns (76.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          2.028     7.025    U1/U2/reset
    SLICE_X47Y101        FDCE                                         f  U1/U2/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498     4.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.025ns  (logic 1.631ns (23.218%)  route 5.394ns (76.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          2.028     7.025    U1/U2/reset
    SLICE_X47Y101        FDCE                                         f  U1/U2/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498     4.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.025ns  (logic 1.631ns (23.218%)  route 5.394ns (76.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          2.028     7.025    U1/U2/reset
    SLICE_X47Y101        FDCE                                         f  U1/U2/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498     4.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.025ns  (logic 1.631ns (23.218%)  route 5.394ns (76.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          2.028     7.025    U1/U2/reset
    SLICE_X47Y101        FDCE                                         f  U1/U2/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498     4.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.025ns  (logic 1.631ns (23.218%)  route 5.394ns (76.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          2.028     7.025    U1/U2/reset
    SLICE_X47Y101        FDCE                                         f  U1/U2/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498     4.920    U1/U2/CLK
    SLICE_X47Y101        FDCE                                         r  U1/U2/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.631ns (23.681%)  route 5.256ns (76.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          1.890     6.887    U1/U2/reset
    SLICE_X45Y101        FDCE                                         f  U1/U2/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500     4.922    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.631ns (23.681%)  route 5.256ns (76.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          1.890     6.887    U1/U2/reset
    SLICE_X45Y101        FDCE                                         f  U1/U2/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500     4.922    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.631ns (23.681%)  route 5.256ns (76.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          1.890     6.887    U1/U2/reset
    SLICE_X45Y101        FDCE                                         f  U1/U2/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500     4.922    U1/U2/CLK
    SLICE_X45Y101        FDCE                                         r  U1/U2/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.784ns  (logic 1.631ns (24.041%)  route 5.153ns (75.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          1.787     6.784    U1/U2/reset
    SLICE_X45Y100        FDCE                                         f  U1/U2/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500     4.922    U1/U2/CLK
    SLICE_X45Y100        FDCE                                         r  U1/U2/count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.428ns  (logic 1.631ns (25.372%)  route 4.797ns (74.628%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.366     4.873    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          1.431     6.428    U1/U2/reset
    SLICE_X47Y100        FDCE                                         f  U1/U2/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.498     4.920    U1/U2/CLK
    SLICE_X47Y100        FDCE                                         r  U1/U2/count_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bp_r
                            (input port)
  Destination:            U1/U1/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.286ns (19.633%)  route 1.170ns (80.367%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  bp_r (IN)
                         net (fo=0)                   0.000     0.000    bp_r
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  bp_r_IBUF_inst/O
                         net (fo=3, routed)           1.170     1.411    U1/U1/bp_r_IBUF
    SLICE_X44Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.456 r  U1/U1/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.456    U1/U1/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 bp_r
                            (input port)
  Destination:            U1/U1/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.286ns (19.633%)  route 1.170ns (80.367%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  bp_r (IN)
                         net (fo=0)                   0.000     0.000    bp_r
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  bp_r_IBUF_inst/O
                         net (fo=3, routed)           1.170     1.411    U1/U1/bp_r_IBUF
    SLICE_X44Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.456 r  U1/U1/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.456    U1/U1/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 bp_r
                            (input port)
  Destination:            U1/U1/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.286ns (19.510%)  route 1.180ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  bp_r (IN)
                         net (fo=0)                   0.000     0.000    bp_r
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 f  bp_r_IBUF_inst/O
                         net (fo=3, routed)           1.180     1.420    U1/U1/bp_r_IBUF
    SLICE_X44Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.465 r  U1/U1/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.465    U1/U1/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X44Y98         FDPE                                         r  U1/U1/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U1/CLK
    SLICE_X44Y98         FDPE                                         r  U1/U1/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U2/btn_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.914ns  (logic 0.323ns (16.852%)  route 1.592ns (83.148%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.472     1.747    U1/U1/reset_IBUF
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.048     1.795 r  U1/U1/btn_prev_i_1/O
                         net (fo=1, routed)           0.119     1.914    U2/btn_prev_reg_0
    SLICE_X44Y99         FDRE                                         r  U2/btn_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U2/CLK
    SLICE_X44Y99         FDRE                                         r  U2/btn_prev_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.320ns (16.537%)  route 1.613ns (83.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.429     1.704    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          0.184     1.933    U1/U2/reset
    SLICE_X45Y99         FDCE                                         f  U1/U2/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U2/CLK
    SLICE_X45Y99         FDCE                                         r  U1/U2/count_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.320ns (16.537%)  route 1.613ns (83.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.429     1.704    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          0.184     1.933    U1/U2/reset
    SLICE_X45Y99         FDCE                                         f  U1/U2/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U2/CLK
    SLICE_X45Y99         FDCE                                         r  U1/U2/count_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U2/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.320ns (15.880%)  route 1.693ns (84.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.429     1.704    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          0.264     2.012    U1/U2/reset
    SLICE_X45Y98         FDCE                                         f  U1/U2/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U2/CLK
    SLICE_X45Y98         FDCE                                         r  U1/U2/count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U1/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.320ns (15.846%)  route 1.697ns (84.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.429     1.704    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          0.268     2.017    U1/U1/FSM_onehot_current_state_reg[0]_0
    SLICE_X44Y98         FDPE                                         f  U1/U1/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U1/CLK
    SLICE_X44Y98         FDPE                                         r  U1/U1/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U1/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.320ns (15.846%)  route 1.697ns (84.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.429     1.704    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          0.268     2.017    U1/U1/FSM_onehot_current_state_reg[0]_0
    SLICE_X44Y98         FDCE                                         f  U1/U1/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U1/U1/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.320ns (15.846%)  route 1.697ns (84.154%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.429     1.704    U1/U2/reset_IBUF
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  U1/U2/FSM_onehot_current_state[2]_i_2/O
                         net (fo=42, routed)          0.268     2.017    U1/U1/FSM_onehot_current_state_reg[0]_0
    SLICE_X44Y98         FDCE                                         f  U1/U1/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.839     2.004    U1/U1/CLK
    SLICE_X44Y98         FDCE                                         r  U1/U1/FSM_onehot_current_state_reg[2]/C





