$date
	Sun Oct 23 01:51:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#372161
b1001 !
1"
#372162
b1001 &
b1001 %
1$
#372163
0"
#372166
b11100 &
b11100 %
#372170
b1110 &
b1110 %
#372174
b111 &
b111 %
#372178
b10110 &
b10110 %
#372182
b1011 &
b1011 %
#372186
b100010 &
b100010 %
#372190
b10001 &
b10001 %
#372194
b110100 &
b110100 %
#372198
b11010 &
b11010 %
#372202
b1101 &
b1101 %
#372206
b101000 &
b101000 %
#372210
b10100 &
b10100 %
#372214
b1010 &
b1010 %
#372218
b101 &
b101 %
#372222
b10000 &
b10000 %
#372226
b1000 &
b1000 %
#372230
b100 &
b100 %
#372234
b10 &
b10 %
#372238
b1 &
1#
b1 %
#372242
b0 &
b0 %
0#
0$
#1363996
b1100 !
1"
#1363998
b1100 &
b1100 %
1$
#1363999
0"
#1364002
b110 &
b110 %
#1364006
b11 &
b11 %
#1364010
b1010 &
b1010 %
#1364014
b101 &
b101 %
#1364018
b10000 &
b10000 %
#1364022
b1000 &
b1000 %
#1364026
b100 &
b100 %
#1364030
b10 &
b10 %
#1364034
b1 &
b1 %
1#
#1364038
b0 &
0#
b0 %
0$
#2367593
b110 !
1"
#2367594
b110 &
b110 %
1$
#2367595
0"
#2367598
b11 &
b11 %
#2367602
b1010 &
b1010 %
#2367606
b101 &
b101 %
#2367610
b10000 &
b10000 %
#2367614
b1000 &
b1000 %
#2367618
b100 &
b100 %
#2367622
b10 &
b10 %
#2367626
b1 &
b1 %
1#
#2367630
b0 &
0#
b0 %
0$
#4500012
