+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                      openmips0/ex_mem0/mem_wdata_reg[8]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                  openmips0/id_ex0/is_in_delayslot_o_reg/D|
|              sys_clk_pin |              sys_clk_pin |                                                                    openmips0/mem_wb0/wb_LLbit_value_reg/D|
|              sys_clk_pin |              sys_clk_pin |                                                                       openmips0/mem_wb0/wb_LLbit_we_reg/D|
|              sys_clk_pin |              sys_clk_pin |                                         openmips0/dwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]/D|
|              sys_clk_pin |              sys_clk_pin |                                         openmips0/iwishbone_bus_if/FSM_sequential_wishbone_state_reg[1]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                               openmips0/div0/cnt_reg[4]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
