
*** Running vivado
    with args -log bd_2d50_ltr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2d50_ltr_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_2d50_ltr_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andy/zynq/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.516 ; gain = 2.000 ; free physical = 1248 ; free virtual = 4237

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andy' on host 'archlinux' (Linux_x86_64 version 5.11.15-arch1-2) on Sat Apr 24 21:10:07 CST 2021
INFO: [HLS 200-10] On os "Arch Linux"
INFO: [HLS 200-10] In directory '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_ltr_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_ltr_0_synth_1/bd_2d50_ltr_0'.
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_ltr_0_synth_1/bd_2d50_ltr_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 7.5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 408.449 ; gain = 0.848 ; free physical = 1473 ; free virtual = 4547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 408.449 ; gain = 0.848 ; free physical = 1473 ; free virtual = 4547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:250).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:251).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 472.094 ; gain = 64.492 ; free physical = 1282 ; free virtual = 4361
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:364: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 472.094 ; gain = 64.492 ; free physical = 1248 ; free virtual = 4329
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_letterbox_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:334) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:229) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'v_letterbox_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'v_letterbox_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:352) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:354) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:242) in function 'AXIvideo2MultiPixStream' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:244) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:296) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:204) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_letterbox' , detected/extracted 3 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'v_letterbox_core'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_letterbox_core'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:228:53) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_letterbox_core'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 600.094 ; gain = 192.492 ; free physical = 1366 ; free virtual = 4445
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:65:53)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/src/v_letterbox.cpp:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 600.094 ; gain = 192.492 ; free physical = 1012 ; free virtual = 4094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_letterbox' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.15 seconds; current allocated memory: 249.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 249.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 249.522 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 249.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_letterbox_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 250.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 250.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 250.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 244.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_letterbox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 244.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 244.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 244.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 246.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_letterbox_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_letterbox_core'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 248.045 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 247.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_letterbox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_col_start' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_col_end' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_row_start' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_row_end' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_Y_R_value' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_Cb_G_value' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/HwReg_Cr_B_value' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_letterbox/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_letterbox' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'HwReg_width', 'HwReg_height', 'HwReg_video_format', 'HwReg_col_start', 'HwReg_col_end', 'HwReg_row_start', 'HwReg_row_end', 'HwReg_Y_R_value', 'HwReg_Cb_G_value' and 'HwReg_Cr_B_value' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_letterbox'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 249.597 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_0_V_U(bd_2d50_ltr_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_1_V_U(bd_2d50_ltr_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_2_V_U(bd_2d50_ltr_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYUV_V_val_0_V_U(bd_2d50_ltr_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYUV_V_val_1_V_U(bd_2d50_ltr_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYUV_V_val_2_V_U(bd_2d50_ltr_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_letterbox_core_U0_U(bd_2d50_ltr_0_start_for_v_letterbox_core_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 745.199 ; gain = 337.598 ; free physical = 591 ; free virtual = 3691
INFO: [SYSC 207-301] Generating SystemC RTL for v_letterbox with prefix bd_2d50_ltr_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_letterbox with prefix bd_2d50_ltr_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_letterbox with prefix bd_2d50_ltr_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:11:42 2021...
INFO: [HLS 200-112] Total elapsed time: 95.75 seconds; peak allocated memory: 250.784 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Apr 24 21:11:43 2021...
compile_c: Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 1353.547 ; gain = 3.031 ; free physical = 1087 ; free virtual = 3960
Command: synth_design -top bd_2d50_ltr_0 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 371068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1452.000 ; gain = 86.645 ; free physical = 1625 ; free virtual = 4489
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_2d50_ltr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_v_letterbox_CTRL_s_axi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_v_letterbox_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_v_letterbox_CTRL_s_axi.v:269]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_v_letterbox_CTRL_s_axi' (1#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_v_letterbox_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_AXIvideo2MultiPixStr' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_AXIvideo2MultiPixStr.v:93]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_reg_unsigned_short_s' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_reg_unsigned_short_s' (2#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_AXIvideo2MultiPixStr.v:1093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_AXIvideo2MultiPixStr.v:1095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_AXIvideo2MultiPixStr.v:1097]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_AXIvideo2MultiPixStr' (3#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_MultiPixStream2AXIvi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_MultiPixStream2AXIvi.v:81]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_dest_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_MultiPixStream2AXIvi.v:408]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_id_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_MultiPixStream2AXIvi.v:434]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_keep_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_MultiPixStream2AXIvi.v:460]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_strb_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_MultiPixStream2AXIvi.v:522]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_MultiPixStream2AXIvi' (5#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_fifo_w8_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_fifo_w8_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_fifo_w8_d2_A_shiftReg' (6#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_fifo_w8_d2_A' (7#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_start_for_v_letterbox_core_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_start_for_v_letterbox_core_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_start_for_v_letterbox_core_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_start_for_v_letterbox_core_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_start_for_v_letterbox_core_U0_shiftReg' (8#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_start_for_v_letterbox_core_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_start_for_v_letterbox_core_U0' (9#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_start_for_v_letterbox_core_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' (10#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0' (11#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/hdl/verilog/bd_2d50_ltr_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_ltr_0' (13#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_2d50_ltr_0.v:57]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[11]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[10]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[9]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[8]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Y_R_value[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Y_R_value[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Y_R_value[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Y_R_value[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Y_R_value[11]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Y_R_value[10]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Y_R_value[9]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Y_R_value[8]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cb_G_value[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cb_G_value[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cb_G_value[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cb_G_value[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cb_G_value[11]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cb_G_value[10]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cb_G_value[9]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cb_G_value[8]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cr_B_value[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cr_B_value[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cr_B_value[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cr_B_value[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cr_B_value[11]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cr_B_value[10]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cr_B_value[9]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_core has unconnected port Cr_B_value[8]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_video_format[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_video_format[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_video_format[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_video_format[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_video_format[11]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_video_format[10]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_video_format[9]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_AXIvideo2MultiPixStr has unconnected port HwReg_video_format[8]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_v_letterbox_CTRL_s_axi has unconnected port WDATA[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1501.750 ; gain = 136.395 ; free physical = 1557 ; free virtual = 4422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1501.750 ; gain = 136.395 ; free physical = 1555 ; free virtual = 4420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1501.750 ; gain = 136.395 ; free physical = 1555 ; free virtual = 4420
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/bd_2d50_ltr_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/bd_2d50_ltr_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_ltr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_ltr_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/bd_2d50_ltr_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_5/bd_2d50_ltr_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.859 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.859 ; gain = 0.000 ; free physical = 1098 ; free virtual = 3965
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1888.859 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3963
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1888.859 ; gain = 523.504 ; free physical = 1135 ; free virtual = 4012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1888.859 ; gain = 523.504 ; free physical = 1135 ; free virtual = 4012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_ltr_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1888.859 ; gain = 523.504 ; free physical = 1135 ; free virtual = 4012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'bd_2d50_ltr_0_v_letterbox_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bd_2d50_ltr_0_v_letterbox_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_i_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_2_i_i_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'bd_2d50_ltr_0_v_letterbox_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bd_2d50_ltr_0_v_letterbox_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1888.859 ; gain = 523.504 ; free physical = 1085 ; free virtual = 3966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sel_tmp2_i_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_i_fu_270_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_height[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_height[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_height[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_height[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_width[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_width[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_width[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_width[12]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[15]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[14]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[13]
WARNING: [Synth 8-3331] design bd_2d50_ltr_0_MultiPixStream2AXIvi has unconnected port HwReg_video_format[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_letterbox_core_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2MultiPixStr_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\MultiPixStream2AXIvi_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[16]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[17]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[18]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[19]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[20]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[21]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[22]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[23]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[24]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[25]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[26]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[27]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[28]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[29]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[30]' (FDE) to 'inst/v_letterbox_CTRL_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_letterbox_CTRL_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (v_letterbox_CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module bd_2d50_ltr_0_v_letterbox.
WARNING: [Synth 8-3332] Sequential element (v_letterbox_CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module bd_2d50_ltr_0_v_letterbox.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1888.859 ; gain = 523.504 ; free physical = 1533 ; free virtual = 4429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1888.859 ; gain = 523.504 ; free physical = 772 ; free virtual = 3660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 1904.516 ; gain = 539.160 ; free physical = 583 ; free virtual = 3470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1912.523 ; gain = 547.168 ; free physical = 601 ; free virtual = 3485
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 1912.523 ; gain = 547.168 ; free physical = 553 ; free virtual = 3440
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 1912.523 ; gain = 547.168 ; free physical = 552 ; free virtual = 3439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1912.523 ; gain = 547.168 ; free physical = 541 ; free virtual = 3428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1912.523 ; gain = 547.168 ; free physical = 541 ; free virtual = 3428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1912.523 ; gain = 547.168 ; free physical = 528 ; free virtual = 3415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1912.523 ; gain = 547.168 ; free physical = 528 ; free virtual = 3415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    52|
|2     |LUT1   |    30|
|3     |LUT2   |    37|
|4     |LUT3   |   347|
|5     |LUT4   |   131|
|6     |LUT5   |   117|
|7     |LUT6   |   223|
|8     |FDRE   |   880|
|9     |FDSE   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1912.523 ; gain = 547.168 ; free physical = 528 ; free virtual = 3415
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1912.523 ; gain = 160.059 ; free physical = 581 ; free virtual = 3468
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1912.531 ; gain = 547.168 ; free physical = 591 ; free virtual = 3478
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.539 ; gain = 0.000 ; free physical = 1076 ; free virtual = 3948
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 1944.539 ; gain = 590.992 ; free physical = 1216 ; free virtual = 4088
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1944.539 ; gain = 0.000 ; free physical = 1217 ; free virtual = 4089
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_ltr_0_synth_1/bd_2d50_ltr_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_2d50_ltr_0, cache-ID = 2a7f8a2b95781303
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.551 ; gain = 0.000 ; free physical = 1056 ; free virtual = 3936
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_ltr_0_synth_1/bd_2d50_ltr_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_2d50_ltr_0_utilization_synth.rpt -pb bd_2d50_ltr_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:12:52 2021...
