Analysis & Synthesis report for Add_Sub_Mul_Div_Accum_Lab4
Mon May 06 15:10:28 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Arena_32bitAccumulator:inst|BUSMUX:inst7
 14. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 15. SignalTap II Logic Analyzer Settings
 16. Elapsed Time Per Partition
 17. Connections to In-System Debugging Instance "auto_signaltap_0"
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 06 15:10:28 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Add_Sub_Mul_Div_Accum_Lab4                      ;
; Top-level Entity Name              ; Arena_32bitAccumulator_withSegmentDisplay       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,811                                           ;
;     Total combinational functions  ; 884                                             ;
;     Dedicated logic registers      ; 1,295                                           ;
; Total registers                    ; 1295                                            ;
; Total pins                         ; 171                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 9,600                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                       ;
+----------------------------------------------------------------------------+-------------------------------------------+----------------------------+
; Option                                                                     ; Setting                                   ; Default Value              ;
+----------------------------------------------------------------------------+-------------------------------------------+----------------------------+
; Device                                                                     ; EP2C35F672C6                              ;                            ;
; Top-level entity name                                                      ; Arena_32bitAccumulator_withSegmentDisplay ; Add_Sub_Mul_Div_Accum_Lab4 ;
; Family name                                                                ; Cyclone II                                ; Cyclone IV GX              ;
; Use smart compilation                                                      ; Off                                       ; Off                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                        ; On                         ;
; Enable compact report table                                                ; Off                                       ; Off                        ;
; Restructure Multiplexers                                                   ; Auto                                      ; Auto                       ;
; Create Debugging Nodes for IP Cores                                        ; Off                                       ; Off                        ;
; Preserve fewer node names                                                  ; On                                        ; On                         ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                                       ; Off                        ;
; Verilog Version                                                            ; Verilog_2001                              ; Verilog_2001               ;
; VHDL Version                                                               ; VHDL_1993                                 ; VHDL_1993                  ;
; State Machine Processing                                                   ; Auto                                      ; Auto                       ;
; Safe State Machine                                                         ; Off                                       ; Off                        ;
; Extract Verilog State Machines                                             ; On                                        ; On                         ;
; Extract VHDL State Machines                                                ; On                                        ; On                         ;
; Ignore Verilog initial constructs                                          ; Off                                       ; Off                        ;
; Iteration limit for constant Verilog loops                                 ; 5000                                      ; 5000                       ;
; Iteration limit for non-constant Verilog loops                             ; 250                                       ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                                        ; On                         ;
; Infer RAMs from Raw Logic                                                  ; On                                        ; On                         ;
; Parallel Synthesis                                                         ; On                                        ; On                         ;
; DSP Block Balancing                                                        ; Auto                                      ; Auto                       ;
; NOT Gate Push-Back                                                         ; On                                        ; On                         ;
; Power-Up Don't Care                                                        ; On                                        ; On                         ;
; Remove Redundant Logic Cells                                               ; Off                                       ; Off                        ;
; Remove Duplicate Registers                                                 ; On                                        ; On                         ;
; Ignore CARRY Buffers                                                       ; Off                                       ; Off                        ;
; Ignore CASCADE Buffers                                                     ; Off                                       ; Off                        ;
; Ignore GLOBAL Buffers                                                      ; Off                                       ; Off                        ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                                       ; Off                        ;
; Ignore LCELL Buffers                                                       ; Off                                       ; Off                        ;
; Ignore SOFT Buffers                                                        ; On                                        ; On                         ;
; Limit AHDL Integers to 32 Bits                                             ; Off                                       ; Off                        ;
; Optimization Technique                                                     ; Balanced                                  ; Balanced                   ;
; Carry Chain Length                                                         ; 70                                        ; 70                         ;
; Auto Carry Chains                                                          ; On                                        ; On                         ;
; Auto Open-Drain Pins                                                       ; On                                        ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                                       ; Off                        ;
; Auto ROM Replacement                                                       ; On                                        ; On                         ;
; Auto RAM Replacement                                                       ; On                                        ; On                         ;
; Auto Shift Register Replacement                                            ; Auto                                      ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                                      ; Auto                       ;
; Auto Clock Enable Replacement                                              ; On                                        ; On                         ;
; Strict RAM Replacement                                                     ; Off                                       ; Off                        ;
; Allow Synchronous Control Signals                                          ; On                                        ; On                         ;
; Force Use of Synchronous Clear Signals                                     ; Off                                       ; Off                        ;
; Auto RAM to Logic Cell Conversion                                          ; Off                                       ; Off                        ;
; Auto Resource Sharing                                                      ; Off                                       ; Off                        ;
; Allow Any RAM Size For Recognition                                         ; Off                                       ; Off                        ;
; Allow Any ROM Size For Recognition                                         ; Off                                       ; Off                        ;
; Allow Any Shift Register Size For Recognition                              ; Off                                       ; Off                        ;
; Use LogicLock Constraints during Resource Balancing                        ; On                                        ; On                         ;
; Ignore translate_off and synthesis_off directives                          ; Off                                       ; Off                        ;
; Timing-Driven Synthesis                                                    ; Off                                       ; Off                        ;
; Report Parameter Settings                                                  ; On                                        ; On                         ;
; Report Source Assignments                                                  ; On                                        ; On                         ;
; Report Connectivity Checks                                                 ; On                                        ; On                         ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                                       ; Off                        ;
; Synchronization Register Chain Length                                      ; 2                                         ; 2                          ;
; PowerPlay Power Optimization                                               ; Normal compilation                        ; Normal compilation         ;
; HDL message level                                                          ; Level2                                    ; Level2                     ;
; Suppress Register Optimization Related Messages                            ; Off                                       ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                                      ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                                      ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                                       ; 100                        ;
; Clock MUX Protection                                                       ; On                                        ; On                         ;
; Auto Gated Clock Conversion                                                ; Off                                       ; Off                        ;
; Block Design Naming                                                        ; Auto                                      ; Auto                       ;
; SDC constraint protection                                                  ; Off                                       ; Off                        ;
; Synthesis Effort                                                           ; Auto                                      ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                                        ; On                         ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                                       ; Off                        ;
; Analysis & Synthesis Message Level                                         ; Medium                                    ; Medium                     ;
; Disable Register Merging Across Hierarchies                                ; Auto                                      ; Auto                       ;
; Resource Aware Inference For Block RAM                                     ; On                                        ; On                         ;
; Synthesis Seed                                                             ; 1                                         ; 1                          ;
+----------------------------------------------------------------------------+-------------------------------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+-----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                  ; Library ;
+-----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Arena_Seg8Decoder.vhd                         ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd                         ;         ;
; Arena_Seg7Decoder.vhd                         ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd                         ;         ;
; Arena_Seg6Decoder.vhd                         ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd                         ;         ;
; Arena_Seg5Decoder.vhd                         ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd                         ;         ;
; Arena_Seg4Decoder.vhd                         ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd                         ;         ;
; Arena_Seg3Decoder.vhd                         ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd                         ;         ;
; Arena_Seg2Decoder.vhd                         ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd                         ;         ;
; Arena_Seg1Decoder.vhd                         ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd                         ;         ;
; Arena_32bitAdder.vhd                          ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd                          ;         ;
; Arena_D_FlipFlop.vhd                          ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd                          ;         ;
; Arena_32bitAccumulator.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf                    ;         ;
; Arena_32bitInput.vhd                          ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd                          ;         ;
; Arena_32bitAccumulator_withSegmentDisplay.bdf ; yes             ; User Block Diagram/Schematic File  ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf ;         ;
; busmux.tdf                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf                                                                                  ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;         ;
; lpm_mux.tdf                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                 ;         ;
; aglobal130.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                              ;         ;
; muxlut.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                                                  ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                                ;         ;
; altshift.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                                ;         ;
; db/mux_9oc.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/mux_9oc.tdf                                ;         ;
; sld_signaltap.vhd                             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                           ;         ;
; sld_signaltap_impl.vhd                        ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                      ;         ;
; sld_ela_control.vhd                           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                         ;         ;
; lpm_shiftreg.tdf                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                            ;         ;
; lpm_constant.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                                            ;         ;
; dffeea.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                                                                  ;         ;
; sld_mbpmg.vhd                                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                               ;         ;
; sld_ela_trigger_flow_mgr.vhd                  ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                ;         ;
; sld_buffer_manager.vhd                        ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                      ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;         ;
; altrom.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                  ;         ;
; altram.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                  ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                ;         ;
; db/altsyncram_6q14.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/altsyncram_6q14.tdf                        ;         ;
; altdpram.tdf                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                                                                ;         ;
; memmodes.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                                                              ;         ;
; a_hdffe.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                 ;         ;
; alt_le_rden_reg.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                         ;         ;
; altsyncram.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                                                              ;         ;
; db/mux_aoc.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/mux_aoc.tdf                                ;         ;
; lpm_decode.tdf                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                              ;         ;
; declut.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                                                                  ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                                             ;         ;
; db/decode_rqf.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/decode_rqf.tdf                             ;         ;
; lpm_counter.tdf                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                             ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                             ;         ;
; cmpconst.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                                                                ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                                             ;         ;
; alt_counter_stratix.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                     ;         ;
; db/cntr_5ci.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/cntr_5ci.tdf                               ;         ;
; db/cmpr_bcc.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/cmpr_bcc.tdf                               ;         ;
; db/cntr_02j.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/cntr_02j.tdf                               ;         ;
; db/cntr_sbi.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/cntr_sbi.tdf                               ;         ;
; db/cmpr_8cc.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/cmpr_8cc.tdf                               ;         ;
; db/cntr_gui.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/cntr_gui.tdf                               ;         ;
; db/cmpr_5cc.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/cmpr_5cc.tdf                               ;         ;
; sld_rom_sr.vhd                                ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;         ;
; sld_hub.vhd                                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ;         ;
; sld_jtag_hub.vhd                              ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;         ;
+-----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,811 ;
;                                             ;       ;
; Total combinational functions               ; 884   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 431   ;
;     -- 3 input functions                    ; 327   ;
;     -- <=2 input functions                  ; 126   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 839   ;
;     -- arithmetic mode                      ; 45    ;
;                                             ;       ;
; Total registers                             ; 1295  ;
;     -- Dedicated logic registers            ; 1295  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 171   ;
; Total memory bits                           ; 9600  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 775   ;
; Total fan-out                               ; 8080  ;
; Average fan-out                             ; 3.33  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Arena_32bitAccumulator_withSegmentDisplay                                                              ; 884 (1)           ; 1295 (0)     ; 9600        ; 0            ; 0       ; 0         ; 171  ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Arena_32bitAccumulator:inst|                                                                        ; 250 (0)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst                                                                                                                                                                                                                                                                                                          ; work         ;
;       |Arena_32bitAdder:inst|                                                                           ; 216 (216)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_32bitAdder:inst                                                                                                                                                                                                                                                                                    ; work         ;
;       |Arena_D_FlipFlop:inst5|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_D_FlipFlop:inst5                                                                                                                                                                                                                                                                                   ; work         ;
;       |Arena_D_FlipFlop:inst6|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|Arena_D_FlipFlop:inst6                                                                                                                                                                                                                                                                                   ; work         ;
;       |busmux:inst7|                                                                                    ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|busmux:inst7                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_mux:$00000|                                                                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|busmux:inst7|lpm_mux:$00000                                                                                                                                                                                                                                                                              ; work         ;
;             |mux_9oc:auto_generated|                                                                    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitAccumulator:inst|busmux:inst7|lpm_mux:$00000|mux_9oc:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;    |Arena_32bitInput:inst2|                                                                             ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_32bitInput:inst2                                                                                                                                                                                                                                                                                                               ; work         ;
;    |Arena_Seg1Decoder:inst1|                                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_Seg1Decoder:inst1                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Arena_Seg2Decoder:inst3|                                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_Seg2Decoder:inst3                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Arena_Seg3Decoder:inst4|                                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_Seg3Decoder:inst4                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Arena_Seg4Decoder:inst5|                                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_Seg4Decoder:inst5                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Arena_Seg5Decoder:inst19|                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_Seg5Decoder:inst19                                                                                                                                                                                                                                                                                                             ; work         ;
;    |Arena_Seg6Decoder:inst22|                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_Seg6Decoder:inst22                                                                                                                                                                                                                                                                                                             ; work         ;
;    |Arena_Seg7Decoder:inst30|                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_Seg7Decoder:inst30                                                                                                                                                                                                                                                                                                             ; work         ;
;    |Arena_Seg8Decoder:inst38|                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|Arena_Seg8Decoder:inst38                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 452 (1)           ; 1113 (150)   ; 9600        ; 0            ; 0       ; 0         ; 1    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 451 (0)           ; 963 (0)      ; 9600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 451 (20)          ; 963 (326)    ; 9600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 9600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_6q14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 9600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 177 (1)           ; 391 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 150 (0)           ; 375 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 225 (225)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 150 (0)           ; 150 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 26 (26)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 142 (12)          ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_5ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 75 (75)           ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Arena_32bitAccumulator_withSegmentDisplay|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 75           ; 128          ; 75           ; 9600 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+------------------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                                   ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------------------------------+---------------------+------------------------+
; Arena_32bitAccumulator:inst|Arena_D_FlipFlop:inst5|Arena_data                ; Arena_clk           ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_D_FlipFlop:inst6|Arena_data                ; Arena_clk           ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Cout_32bit           ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Bout_32bit           ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[0]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[0]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[1]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[1]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[2]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[2]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[3]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[3]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[31]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[31] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[30]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[30] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[29]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[29] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[28]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[28] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[27]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[27] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[26]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[26] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[25]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[25] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[24]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[24] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[23]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[23] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[22]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[22] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[21]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[21] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[20]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[20] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[19]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[19] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[18]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[18] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[17]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[17] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[16]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[16] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[15]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[15] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[14]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[14] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[13]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[13] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[12]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[12] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[11]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[11] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[10]   ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[10] ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[9]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[9]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[8]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[8]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[7]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[7]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[6]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[6]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[5]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[5]  ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_AccumOut_32bit[4]    ; Arena_sub_add       ; yes                    ;
; Arena_32bitAccumulator:inst|Arena_32bitAdder:inst|Arena_Difference_32bit[4]  ; Arena_sub_add       ; yes                    ;
; Number of user-specified and inferred latches = 68                           ;                     ;                        ;
+------------------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1295  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 464   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 459   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Arena_32bitAccumulator_withSegmentDisplay|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Arena_32bitAccumulator:inst|BUSMUX:inst7 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                                      ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 75                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 75                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 31139                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 60732                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                   ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 246                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 75                  ; 75               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                     ;
+--------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+
; Name                     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                            ; Details ;
+--------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+
; Arena_A[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[0]  ; N/A     ;
; Arena_A[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[0]  ; N/A     ;
; Arena_A[10]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[10] ; N/A     ;
; Arena_A[10]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[10] ; N/A     ;
; Arena_A[11]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[11] ; N/A     ;
; Arena_A[11]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[11] ; N/A     ;
; Arena_A[12]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[12] ; N/A     ;
; Arena_A[12]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[12] ; N/A     ;
; Arena_A[13]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[13] ; N/A     ;
; Arena_A[13]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[13] ; N/A     ;
; Arena_A[14]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[14] ; N/A     ;
; Arena_A[14]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[14] ; N/A     ;
; Arena_A[15]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[15] ; N/A     ;
; Arena_A[15]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[15] ; N/A     ;
; Arena_A[16]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[16] ; N/A     ;
; Arena_A[16]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[16] ; N/A     ;
; Arena_A[17]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[17] ; N/A     ;
; Arena_A[17]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[17] ; N/A     ;
; Arena_A[18]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[18] ; N/A     ;
; Arena_A[18]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[18] ; N/A     ;
; Arena_A[19]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[19] ; N/A     ;
; Arena_A[19]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[19] ; N/A     ;
; Arena_A[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[1]  ; N/A     ;
; Arena_A[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[1]  ; N/A     ;
; Arena_A[20]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[20] ; N/A     ;
; Arena_A[20]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[20] ; N/A     ;
; Arena_A[21]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[21] ; N/A     ;
; Arena_A[21]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[21] ; N/A     ;
; Arena_A[22]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[22] ; N/A     ;
; Arena_A[22]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[22] ; N/A     ;
; Arena_A[23]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[23] ; N/A     ;
; Arena_A[23]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[23] ; N/A     ;
; Arena_A[24]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[24] ; N/A     ;
; Arena_A[24]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[24] ; N/A     ;
; Arena_A[25]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[25] ; N/A     ;
; Arena_A[25]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[25] ; N/A     ;
; Arena_A[26]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[26] ; N/A     ;
; Arena_A[26]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[26] ; N/A     ;
; Arena_A[27]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[27] ; N/A     ;
; Arena_A[27]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[27] ; N/A     ;
; Arena_A[28]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[28] ; N/A     ;
; Arena_A[28]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[28] ; N/A     ;
; Arena_A[29]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[29] ; N/A     ;
; Arena_A[29]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[29] ; N/A     ;
; Arena_A[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[2]  ; N/A     ;
; Arena_A[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[2]  ; N/A     ;
; Arena_A[30]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[30] ; N/A     ;
; Arena_A[30]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[30] ; N/A     ;
; Arena_A[31]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[31] ; N/A     ;
; Arena_A[31]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[31] ; N/A     ;
; Arena_A[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[3]  ; N/A     ;
; Arena_A[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[3]  ; N/A     ;
; Arena_A[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[4]  ; N/A     ;
; Arena_A[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[4]  ; N/A     ;
; Arena_A[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[5]  ; N/A     ;
; Arena_A[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[5]  ; N/A     ;
; Arena_A[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[6]  ; N/A     ;
; Arena_A[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[6]  ; N/A     ;
; Arena_A[7]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[7]  ; N/A     ;
; Arena_A[7]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[7]  ; N/A     ;
; Arena_A[8]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[8]  ; N/A     ;
; Arena_A[8]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[8]  ; N/A     ;
; Arena_A[9]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[9]  ; N/A     ;
; Arena_A[9]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitInput:inst2|Arena_32bitOutput[9]  ; N/A     ;
; Arena_AccumOut_32bit[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[0]         ; N/A     ;
; Arena_AccumOut_32bit[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[0]         ; N/A     ;
; Arena_AccumOut_32bit[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[10]        ; N/A     ;
; Arena_AccumOut_32bit[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[10]        ; N/A     ;
; Arena_AccumOut_32bit[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[11]        ; N/A     ;
; Arena_AccumOut_32bit[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[11]        ; N/A     ;
; Arena_AccumOut_32bit[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[12]        ; N/A     ;
; Arena_AccumOut_32bit[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[12]        ; N/A     ;
; Arena_AccumOut_32bit[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[13]        ; N/A     ;
; Arena_AccumOut_32bit[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[13]        ; N/A     ;
; Arena_AccumOut_32bit[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[14]        ; N/A     ;
; Arena_AccumOut_32bit[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[14]        ; N/A     ;
; Arena_AccumOut_32bit[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[15]        ; N/A     ;
; Arena_AccumOut_32bit[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[15]        ; N/A     ;
; Arena_AccumOut_32bit[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[16]        ; N/A     ;
; Arena_AccumOut_32bit[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[16]        ; N/A     ;
; Arena_AccumOut_32bit[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[17]        ; N/A     ;
; Arena_AccumOut_32bit[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[17]        ; N/A     ;
; Arena_AccumOut_32bit[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[18]        ; N/A     ;
; Arena_AccumOut_32bit[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[18]        ; N/A     ;
; Arena_AccumOut_32bit[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[19]        ; N/A     ;
; Arena_AccumOut_32bit[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[19]        ; N/A     ;
; Arena_AccumOut_32bit[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[1]         ; N/A     ;
; Arena_AccumOut_32bit[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[1]         ; N/A     ;
; Arena_AccumOut_32bit[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[20]        ; N/A     ;
; Arena_AccumOut_32bit[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[20]        ; N/A     ;
; Arena_AccumOut_32bit[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[21]        ; N/A     ;
; Arena_AccumOut_32bit[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[21]        ; N/A     ;
; Arena_AccumOut_32bit[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[22]        ; N/A     ;
; Arena_AccumOut_32bit[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[22]        ; N/A     ;
; Arena_AccumOut_32bit[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[23]        ; N/A     ;
; Arena_AccumOut_32bit[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[23]        ; N/A     ;
; Arena_AccumOut_32bit[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[24]        ; N/A     ;
; Arena_AccumOut_32bit[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[24]        ; N/A     ;
; Arena_AccumOut_32bit[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[25]        ; N/A     ;
; Arena_AccumOut_32bit[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[25]        ; N/A     ;
; Arena_AccumOut_32bit[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[26]        ; N/A     ;
; Arena_AccumOut_32bit[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[26]        ; N/A     ;
; Arena_AccumOut_32bit[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[27]        ; N/A     ;
; Arena_AccumOut_32bit[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[27]        ; N/A     ;
; Arena_AccumOut_32bit[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[28]        ; N/A     ;
; Arena_AccumOut_32bit[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[28]        ; N/A     ;
; Arena_AccumOut_32bit[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[29]        ; N/A     ;
; Arena_AccumOut_32bit[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[29]        ; N/A     ;
; Arena_AccumOut_32bit[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[2]         ; N/A     ;
; Arena_AccumOut_32bit[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[2]         ; N/A     ;
; Arena_AccumOut_32bit[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[30]        ; N/A     ;
; Arena_AccumOut_32bit[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[30]        ; N/A     ;
; Arena_AccumOut_32bit[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[31]        ; N/A     ;
; Arena_AccumOut_32bit[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[31]        ; N/A     ;
; Arena_AccumOut_32bit[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[3]         ; N/A     ;
; Arena_AccumOut_32bit[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[3]         ; N/A     ;
; Arena_AccumOut_32bit[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[4]         ; N/A     ;
; Arena_AccumOut_32bit[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[4]         ; N/A     ;
; Arena_AccumOut_32bit[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[5]         ; N/A     ;
; Arena_AccumOut_32bit[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[5]         ; N/A     ;
; Arena_AccumOut_32bit[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[6]         ; N/A     ;
; Arena_AccumOut_32bit[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[6]         ; N/A     ;
; Arena_AccumOut_32bit[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[7]         ; N/A     ;
; Arena_AccumOut_32bit[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[7]         ; N/A     ;
; Arena_AccumOut_32bit[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[8]         ; N/A     ;
; Arena_AccumOut_32bit[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[8]         ; N/A     ;
; Arena_AccumOut_32bit[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[9]         ; N/A     ;
; Arena_AccumOut_32bit[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_32bitAccumulator:inst|inst3[9]         ; N/A     ;
; Arena_clk                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_clk                                    ; N/A     ;
; Arena_clk                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_clk                                    ; N/A     ;
; Arena_octalBits[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[0]                           ; N/A     ;
; Arena_octalBits[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[0]                           ; N/A     ;
; Arena_octalBits[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[1]                           ; N/A     ;
; Arena_octalBits[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[1]                           ; N/A     ;
; Arena_octalBits[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[2]                           ; N/A     ;
; Arena_octalBits[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[2]                           ; N/A     ;
; Arena_octalBits[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[3]                           ; N/A     ;
; Arena_octalBits[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[3]                           ; N/A     ;
; Arena_octalBits[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[4]                           ; N/A     ;
; Arena_octalBits[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[4]                           ; N/A     ;
; Arena_octalBits[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[5]                           ; N/A     ;
; Arena_octalBits[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[5]                           ; N/A     ;
; Arena_octalBits[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[6]                           ; N/A     ;
; Arena_octalBits[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[6]                           ; N/A     ;
; Arena_octalBits[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[7]                           ; N/A     ;
; Arena_octalBits[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalBits[7]                           ; N/A     ;
; Arena_octalOpcode[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalOpcode[0]                         ; N/A     ;
; Arena_octalOpcode[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalOpcode[0]                         ; N/A     ;
; Arena_octalOpcode[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalOpcode[1]                         ; N/A     ;
; Arena_octalOpcode[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Arena_octalOpcode[1]                         ; N/A     ;
; clock                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clock                                        ; N/A     ;
+--------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 06 15:10:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file arena_seg8decoder.vhd
    Info (12022): Found design unit 1: Arena_Seg8Decoder-Arena_Arch_Seg8Decoder
    Info (12023): Found entity 1: Arena_Seg8Decoder
Info (12021): Found 2 design units, including 1 entities, in source file arena_seg7decoder.vhd
    Info (12022): Found design unit 1: Arena_Seg7Decoder-Arena_Arch_Seg7Decoder
    Info (12023): Found entity 1: Arena_Seg7Decoder
Info (12021): Found 2 design units, including 1 entities, in source file arena_seg6decoder.vhd
    Info (12022): Found design unit 1: Arena_Seg6Decoder-Arena_Arch_Seg6Decoder
    Info (12023): Found entity 1: Arena_Seg6Decoder
Info (12021): Found 2 design units, including 1 entities, in source file arena_seg5decoder.vhd
    Info (12022): Found design unit 1: Arena_Seg5Decoder-Arena_Arch_Seg5Decoder
    Info (12023): Found entity 1: Arena_Seg5Decoder
Info (12021): Found 2 design units, including 1 entities, in source file arena_seg4decoder.vhd
    Info (12022): Found design unit 1: Arena_Seg4Decoder-Arena_Arch_Seg4Decoder
    Info (12023): Found entity 1: Arena_Seg4Decoder
Info (12021): Found 2 design units, including 1 entities, in source file arena_seg3decoder.vhd
    Info (12022): Found design unit 1: Arena_Seg3Decoder-Arena_Arch_Seg3Decoder
    Info (12023): Found entity 1: Arena_Seg3Decoder
Info (12021): Found 2 design units, including 1 entities, in source file arena_seg2decoder.vhd
    Info (12022): Found design unit 1: Arena_Seg2Decoder-Arena_Arch_Seg2Decoder
    Info (12023): Found entity 1: Arena_Seg2Decoder
Info (12021): Found 2 design units, including 1 entities, in source file arena_seg1decoder.vhd
    Info (12022): Found design unit 1: Arena_Seg1Decoder-Arena_Arch_Seg1Decoder
    Info (12023): Found entity 1: Arena_Seg1Decoder
Info (12021): Found 1 design units, including 1 entities, in source file arena_4bit_arraymultiplier.bdf
    Info (12023): Found entity 1: Arena_4bit_arrayMultiplier
Info (12021): Found 2 design units, including 1 entities, in source file arena_32bitregister.vhd
    Info (12022): Found design unit 1: Arena_32bitRegister-Arena_32bitRegister_arch
    Info (12023): Found entity 1: Arena_32bitRegister
Info (12021): Found 2 design units, including 1 entities, in source file arena_32bitadder.vhd
    Info (12022): Found design unit 1: Arena_32bitAdder-Arena_32bitAdder_arch
    Info (12023): Found entity 1: Arena_32bitAdder
Info (12021): Found 2 design units, including 1 entities, in source file arena_fulladder.vhd
    Info (12022): Found design unit 1: Arena_fullAdder-Arena_fullAdder_arch
    Info (12023): Found entity 1: Arena_fullAdder
Info (12021): Found 2 design units, including 1 entities, in source file arena_d_flipflop.vhd
    Info (12022): Found design unit 1: Arena_D_FlipFlop-Arena_D_FlipFlop_arch
    Info (12023): Found entity 1: Arena_D_FlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file arena_32bitaccumulator.bdf
    Info (12023): Found entity 1: Arena_32bitAccumulator
Info (12021): Found 2 design units, including 1 entities, in source file arena_32bitinput.vhd
    Info (12022): Found design unit 1: Arena_32bitInput-Arena_32bitInput_arch
    Info (12023): Found entity 1: Arena_32bitInput
Info (12021): Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier.bdf
    Info (12023): Found entity 1: Arena_32bit_arrayMultiplier
Info (12021): Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier_with_8bitadders.bdf
    Info (12023): Found entity 1: Arena_32bit_arrayMultiplier_with_8bitAdders
Info (12021): Found 1 design units, including 1 entities, in source file arena_16bitadder.bdf
    Info (12023): Found entity 1: Arena_16bitAdder
Info (12021): Found 2 design units, including 1 entities, in source file arena_4bit_arraymultipler.vhd
    Info (12022): Found design unit 1: Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch
    Info (12023): Found entity 1: Arena_4bit_arrayMultipler
Info (12021): Found 2 design units, including 1 entities, in source file arena_16bit_arraymultipler.vhd
    Info (12022): Found design unit 1: Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch
    Info (12023): Found entity 1: Arena_16bit_arrayMultipler
Info (12021): Found 2 design units, including 1 entities, in source file arena_16bitfulladder.vhd
    Info (12022): Found design unit 1: Arena_16bitFullAdder-Arena_16bitFullAdder_arch
    Info (12023): Found entity 1: Arena_16bitFullAdder
Info (12021): Found 2 design units, including 1 entities, in source file arena_32bit_arraymultipler_with_16bitfulladders.vhd
    Info (12022): Found design unit 1: Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch
    Info (12023): Found entity 1: Arena_32bit_arrayMultipler_with_16bitFullAdders
Info (12021): Found 2 design units, including 1 entities, in source file test.vhd
    Info (12022): Found design unit 1: test-test_arch
    Info (12023): Found entity 1: test
Info (12021): Found 0 design units, including 0 entities, in source file arena_4bitmultiplier_with_wallacetree.vhd
Info (12021): Found 2 design units, including 1 entities, in source file arena_paralleladder.vhd
    Info (12022): Found design unit 1: arena_paralleladder-SYN
    Info (12023): Found entity 1: Arena_parallelAdder
Info (12021): Found 1 design units, including 1 entities, in source file arena_32bitaccumulator_withsegmentdisplay.bdf
    Info (12023): Found entity 1: Arena_32bitAccumulator_withSegmentDisplay
Info (12021): Found 1 design units, including 1 entities, in source file arena_16bitmultiplier_using_registers_v1.bdf
    Info (12023): Found entity 1: Arena_16bitMultiplier_using_registers_v1
Info (12021): Found 1 design units, including 1 entities, in source file arena_16bitmultiplier_withsegmentdisplay.bdf
    Info (12023): Found entity 1: Arena_16bitMultiplier_withSegmentDisplay
Info (12021): Found 2 design units, including 1 entities, in source file arena_fullsubtractor.vhd
    Info (12022): Found design unit 1: Arena_fullSubtractor-Arena_fullSubtractor_arch
    Info (12023): Found entity 1: Arena_fullSubtractor
Info (12021): Found 1 design units, including 1 entities, in source file arena_1bitdivider.bdf
    Info (12023): Found entity 1: Arena_1bitDivider
Info (12021): Found 1 design units, including 1 entities, in source file arena_4bit_divider.bdf
    Info (12023): Found entity 1: Arena_4bit_divider
Info (12021): Found 2 design units, including 1 entities, in source file arena_4bit_divider_usingvhdl.vhd
    Info (12022): Found design unit 1: Arena_4bit_divider_usingVHDL-Arena_4bit_divider_usingVHDL_arch
    Info (12023): Found entity 1: Arena_4bit_divider_usingVHDL
Info (12021): Found 2 design units, including 1 entities, in source file arena_32bit_divider_usingvhdl.vhd
    Info (12022): Found design unit 1: Arena_32bit_divider_usingVHDL-Arena_32bit_divider_usingVHDL_arch
    Info (12023): Found entity 1: Arena_32bit_divider_usingVHDL
Info (12021): Found 2 design units, including 1 entities, in source file arena_32bitinput_divider.vhd
    Info (12022): Found design unit 1: Arena_32bitInput_Divider-Arena_32bitInput_Divider_arch
    Info (12023): Found entity 1: Arena_32bitInput_Divider
Info (12021): Found 1 design units, including 1 entities, in source file arena_32bitdivider_withsegmentdisplay.bdf
    Info (12023): Found entity 1: Arena_32bitDivider_withSegmentDisplay
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12127): Elaborating entity "Arena_32bitAccumulator_withSegmentDisplay" for the top level hierarchy
Warning (275009): Pin "clock" not connected
Info (12128): Elaborating entity "Arena_32bitAccumulator" for hierarchy "Arena_32bitAccumulator:inst"
Info (12128): Elaborating entity "Arena_D_FlipFlop" for hierarchy "Arena_32bitAccumulator:inst|Arena_D_FlipFlop:inst5"
Info (10041): Inferred latch for "Arena_data" at Arena_D_FlipFlop.vhd(18)
Info (12128): Elaborating entity "Arena_32bitAdder" for hierarchy "Arena_32bitAccumulator:inst|Arena_32bitAdder:inst"
Warning (10492): VHDL Process Statement warning at Arena_32bitAdder.vhd(58): signal "Arena_Bin_32bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_32bitAdder.vhd(60): signal "Arena_Bin_32bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_32bitAdder.vhd(61): signal "Arena_Bin_32bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Arena_32bitAdder.vhd(23): inferring latch(es) for signal or variable "Arena_AccumOut_32bit", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_32bitAdder.vhd(23): inferring latch(es) for signal or variable "Arena_Cout_32bit_vars", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_32bitAdder.vhd(23): inferring latch(es) for signal or variable "Arena_Cin_32bit_vars", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_32bitAdder.vhd(23): inferring latch(es) for signal or variable "Arena_Cout_32bit", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_32bitAdder.vhd(23): inferring latch(es) for signal or variable "Arena_Difference_32bit", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_32bitAdder.vhd(23): inferring latch(es) for signal or variable "Arena_Bout_32bit_vars", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_32bitAdder.vhd(23): inferring latch(es) for signal or variable "Arena_Bin_32bit_vars", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_32bitAdder.vhd(23): inferring latch(es) for signal or variable "Arena_Bout_32bit", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Arena_Bout_32bit" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[0]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[1]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[2]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[3]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[4]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[5]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[6]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[7]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[8]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[9]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[10]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[11]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[12]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[13]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[14]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[15]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[16]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[17]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[18]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[19]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[20]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[21]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[22]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[23]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[24]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[25]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[26]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[27]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[28]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[29]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[30]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Difference_32bit[31]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_Cout_32bit" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[0]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[1]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[2]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[3]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[4]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[5]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[6]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[7]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[8]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[9]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[10]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[11]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[12]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[13]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[14]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[15]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[16]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[17]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[18]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[19]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[20]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[21]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[22]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[23]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[24]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[25]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[26]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[27]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[28]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[29]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[30]" at Arena_32bitAdder.vhd(23)
Info (10041): Inferred latch for "Arena_AccumOut_32bit[31]" at Arena_32bitAdder.vhd(23)
Info (12128): Elaborating entity "BUSMUX" for hierarchy "Arena_32bitAccumulator:inst|BUSMUX:inst7"
Info (12130): Elaborated megafunction instantiation "Arena_32bitAccumulator:inst|BUSMUX:inst7"
Info (12133): Instantiated megafunction "Arena_32bitAccumulator:inst|BUSMUX:inst7" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Arena_32bitAccumulator:inst|BUSMUX:inst7|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "Arena_32bitAccumulator:inst|BUSMUX:inst7|lpm_mux:$00000", which is child of megafunction instantiation "Arena_32bitAccumulator:inst|BUSMUX:inst7"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc
Info (12128): Elaborating entity "mux_9oc" for hierarchy "Arena_32bitAccumulator:inst|BUSMUX:inst7|lpm_mux:$00000|mux_9oc:auto_generated"
Info (12128): Elaborating entity "Arena_32bitInput" for hierarchy "Arena_32bitInput:inst2"
Info (12128): Elaborating entity "Arena_Seg1Decoder" for hierarchy "Arena_Seg1Decoder:inst1"
Info (12128): Elaborating entity "Arena_Seg2Decoder" for hierarchy "Arena_Seg2Decoder:inst3"
Info (12128): Elaborating entity "Arena_Seg3Decoder" for hierarchy "Arena_Seg3Decoder:inst4"
Info (12128): Elaborating entity "Arena_Seg4Decoder" for hierarchy "Arena_Seg4Decoder:inst5"
Info (12128): Elaborating entity "Arena_Seg5Decoder" for hierarchy "Arena_Seg5Decoder:inst19"
Info (12128): Elaborating entity "Arena_Seg6Decoder" for hierarchy "Arena_Seg6Decoder:inst22"
Info (12128): Elaborating entity "Arena_Seg7Decoder" for hierarchy "Arena_Seg7Decoder:inst30"
Info (12128): Elaborating entity "Arena_Seg8Decoder" for hierarchy "Arena_Seg8Decoder:inst38"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6q14.tdf
    Info (12023): Found entity 1: altsyncram_6q14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ci.tdf
    Info (12023): Found entity 1: cntr_5ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 151 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2072 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 155 output pins
    Info (21061): Implemented 1821 logic cells
    Info (21064): Implemented 75 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4717 megabytes
    Info: Processing ended: Mon May 06 15:10:28 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


