// Seed: 2886651816
module module_0 (
    input id_0,
    output reg id_1,
    output id_2,
    input id_3,
    output id_4,
    inout logic id_5,
    inout logic id_6,
    output id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input logic id_11,
    inout id_12,
    input id_13,
    output id_14,
    input id_15
);
  always @(id_8 or posedge id_12 == 1) begin
    id_1  <= 1;
    id_14 <= id_15;
  end
endmodule
module module_1 (
    input reg id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  logic id_16;
  logic id_17;
  always @(posedge 1 ^ 1) id_7 <= id_0;
endmodule
