{"vcs1":{"timestamp_begin":1684315683.018108573, "rt":1.47, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684315684.575798173, "rt":1.24, "ut":0.43, "st":0.19}}
{"link":{"timestamp_begin":1684315685.885623136, "rt":0.47, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315682.373065249}
{"VCS_COMP_START_TIME": 1684315682.373065249}
{"VCS_COMP_END_TIME": 1684315687.939616073}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330628}}
{"stitch_vcselab": {"peak_mem": 211944}}
