# ---------------------------------------------------------------------------
# Created on Tue May 20 06:17:29 -03 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.575ns/net=0.403ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Group  | Slack  | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                                        | Info                                                                                                                                                                                                                                                                  |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | ap_clk | -3.518 | 3.300       | -0.049 | 0.035       | 6.796          | 3.686                | 3.110              | 10           | 4          | -1 (*)     | 5          | -2.020        | 0.978         | FDRE(32) LUT2(1) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.477 | 3.300       | -0.049 | 0.035       | 6.802          | 3.554                | 3.248              | 9            | 4          | 0 (*)      | 5          | -1.841        | 1.025         | FDRE(27) LUT2(1) LUT6(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.453 | 3.300       | -0.049 | 0.035       | 6.731          | 3.460                | 3.271              | 9            | 3          | 0 (*)      | 5          | -1.391        | 1.553         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.439 | 3.300       | -0.049 | 0.035       | 6.717          | 3.648                | 3.069              | 9            | 3          | -1 (*)     | 5          | -1.579        | 1.553         | FDRE(30) LUT6(2) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT6(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.423 | 3.300       | -0.049 | 0.035       | 6.701          | 3.591                | 3.110              | 10           | 4          | 0 (*)      | 5          | -1.925        | 0.978         | FDRE(32) LUT2(1) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.419 | 3.300       | -0.049 | 0.035       | 6.697          | 3.372                | 3.325              | 8            | 2          | 0 (*)      | 5          | -0.900        | 2.128         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.407 | 3.300       | -0.049 | 0.035       | 6.685          | 3.575                | 3.110              | 10           | 4          | 0 (*)      | 5          | -1.909        | 0.978         | FDRE(32) LUT2(1) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.405 | 3.300       | -0.049 | 0.035       | 6.683          | 3.355                | 3.328              | 9            | 4          | 0 (*)      | 5          | -1.689        | 0.978         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(3) LUT4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.404 | 3.300       | -0.049 | 0.035       | 6.682          | 3.572                | 3.110              | 9            | 4          | 0 (*)      | 5          | -1.906        | 0.978         | FDRE(32) LUT2(1) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.404 | 3.300       | -0.049 | 0.035       | 6.729          | 3.793                | 2.936              | 10           | 3          | -1 (*)     | 5          | -1.677        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.396 | 3.300       | -0.049 | 0.035       | 6.674          | 3.561                | 3.113              | 9            | 3          | 0 (*)      | 5          | -1.492        | 1.553         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.394 | 3.300       | -0.049 | 0.035       | 6.672          | 3.123                | 3.549              | 10           | 4          | 0 (*)      | 5          | -1.457        | 0.978         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.393 | 3.300       | -0.049 | 0.035       | 6.718          | 3.470                | 3.248              | 9            | 4          | 0 (*)      | 5          | -1.757        | 1.025         | FDRE(27) LUT2(1) LUT6(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.393 | 3.300       | -0.049 | 0.035       | 6.718          | 3.653                | 3.065              | 10           | 4          | -1 (*)     | 5          | -1.940        | 1.025         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.383 | 3.300       | -0.049 | 0.035       | 6.661          | 3.551                | 3.110              | 9            | 4          | 0 (*)      | 5          | -1.885        | 0.978         | FDRE(32) LUT2(1) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.373 | 3.300       | -0.049 | 0.035       | 6.698          | 3.450                | 3.248              | 9            | 4          | 0 (*)      | 5          | -1.737        | 1.025         | FDRE(27) LUT2(1) LUT6(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.358 | 3.300       | -0.049 | 0.035       | 6.636          | 3.365                | 3.271              | 9            | 3          | 0 (*)      | 5          | -1.296        | 1.553         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.353 | 3.300       | -0.049 | 0.035       | 6.678          | 3.644                | 3.034              | 10           | 3          | -1 (*)     | 5          | -1.528        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.352 | 3.300       | -0.049 | 0.035       | 6.630          | 3.454                | 3.176              | 10           | 4          | 0 (*)      | 5          | -1.788        | 0.978         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.350 | 3.300       | -0.049 | 0.035       | 6.628          | 3.633                | 2.995              | 10           | 4          | -1 (*)     | 5          | -1.967        | 0.978         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.344 | 3.300       | -0.049 | 0.035       | 6.622          | 3.553                | 3.069              | 9            | 3          | 0 (*)      | 5          | -1.484        | 1.553         | FDRE(30) LUT6(2) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT6(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.343 | 3.300       | -0.049 | 0.035       | 6.621          | 3.658                | 2.963              | 10           | 4          | -1 (*)     | 5          | -1.992        | 0.978         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.342 | 3.300       | -0.049 | 0.035       | 6.620          | 3.349                | 3.271              | 9            | 3          | 0 (*)      | 5          | -1.280        | 1.553         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.334 | 3.300       | -0.049 | 0.035       | 6.612          | 3.632                | 2.980              | 10           | 4          | -1 (*)     | 5          | -1.966        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.328 | 3.300       | -0.049 | 0.035       | 6.606          | 3.537                | 3.069              | 9            | 3          | 0 (*)      | 5          | -1.468        | 1.553         | FDRE(30) LUT6(2) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT6(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.324 | 3.300       | -0.049 | 0.035       | 6.602          | 3.277                | 3.325              | 8            | 2          | 0 (*)      | 5          | -0.805        | 2.128         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.322 | 3.300       | -0.049 | 0.035       | 6.600          | 3.947                | 2.653              | 9            | 2          | -1 (*)     | 5          | -1.475        | 2.128         | FDRE(27) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE         | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.320 | 3.300       | -0.049 | 0.035       | 6.645          | 3.709                | 2.936              | 10           | 3          | -1 (*)     | 5          | -1.593        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.312 | 3.300       | -0.049 | 0.035       | 6.590          | 3.289                | 3.301              | 9            | 3          | 0 (*)      | 5          | -1.220        | 1.553         | FDRE(31) LUT2(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.310 | 3.300       | -0.049 | 0.035       | 6.588          | 3.260                | 3.328              | 9            | 4          | 0 (*)      | 5          | -1.594        | 0.978         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(3) LUT4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.310 | 3.300       | -0.049 | 0.035       | 6.588          | 3.442                | 3.146              | 8            | 3          | 0 (*)      | 5          | -1.373        | 1.553         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.309 | 3.300       | -0.049 | 0.035       | 6.587          | 3.477                | 3.110              | 9            | 4          | 0 (*)      | 5          | -1.811        | 0.978         | FDRE(32) LUT2(1) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} |
#  | ap_clk | -3.309 | 3.300       | -0.049 | 0.035       | 6.634          | 3.569                | 3.065              | 10           | 4          | 0 (*)      | 5          | -1.856        | 1.025         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.308 | 3.300       | -0.049 | 0.035       | 6.586          | 3.261                | 3.325              | 8            | 2          | 0 (*)      | 5          | -0.789        | 2.128         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.305 | 3.300       | -0.049 | 0.035       | 6.583          | 3.011                | 3.572              | 9            | 4          | 0 (*)      | 5          | -1.345        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.301 | 3.300       | -0.049 | 0.035       | 6.579          | 3.466                | 3.113              | 9            | 3          | 0 (*)      | 5          | -1.397        | 1.553         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.301 | 3.300       | -0.049 | 0.035       | 6.579          | 3.308                | 3.271              | 9            | 3          | 0 (*)      | 5          | -1.239        | 1.553         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.300 | 3.300       | -0.049 | 0.035       | 6.625          | 3.689                | 2.936              | 10           | 3          | -1 (*)     | 5          | -1.573        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.299 | 3.300       | -0.049 | 0.035       | 6.577          | 3.028                | 3.549              | 10           | 4          | 0 (*)      | 5          | -1.362        | 0.978         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.294 | 3.300       | -0.049 | 0.035       | 6.572          | 3.244                | 3.328              | 9            | 4          | 0 (*)      | 5          | -1.578        | 0.978         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(3) LUT4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.293 | 3.300       | -0.049 | 0.035       | 6.571          | 3.461                | 3.110              | 9            | 4          | 0 (*)      | 5          | -1.795        | 0.978         | FDRE(32) LUT2(1) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D} |
#  | ap_clk | -3.289 | 3.300       | -0.049 | 0.035       | 6.614          | 3.549                | 3.065              | 10           | 4          | 0 (*)      | 5          | -1.836        | 1.025         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.287 | 3.300       | -0.049 | 0.035       | 6.612          | 3.676                | 2.936              | 9            | 3          | -1 (*)     | 5          | -1.560        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.285 | 3.300       | -0.049 | 0.035       | 6.563          | 3.450                | 3.113              | 9            | 3          | 0 (*)      | 5          | -1.381        | 1.553         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.284 | 3.300       | -0.049 | 0.035       | 6.562          | 2.990                | 3.572              | 9            | 4          | 0 (*)      | 5          | -1.324        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.283 | 3.300       | -0.049 | 0.035       | 6.561          | 3.012                | 3.549              | 10           | 4          | 0 (*)      | 5          | -1.346        | 0.978         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.280 | 3.300       | -0.049 | 0.035       | 6.558          | 3.009                | 3.549              | 9            | 4          | 0 (*)      | 5          | -1.343        | 0.978         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.279 | 3.300       | -0.049 | 0.035       | 6.604          | 3.668                | 2.936              | 9            | 3          | -1 (*)     | 5          | -1.552        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.269 | 3.300       | -0.049 | 0.035       | 6.594          | 3.560                | 3.034              | 10           | 3          | 0 (*)      | 5          | -1.444        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.267 | 3.300       | -0.049 | 0.035       | 6.545          | 3.200                | 3.345              | 8            | 3          | 0 (*)      | 5          | -1.131        | 1.553         | FDRE(30) LUT6(2) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.259 | 3.300       | -0.049 | 0.035       | 6.537          | 2.988                | 3.549              | 9            | 4          | 0 (*)      | 5          | -1.322        | 0.978         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.258 | 3.300       | -0.049 | 0.035       | 6.536          | 3.568                | 2.968              | 9            | 4          | 0 (*)      | 5          | -1.902        | 0.978         | FDRE(31) LUT2(1) LUT6(1) CARRY4(1) CARRY4(3) LUT5(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.257 | 3.300       | -0.049 | 0.035       | 6.535          | 3.359                | 3.176              | 10           | 4          | 0 (*)      | 5          | -1.693        | 0.978         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.255 | 3.300       | -0.049 | 0.035       | 6.533          | 3.538                | 2.995              | 10           | 4          | 0 (*)      | 5          | -1.872        | 0.978         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.250 | 3.300       | -0.049 | 0.035       | 6.528          | 2.964                | 3.564              | 7            | 2          | 0 (*)      | 5          | -0.492        | 2.128         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.249 | 3.300       | -0.049 | 0.035       | 6.574          | 3.540                | 3.034              | 10           | 3          | 0 (*)      | 5          | -1.424        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.249 | 3.300       | -0.049 | 0.035       | 6.574          | 3.340                | 3.234              | 9            | 4          | 0 (*)      | 5          | -1.627        | 1.025         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.248 | 3.300       | -0.049 | 0.035       | 6.526          | 3.563                | 2.963              | 10           | 4          | 0 (*)      | 5          | -1.897        | 0.978         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.246 | 3.300       | -0.049 | 0.035       | 6.524          | 3.179                | 3.345              | 8            | 3          | 0 (*)      | 5          | -1.110        | 1.553         | FDRE(30) LUT6(2) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.244 | 3.300       | -0.049 | 0.035       | 6.569          | 3.321                | 3.248              | 8            | 4          | 0 (*)      | 5          | -1.608        | 1.025         | FDRE(27) LUT2(1) LUT6(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.241 | 3.300       | -0.049 | 0.035       | 6.519          | 3.343                | 3.176              | 10           | 4          | 0 (*)      | 5          | -1.677        | 0.978         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.241 | 3.300       | -0.049 | 0.035       | 6.566          | 3.332                | 3.234              | 9            | 4          | 0 (*)      | 5          | -1.619        | 1.025         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.239 | 3.300       | -0.049 | 0.035       | 6.517          | 3.522                | 2.995              | 10           | 4          | 0 (*)      | 5          | -1.856        | 0.978         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.239 | 3.300       | -0.049 | 0.035       | 6.517          | 3.537                | 2.980              | 10           | 4          | 0 (*)      | 5          | -1.871        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.238 | 3.300       | -0.049 | 0.035       | 6.516          | 3.340                | 3.176              | 9            | 4          | 0 (*)      | 5          | -1.674        | 0.978         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.236 | 3.300       | -0.049 | 0.035       | 6.561          | 3.527                | 3.034              | 9            | 3          | 0 (*)      | 5          | -1.411        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.233 | 3.300       | -0.049 | 0.035       | 6.511          | 3.816                | 2.695              | 10           | 3          | -1 (*)     | 5          | -1.747        | 1.553         | FDRE(31) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.232 | 3.300       | -0.049 | 0.035       | 6.510          | 3.547                | 2.963              | 10           | 4          | 0 (*)      | 5          | -1.881        | 0.978         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.229 | 3.300       | -0.049 | 0.035       | 6.507          | 2.943                | 3.564              | 7            | 2          | 0 (*)      | 5          | -0.471        | 2.128         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.228 | 3.300       | -0.049 | 0.035       | 6.553          | 3.519                | 3.034              | 9            | 3          | 0 (*)      | 5          | -1.403        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.227 | 3.300       | -0.049 | 0.035       | 6.505          | 3.852                | 2.653              | 9            | 2          | -1 (*)     | 5          | -1.380        | 2.128         | FDRE(27) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE         | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.223 | 3.300       | -0.049 | 0.035       | 6.548          | 2.981                | 3.567              | 9            | 4          | 0 (*)      | 5          | -1.268        | 1.025         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.223 | 3.300       | -0.049 | 0.035       | 6.501          | 3.521                | 2.980              | 10           | 4          | 0 (*)      | 5          | -1.855        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.217 | 3.300       | -0.049 | 0.035       | 6.495          | 3.319                | 3.176              | 9            | 4          | 0 (*)      | 5          | -1.653        | 0.978         | FDRE(29) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.217 | 3.300       | -0.049 | 0.035       | 6.495          | 3.194                | 3.301              | 9            | 3          | 0 (*)      | 5          | -1.125        | 1.553         | FDRE(31) LUT2(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.215 | 3.300       | -0.049 | 0.035       | 6.493          | 3.347                | 3.146              | 8            | 3          | 0 (*)      | 5          | -1.278        | 1.553         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.211 | 3.300       | -0.049 | 0.035       | 6.489          | 3.836                | 2.653              | 9            | 2          | -1 (*)     | 5          | -1.364        | 2.128         | FDRE(27) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE         | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.210 | 3.300       | -0.049 | 0.035       | 6.488          | 2.916                | 3.572              | 9            | 4          | 0 (*)      | 5          | -1.250        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} |
#  | ap_clk | -3.208 | 3.300       | -0.049 | 0.035       | 6.486          | 3.833                | 2.653              | 8            | 2          | -1 (*)     | 5          | -1.361        | 2.128         | FDRE(27) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE                   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.206 | 3.300       | -0.049 | 0.035       | 6.484          | 3.213                | 3.271              | 9            | 3          | 0 (*)      | 5          | -1.144        | 1.553         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.203 | 3.300       | -0.049 | 0.035       | 6.528          | 3.592                | 2.936              | 9            | 3          | 0 (*)      | 5          | -1.476        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} |
#  | ap_clk | -3.201 | 3.300       | -0.049 | 0.035       | 6.479          | 3.508                | 2.971              | 9            | 3          | 0 (*)      | 5          | -1.439        | 1.553         | FDRE(34) LUT5(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.201 | 3.300       | -0.049 | 0.035       | 6.479          | 3.610                | 2.869              | 9            | 4          | 0 (*)      | 5          | -1.944        | 0.978         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.201 | 3.300       | -0.049 | 0.035       | 6.479          | 3.178                | 3.301              | 9            | 3          | 0 (*)      | 5          | -1.109        | 1.553         | FDRE(31) LUT2(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.199 | 3.300       | -0.049 | 0.035       | 6.477          | 3.331                | 3.146              | 8            | 3          | 0 (*)      | 5          | -1.262        | 1.553         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.198 | 3.300       | -0.049 | 0.035       | 6.476          | 3.175                | 3.301              | 8            | 3          | 0 (*)      | 5          | -1.106        | 1.553         | FDRE(31) LUT2(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.194 | 3.300       | -0.049 | 0.035       | 6.472          | 2.900                | 3.572              | 9            | 4          | 0 (*)      | 5          | -1.234        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D} |
#  | ap_clk | -3.191 | 3.300       | -0.049 | 0.035       | 6.469          | 2.897                | 3.572              | 8            | 4          | 0 (*)      | 5          | -1.231        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/D}  |
#  | ap_clk | -3.190 | 3.300       | -0.049 | 0.035       | 6.468          | 3.197                | 3.271              | 9            | 3          | 0 (*)      | 5          | -1.128        | 1.553         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.187 | 3.300       | -0.049 | 0.035       | 6.465          | 3.194                | 3.271              | 8            | 3          | 0 (*)      | 5          | -1.125        | 1.553         | FDRE(31) LUT6(2) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.187 | 3.300       | -0.049 | 0.035       | 6.465          | 3.812                | 2.653              | 8            | 2          | -1 (*)     | 5          | -1.340        | 2.128         | FDRE(27) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE                   | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.185 | 3.300       | -0.049 | 0.035       | 6.463          | 2.914                | 3.549              | 9            | 4          | 0 (*)      | 5          | -1.248        | 0.978         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} |
#  | ap_clk | -3.183 | 3.300       | -0.049 | 0.035       | 6.508          | 3.572                | 2.936              | 9            | 3          | 0 (*)      | 5          | -1.456        | 1.600         | FDRE(33) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D} |
#  | ap_clk | -3.181 | 3.300       | -0.049 | 0.035       | 6.506          | 3.258                | 3.248              | 8            | 4          | 0 (*)      | 5          | -1.545        | 1.025         | FDRE(27) LUT2(1) LUT6(1) CARRY4(2) LUT3(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} |
#  | ap_clk | -3.177 | 3.300       | -0.049 | 0.035       | 6.455          | 3.154                | 3.301              | 8            | 3          | 0 (*)      | 5          | -1.085        | 1.553         | FDRE(31) LUT2(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.176 | 3.300       | -0.049 | 0.035       | 6.454          | 3.305                | 3.149              | 9            | 3          | 0 (*)      | 5          | -1.236        | 1.553         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.172 | 3.300       | -0.049 | 0.035       | 6.450          | 3.105                | 3.345              | 8            | 3          | 0 (*)      | 5          | -1.036        | 1.553         | FDRE(30) LUT6(2) CARRY4(1) CARRY4(2) LUT3(1) CARRY4(3) LUT3(1) CARRY4(1) CARRY4(1) FDRE                     | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} |
#  | ap_clk | -3.170 | 3.300       | -0.049 | 0.035       | 6.448          | 2.876                | 3.572              | 8            | 4          | 0 (*)      | 5          | -1.210        | 0.978         | FDRE(32) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]/D} |
#  | ap_clk | -3.169 | 3.300       | -0.049 | 0.035       | 6.447          | 2.898                | 3.549              | 9            | 4          | 0 (*)      | 5          | -1.232        | 0.978         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE             | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D} |
#  | ap_clk | -3.166 | 3.300       | -0.049 | 0.035       | 6.444          | 2.895                | 3.549              | 8            | 4          | 0 (*)      | 5          | -1.229        | 0.978         | FDRE(34) LUT6(2) LUT6(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) FDRE                       | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/D}  |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:25 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 3.686ns (54.236%)  route 3.110ns (45.764%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60                                                      f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/I0
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/I3
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y58                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.769 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y58         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 -3.518    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:25 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 3.554ns (52.247%)  route 3.248ns (47.753%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y79          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          1.043     2.472    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y79                                                       f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/I1
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.149     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/O
                         net (fo=1, routed)           0.596     3.217    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/I5
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.332     3.549 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/O
                         net (fo=1, routed)           0.000     3.549    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/S[0]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.483 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X10Y81                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.702 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.320     6.022    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X9Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.295     6.317 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.615     6.932    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X8Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X8Y82                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.775 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.775    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X8Y82          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X8Y82          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 -3.477    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:25 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 3.460ns (51.403%)  route 3.271ns (48.597%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.904     2.333    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I1
    SLICE_X11Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.457 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.682     3.139    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20/O
                         net (fo=1, routed)           0.000     3.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X10Y53                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.962 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.643     4.605    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X8Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702     5.307 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.307    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X8Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.526 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.349     5.875    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X8Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.295     6.170 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.693     6.863    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X7Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.370 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X7Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.704 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.704    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X7Y57          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y57          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 -3.453    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:25 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 3.648ns (54.307%)  route 3.069ns (45.693%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X20Y28         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/Q
                         net (fo=30, routed)          1.057     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[6]
    SLICE_X23Y26                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I5
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.753     3.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X25Y27                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[3]
    SLICE_X25Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.748 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.748    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.679     4.761    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.303     5.064 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     5.064    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.597 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.597    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X22Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.920 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.581     6.500    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8/I4
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.306     6.806 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8/O
                         net (fo=1, routed)           0.000     6.806    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8_n_0
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/S[1]
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.356 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X19Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.690    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X19Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 -3.439    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:25 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 3.591ns (53.587%)  route 3.110ns (46.413%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60                                                      f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/I0
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/I3
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y58                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.674    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y58         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 -3.423    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.419ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 3.372ns (50.348%)  route 3.325ns (49.652%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X32Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     2.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, routed)           0.632     3.274    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
    SLICE_X31Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
    SLICE_X31Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.672 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.672    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.006 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.627     4.633    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X30Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     5.332 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X30Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.655 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.336     5.991    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X32Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.306     6.297 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.641     6.938    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X27Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X27Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.336 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X27Y64                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.670 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.670    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y64         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 -3.419    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 3.575ns (53.476%)  route 3.110ns (46.524%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60                                                      f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/I0
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/I3
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y58                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.658 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.658    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y58         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 -3.407    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.405ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 3.355ns (50.201%)  route 3.328ns (49.799%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X16Y39         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          1.054     2.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X22Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36/I1
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     2.607 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36/O
                         net (fo=2, routed)           0.423     3.030    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36_n_0
    SLICE_X20Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12/I0
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12/O
                         net (fo=1, routed)           0.000     3.154    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12_n_0
    SLICE_X20Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/S[0]
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.686 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_0
    SLICE_X20Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47/CI
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.908 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47/O[0]
                         net (fo=3, routed)           0.752     4.660    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47_n_7
    SLICE_X18Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32/I1
    SLICE_X18Y38         LUT4 (Prop_lut4_I1_O)        0.299     4.959 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000     4.959    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32_n_0
    SLICE_X18Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/S[1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.537 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[2]
                         net (fo=3, routed)           0.464     6.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_5
    SLICE_X21Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/I0
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.301     6.302 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/O
                         net (fo=1, routed)           0.635     6.937    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2_n_0
    SLICE_X17Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.322 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.656    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X17Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                 -3.405    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 3.572ns (53.455%)  route 3.110ns (46.545%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60                                                      f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/I0
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/I3
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.655 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.655    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y57         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                 -3.404    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 3.793ns (56.367%)  route 2.936ns (43.633%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X24Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.901     2.330    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/I0
    SLICE_X25Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16_n_0
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.855 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.855    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X25Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.189 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.561     3.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X27Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.632 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.786     5.419    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.331     5.750 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.679     6.429    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.331     6.760 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.760    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X28Y74                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.262    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y75                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.379    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X28Y76                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.702    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                 -3.404    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.396ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 3.561ns (53.356%)  route 3.113ns (46.644%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          0.982     2.473    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X13Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I3
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     2.597 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.555     3.152    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X13Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14/I0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.276 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14/O
                         net (fo=1, routed)           0.000     3.276    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14_n_0
    SLICE_X13Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.677 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.677    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X13Y33                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.533     4.544    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X12Y34                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     5.243 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.243    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X12Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.566 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.531     6.097    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X13Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X13Y35         LUT3 (Prop_lut3_I0_O)        0.306     6.403 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.512     6.915    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X11Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X11Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.313 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X11Y36                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X11Y36         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X11Y36         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 -3.396    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 3.123ns (46.805%)  route 3.549ns (53.195%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X0Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.022     2.451    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X1Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, routed)           0.428     3.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/I0
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.124     3.128 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/O
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.376 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.540     3.916    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X3Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     4.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.869     5.335    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.331     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.355    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327     6.682 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.682    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X4Y72                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X4Y73                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X4Y74                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.645 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.645    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X4Y74          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y74          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 -3.394    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.393ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.470ns (51.650%)  route 3.248ns (48.350%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y79          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          1.043     2.472    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y79                                                       f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/I1
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.149     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/O
                         net (fo=1, routed)           0.596     3.217    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/I5
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.332     3.549 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/O
                         net (fo=1, routed)           0.000     3.549    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/S[0]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.483 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X10Y81                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.702 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.320     6.022    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X9Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.295     6.317 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.615     6.932    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X8Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X8Y82                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.691    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X8Y82          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X8Y82          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                 -3.393    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.393ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.653ns (54.377%)  route 3.065ns (45.623%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.915     2.344    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X26Y54                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, routed)           0.608     3.077    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/I0
    SLICE_X25Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/O
                         net (fo=1, routed)           0.000     3.201    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.599 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.599    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.933 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.577     4.510    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X27Y55         LUT3 (Prop_lut3_I2_O)        0.303     4.813 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.813    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.363 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X27Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.585 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.303     5.887    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X29Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X29Y56         LUT3 (Prop_lut3_I0_O)        0.299     6.186 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.662     6.848    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X28Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X28Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.368 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.368    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X28Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.691 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.691    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                 -3.393    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 3.551ns (53.308%)  route 3.110ns (46.692%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60                                                      f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/I0
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/I3
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.634 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.634    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y57         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 -3.383    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.373ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 3.450ns (51.505%)  route 3.248ns (48.495%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y79          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          1.043     2.472    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y79                                                       f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/I1
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.149     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/O
                         net (fo=1, routed)           0.596     3.217    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/I5
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.332     3.549 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/O
                         net (fo=1, routed)           0.000     3.549    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/S[0]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.483 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X10Y81                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.702 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.320     6.022    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X9Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.295     6.317 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.615     6.932    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X8Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X8Y82                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.671 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.671    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X8Y82          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X8Y82          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 -3.373    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 3.365ns (50.708%)  route 3.271ns (49.292%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.904     2.333    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I1
    SLICE_X11Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.457 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.682     3.139    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20/O
                         net (fo=1, routed)           0.000     3.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X10Y53                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.962 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.643     4.605    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X8Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702     5.307 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.307    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X8Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.526 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.349     5.875    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X8Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.295     6.170 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.693     6.863    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X7Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.370 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X7Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.609 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.609    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X7Y57          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y57          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 -3.358    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 3.644ns (54.568%)  route 3.034ns (45.432%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.860     2.289    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/I0
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.413 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/O
                         net (fo=1, routed)           0.000     2.413    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7_n_0
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.814 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.814    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X38Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.036 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.694     3.730    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_7
    SLICE_X37Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[0]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.576 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.662     5.237    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.331     5.568 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.819     6.387    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.331     6.718 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.718    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.094 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X36Y31                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.328    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X36Y33                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.651 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.651    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X36Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X36Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                 -3.353    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 3.454ns (52.095%)  route 3.176ns (47.905%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          0.935     2.364    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X18Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I3
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.488 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.551     3.040    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/I0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.164 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/O
                         net (fo=1, routed)           0.000     3.164    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.565 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X19Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.899 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.619     4.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.303     4.821 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.821    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.399 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.583     5.982    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X21Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.301     6.283 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.487     6.770    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.155 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y49                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.603 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.603    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X17Y49         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y49         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 -3.352    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.350ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 3.633ns (54.810%)  route 2.995ns (45.190%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X33Y94         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.068     2.497    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X33Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/I0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/O
                         net (fo=2, routed)           0.423     3.044    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1_n_0
    SLICE_X31Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1/I0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.168 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1/O
                         net (fo=1, routed)           0.000     3.168    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1_n_0
    SLICE_X31Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.566 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.900 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.467     4.367    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X28Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X28Y95         LUT3 (Prop_lut3_I2_O)        0.303     4.670 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.670    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X28Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.203 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.203    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X28Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.526 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.511     6.037    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X26Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X26Y96         LUT3 (Prop_lut3_I0_O)        0.306     6.343 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.527     6.869    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X27Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X27Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.267 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X27Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.601 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.601    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X27Y97         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y97         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y97         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                 -3.350    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.344ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 3.553ns (53.651%)  route 3.069ns (46.349%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X20Y28         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/Q
                         net (fo=30, routed)          1.057     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[6]
    SLICE_X23Y26                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I5
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.753     3.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X25Y27                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[3]
    SLICE_X25Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.748 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.748    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.679     4.761    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.303     5.064 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     5.064    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.597 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.597    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X22Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.920 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.581     6.500    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8/I4
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.306     6.806 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8/O
                         net (fo=1, routed)           0.000     6.806    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8_n_0
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/S[1]
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.356 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X19Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.595 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.595    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X19Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 -3.344    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 3.658ns (55.250%)  route 2.963ns (44.750%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.890     2.319    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X22Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/I0
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.443 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/O
                         net (fo=2, routed)           0.459     2.903    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6_n_0
    SLICE_X20Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6/I0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.027 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6/O
                         net (fo=1, routed)           0.000     3.027    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6_n_0
    SLICE_X20Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.425 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.425    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X20Y43                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.759 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.664     4.422    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X21Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X21Y42         LUT3 (Prop_lut3_I2_O)        0.303     4.725 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.725    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X21Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.275    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X21Y43                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.606     6.216    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X22Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X22Y41         LUT3 (Prop_lut3_I0_O)        0.303     6.519 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.343     6.862    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X19Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.260 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X19Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.594 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.594    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X19Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 -3.343    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.342ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.349ns (50.588%)  route 3.271ns (49.412%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.904     2.333    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I1
    SLICE_X11Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.457 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.682     3.139    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20/O
                         net (fo=1, routed)           0.000     3.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X10Y53                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.962 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.643     4.605    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X8Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X8Y54          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702     5.307 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.307    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X8Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.526 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.349     5.875    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X8Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.295     6.170 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.693     6.863    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X7Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X7Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.370 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X7Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.593 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.593    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X7Y57          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y57          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                 -3.342    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.334ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 3.632ns (54.929%)  route 2.980ns (45.071%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.066     2.495    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X33Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/I3
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.619 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/O
                         net (fo=2, routed)           0.443     3.063    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5_n_0
    SLICE_X30Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5/I0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.187 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5/O
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5_n_0
    SLICE_X30Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.567 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.567    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X30Y49                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.890 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.624     4.514    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X31Y46                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.306     4.820 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.820    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X31Y46                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.370 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.370    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X31Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.704 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.346     6.049    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X32Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.303     6.352 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.501     6.853    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X29Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X29Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.251 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X29Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.585 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.585    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X29Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X29Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 -3.334    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 3.537ns (53.539%)  route 3.069ns (46.461%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X20Y28         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/Q
                         net (fo=30, routed)          1.057     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[6]
    SLICE_X23Y26                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I5
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.753     3.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X25Y27                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[3]
    SLICE_X25Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.748 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.748    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.679     4.761    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.303     5.064 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     5.064    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.597 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.597    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X22Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.920 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.581     6.500    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8/I4
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.306     6.806 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8/O
                         net (fo=1, routed)           0.000     6.806    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8_n_0
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/S[1]
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.356 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X19Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.579 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.579    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X19Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 -3.328    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 3.277ns (49.634%)  route 3.325ns (50.366%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X32Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     2.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, routed)           0.632     3.274    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
    SLICE_X31Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
    SLICE_X31Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.672 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.672    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.006 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.627     4.633    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X30Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     5.332 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X30Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.655 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.336     5.991    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X32Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.306     6.297 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.641     6.938    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X27Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X27Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.336 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X27Y64                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.575    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y64         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 -3.324    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.322ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 3.947ns (59.806%)  route 2.653ns (40.194%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          0.717     2.146    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[0]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.802 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.802    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X9Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.450     3.586    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X8Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881     4.467 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.796     5.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.330     5.593 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.283    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     6.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.610    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y39                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X7Y40                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.573 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.573    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                 -3.322    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.320ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 3.709ns (55.815%)  route 2.936ns (44.185%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X24Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.901     2.330    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/I0
    SLICE_X25Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16_n_0
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.855 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.855    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X25Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.189 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.561     3.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X27Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.632 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.786     5.419    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.331     5.750 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.679     6.429    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.331     6.760 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.760    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X28Y74                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.262    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y75                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.379    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X28Y76                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.618 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.618    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 -3.320    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 3.289ns (49.912%)  route 3.301ns (50.088%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X13Y67         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X12Y67                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/I1
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.124     2.298 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/O
                         net (fo=1, routed)           0.520     2.818    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27_n_0
    SLICE_X13Y68                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[1]
    SLICE_X13Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     3.355 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.633     3.988    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X12Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.552     4.540 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.810     5.349    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.330     5.679 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.593     6.273    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.327     6.600 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.600    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.001 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X11Y70                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X11Y71                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X11Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.563 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.563    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X11Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X11Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                 -3.312    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:26 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 3.260ns (49.483%)  route 3.328ns (50.517%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X16Y39         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          1.054     2.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X22Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36/I1
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     2.607 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36/O
                         net (fo=2, routed)           0.423     3.030    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36_n_0
    SLICE_X20Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12/I0
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12/O
                         net (fo=1, routed)           0.000     3.154    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12_n_0
    SLICE_X20Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/S[0]
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.686 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_0
    SLICE_X20Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47/CI
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.908 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47/O[0]
                         net (fo=3, routed)           0.752     4.660    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47_n_7
    SLICE_X18Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32/I1
    SLICE_X18Y38         LUT4 (Prop_lut4_I1_O)        0.299     4.959 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000     4.959    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32_n_0
    SLICE_X18Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/S[1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.537 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[2]
                         net (fo=3, routed)           0.464     6.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_5
    SLICE_X21Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/I0
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.301     6.302 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/O
                         net (fo=1, routed)           0.635     6.937    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2_n_0
    SLICE_X17Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.322 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.561 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X17Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 -3.310    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 3.442ns (52.245%)  route 3.146ns (47.755%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X18Y94         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y94         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.580    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X18Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I0
    SLICE_X18Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.704 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.448     3.152    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X19Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0/I0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.276 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0/O
                         net (fo=1, routed)           0.000     3.276    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0_n_0
    SLICE_X19Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X19Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.677 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.677    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X19Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.537     4.548    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X20Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X20Y96         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775     5.323 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[3]
                         net (fo=3, routed)           0.526     5.850    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_4
    SLICE_X22Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5/I0
    SLICE_X22Y97         LUT3 (Prop_lut3_I0_O)        0.306     6.156 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5/O
                         net (fo=1, routed)           0.546     6.701    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5_n_0
    SLICE_X21Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[0]
    SLICE_X21Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.227 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X21Y98                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X21Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.561 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.561    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X21Y98         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y98         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X21Y98         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 -3.310    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 3.477ns (52.784%)  route 3.110ns (47.216%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60                                                      f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/I0
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/I3
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.560 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.560    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_5
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y57         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                 -3.309    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 3.569ns (53.799%)  route 3.065ns (46.201%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.915     2.344    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X26Y54                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, routed)           0.608     3.077    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/I0
    SLICE_X25Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/O
                         net (fo=1, routed)           0.000     3.201    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.599 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.599    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.933 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.577     4.510    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X27Y55         LUT3 (Prop_lut3_I2_O)        0.303     4.813 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.813    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.363 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X27Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.585 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.303     5.887    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X29Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X29Y56         LUT3 (Prop_lut3_I0_O)        0.299     6.186 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.662     6.848    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X28Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X28Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.368 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.368    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X28Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.607 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.607    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                 -3.309    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 3.261ns (49.511%)  route 3.325ns (50.489%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X32Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     2.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, routed)           0.632     3.274    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
    SLICE_X31Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
    SLICE_X31Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.672 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.672    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.006 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.627     4.633    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X30Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     5.332 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X30Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.655 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.336     5.991    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X32Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.306     6.297 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.641     6.938    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X27Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X27Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.336 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X27Y64                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.559 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.559    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y64         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 -3.308    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 3.011ns (45.738%)  route 3.572ns (54.262%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.011     2.440    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I3
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.564 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, routed)           0.431     2.995    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.119 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/O
                         net (fo=1, routed)           0.000     3.119    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.369 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.591     3.960    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X8Y53                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551     4.511 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.952     5.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.330     5.794 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.586     6.380    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.327     6.707 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.707    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.556 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.556    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X7Y56          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y56          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 -3.305    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.301ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.466ns (52.682%)  route 3.113ns (47.318%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          0.982     2.473    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X13Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I3
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     2.597 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.555     3.152    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X13Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14/I0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.276 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14/O
                         net (fo=1, routed)           0.000     3.276    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14_n_0
    SLICE_X13Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.677 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.677    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X13Y33                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.533     4.544    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X12Y34                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     5.243 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.243    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X12Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.566 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.531     6.097    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X13Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X13Y35         LUT3 (Prop_lut3_I0_O)        0.306     6.403 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.512     6.915    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X11Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X11Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.313 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X11Y36                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.552 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.552    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X11Y36         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X11Y36         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 -3.301    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.301ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.308ns (50.283%)  route 3.271ns (49.717%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.858     2.287    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X39Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.411 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.620     3.032    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X39Y37                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8/I0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.156 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8/O
                         net (fo=1, routed)           0.000     3.156    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8_n_0
    SLICE_X39Y37                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.557 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.557    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X39Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.779 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.599     4.378    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_7
    SLICE_X38Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     5.224 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.588     5.812    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X37Y36                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.302     6.114 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.605     6.719    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X35Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X35Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X35Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.552 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.552    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X35Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X35Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 -3.301    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.300ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.689ns (55.682%)  route 2.936ns (44.318%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X24Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.901     2.330    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/I0
    SLICE_X25Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16_n_0
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.855 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.855    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X25Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.189 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.561     3.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X27Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.632 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.786     5.419    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.331     5.750 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.679     6.429    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.331     6.760 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.760    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X28Y74                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.262    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y75                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.379    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X28Y76                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.598 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.598    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 -3.300    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.299ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 3.028ns (46.037%)  route 3.549ns (53.963%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X0Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.022     2.451    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X1Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, routed)           0.428     3.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/I0
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.124     3.128 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/O
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.376 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.540     3.916    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X3Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     4.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.869     5.335    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.331     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.355    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327     6.682 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.682    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X4Y72                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X4Y73                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X4Y74                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.550 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.550    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X4Y74          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y74          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 -3.299    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.294ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 3.244ns (49.360%)  route 3.328ns (50.640%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X16Y39         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          1.054     2.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X22Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36/I1
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     2.607 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36/O
                         net (fo=2, routed)           0.423     3.030    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36_n_0
    SLICE_X20Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12/I0
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12/O
                         net (fo=1, routed)           0.000     3.154    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12_n_0
    SLICE_X20Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/S[0]
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.686 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_0
    SLICE_X20Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47/CI
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.908 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47/O[0]
                         net (fo=3, routed)           0.752     4.660    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47_n_7
    SLICE_X18Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32/I1
    SLICE_X18Y38         LUT4 (Prop_lut4_I1_O)        0.299     4.959 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000     4.959    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32_n_0
    SLICE_X18Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/S[1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.537 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[2]
                         net (fo=3, routed)           0.464     6.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_5
    SLICE_X21Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/I0
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.301     6.302 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/O
                         net (fo=1, routed)           0.635     6.937    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2_n_0
    SLICE_X17Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[3]
    SLICE_X17Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.322 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.545 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.545    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X17Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 -3.294    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.293ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 3.461ns (52.669%)  route 3.110ns (47.331%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60                                                      f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/I0
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/I3
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.544 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.544    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_7
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y57         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                 -3.293    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.289ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 3.549ns (53.660%)  route 3.065ns (46.340%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.915     2.344    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X26Y54                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, routed)           0.608     3.077    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/I0
    SLICE_X25Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/O
                         net (fo=1, routed)           0.000     3.201    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.599 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.599    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.933 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.577     4.510    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X27Y55         LUT3 (Prop_lut3_I2_O)        0.303     4.813 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.813    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.363 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X27Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.585 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.303     5.887    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X29Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X29Y56         LUT3 (Prop_lut3_I0_O)        0.299     6.186 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.662     6.848    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X28Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X28Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.368 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.368    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X28Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.587    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                 -3.289    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.287ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 3.676ns (55.595%)  route 2.936ns (44.405%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X24Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.901     2.330    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/I0
    SLICE_X25Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16_n_0
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.855 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.855    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X25Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.189 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.561     3.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X27Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.632 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.786     5.419    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.331     5.750 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.679     6.429    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.331     6.760 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.760    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X28Y74                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.262    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y75                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.585 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.585    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 -3.287    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.285ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 3.450ns (52.567%)  route 3.113ns (47.433%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          0.982     2.473    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X13Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I3
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     2.597 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.555     3.152    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X13Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14/I0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124     3.276 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14/O
                         net (fo=1, routed)           0.000     3.276    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__14_n_0
    SLICE_X13Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.677 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.677    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X13Y33                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.533     4.544    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X12Y34                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X12Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     5.243 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.243    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X12Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.566 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.531     6.097    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X13Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X13Y35         LUT3 (Prop_lut3_I0_O)        0.306     6.403 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.512     6.915    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X11Y35                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X11Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.313 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.313    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X11Y36                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.536 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.536    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X11Y36         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X11Y36         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 -3.285    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 2.990ns (45.564%)  route 3.572ns (54.436%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.011     2.440    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I3
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.564 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, routed)           0.431     2.995    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.119 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/O
                         net (fo=1, routed)           0.000     3.119    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.369 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.591     3.960    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X8Y53                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551     4.511 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.952     5.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.330     5.794 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.586     6.380    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.327     6.707 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.707    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.535 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.535    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X7Y56          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y56          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 -3.284    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.283ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 3.012ns (45.905%)  route 3.549ns (54.095%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X0Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.022     2.451    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X1Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, routed)           0.428     3.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/I0
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.124     3.128 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/O
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.376 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.540     3.916    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X3Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     4.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.869     5.335    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.331     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.355    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327     6.682 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.682    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X4Y72                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X4Y73                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X4Y74                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.534 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.534    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X4Y74          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y74          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 -3.283    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 3.009ns (45.880%)  route 3.549ns (54.120%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X0Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.022     2.451    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X1Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, routed)           0.428     3.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/I0
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.124     3.128 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/O
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.376 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.540     3.916    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X3Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     4.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.869     5.335    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.331     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.355    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327     6.682 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.682    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X4Y72                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X4Y73                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.531 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.531    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X4Y73          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y73          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 -3.280    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 3.668ns (55.541%)  route 2.936ns (44.459%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X24Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.901     2.330    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/I0
    SLICE_X25Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16_n_0
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.855 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.855    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X25Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.189 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.561     3.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X27Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.632 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.786     5.419    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.331     5.750 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.679     6.429    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.331     6.760 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.760    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X28Y74                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.262    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y75                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.577 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.577    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 -3.279    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.269ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 3.560ns (53.989%)  route 3.034ns (46.011%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.860     2.289    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/I0
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.413 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/O
                         net (fo=1, routed)           0.000     2.413    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7_n_0
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.814 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.814    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X38Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.036 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.694     3.730    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_7
    SLICE_X37Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[0]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.576 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.662     5.237    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.331     5.568 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.819     6.387    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.331     6.718 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.718    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.094 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X36Y31                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.328    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X36Y33                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.567 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.567    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X36Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X36Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 -3.269    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 3.200ns (48.890%)  route 3.345ns (51.110%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X20Y28         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/Q
                         net (fo=30, routed)          1.057     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[6]
    SLICE_X23Y26                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I5
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.753     3.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X25Y27                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[3]
    SLICE_X25Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.748 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.748    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.679     4.761    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.303     5.064 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     5.064    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.527     6.169    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X18Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.301     6.470 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.330     6.799    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X19Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X19Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.184 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.184    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.518 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 -3.267    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.259ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 2.988ns (45.707%)  route 3.549ns (54.293%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X0Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.022     2.451    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X1Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, routed)           0.428     3.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/I0
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.124     3.128 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/O
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.376 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.540     3.916    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X3Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     4.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.869     5.335    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.331     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.355    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327     6.682 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.682    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X4Y72                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X4Y73                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.510 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.510    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X4Y73          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y73          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 -3.259    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.258ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 3.568ns (54.594%)  route 2.968ns (45.406%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X2Y87          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.663     2.154    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X3Y87                                                       f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/I1
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.153     2.307 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.588     2.895    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X2Y87                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__2/I3
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.327     3.222 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__2/O
                         net (fo=1, routed)           0.000     3.222    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__2_n_0
    SLICE_X2Y87                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.602 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.602    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X2Y88                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.917 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[3]
                         net (fo=3, routed)           0.807     4.724    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_4
    SLICE_X4Y90                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_33/I1
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.307     5.031 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_33/O
                         net (fo=1, routed)           0.000     5.031    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_33_n_0
    SLICE_X4Y90                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/S[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.578 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[2]
                         net (fo=3, routed)           0.447     6.025    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_5
    SLICE_X7Y90                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/I0
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.302     6.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/O
                         net (fo=1, routed)           0.463     6.790    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2_n_0
    SLICE_X5Y90                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[3]
    SLICE_X5Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.175 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X5Y91                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X5Y91          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X5Y91          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X5Y91          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 -3.258    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 3.359ns (51.399%)  route 3.176ns (48.601%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          0.935     2.364    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X18Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I3
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.488 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.551     3.040    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/I0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.164 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/O
                         net (fo=1, routed)           0.000     3.164    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.565 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X19Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.899 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.619     4.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.303     4.821 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.821    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.399 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.583     5.982    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X21Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.301     6.283 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.487     6.770    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.155 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y49                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.508 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.508    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X17Y49         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y49         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                 -3.257    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 3.538ns (54.153%)  route 2.995ns (45.847%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X33Y94         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.068     2.497    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X33Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/I0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/O
                         net (fo=2, routed)           0.423     3.044    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1_n_0
    SLICE_X31Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1/I0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.168 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1/O
                         net (fo=1, routed)           0.000     3.168    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1_n_0
    SLICE_X31Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.566 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.900 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.467     4.367    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X28Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X28Y95         LUT3 (Prop_lut3_I2_O)        0.303     4.670 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.670    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X28Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.203 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.203    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X28Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.526 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.511     6.037    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X26Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X26Y96         LUT3 (Prop_lut3_I0_O)        0.306     6.343 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.527     6.869    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X27Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X27Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.267 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X27Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.506 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.506    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X27Y97         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y97         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y97         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 -3.255    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:27 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.250ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 2.964ns (45.407%)  route 3.564ns (54.593%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X32Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     2.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, routed)           0.632     3.274    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
    SLICE_X31Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
    SLICE_X31Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.672 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.672    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.894 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.570     4.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_7
    SLICE_X30Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[0]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     5.190 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.633     5.823    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_6
    SLICE_X26Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_3/I0
    SLICE_X26Y62         LUT3 (Prop_lut3_I0_O)        0.306     6.129 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_3/O
                         net (fo=1, routed)           0.640     6.769    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_3_n_0
    SLICE_X27Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[2]
    SLICE_X27Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.167 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X27Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.501 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.501    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X27Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y63         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 -3.250    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.540ns (53.849%)  route 3.034ns (46.151%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.860     2.289    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/I0
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.413 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/O
                         net (fo=1, routed)           0.000     2.413    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7_n_0
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.814 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.814    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X38Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.036 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.694     3.730    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_7
    SLICE_X37Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[0]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.576 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.662     5.237    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.331     5.568 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.819     6.387    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.331     6.718 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.718    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.094 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X36Y31                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.328    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X36Y33                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.547 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.547    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X36Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X36Y33         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X36Y33         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                 -3.249    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.340ns (50.808%)  route 3.234ns (49.192%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.915     2.344    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X26Y54                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, routed)           0.608     3.077    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/I0
    SLICE_X25Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/O
                         net (fo=1, routed)           0.000     3.201    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.599 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.599    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.933 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.577     4.510    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X27Y55         LUT3 (Prop_lut3_I2_O)        0.303     4.813 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.813    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.393 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.654     6.047    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X26Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X26Y57         LUT3 (Prop_lut3_I0_O)        0.302     6.349 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.479     6.828    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X28Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X28Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.224 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.547 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.547    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                 -3.249    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 3.563ns (54.599%)  route 2.963ns (45.401%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.890     2.319    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X22Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/I0
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.443 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/O
                         net (fo=2, routed)           0.459     2.903    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6_n_0
    SLICE_X20Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6/I0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.027 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6/O
                         net (fo=1, routed)           0.000     3.027    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6_n_0
    SLICE_X20Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.425 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.425    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X20Y43                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.759 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.664     4.422    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X21Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X21Y42         LUT3 (Prop_lut3_I2_O)        0.303     4.725 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.725    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X21Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.275    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X21Y43                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.606     6.216    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X22Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X22Y41         LUT3 (Prop_lut3_I0_O)        0.303     6.519 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.343     6.862    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X19Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.260 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X19Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.499 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.499    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X19Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 -3.248    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.246ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 3.179ns (48.725%)  route 3.345ns (51.275%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X20Y28         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/Q
                         net (fo=30, routed)          1.057     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[6]
    SLICE_X23Y26                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I5
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.753     3.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X25Y27                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[3]
    SLICE_X25Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.748 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.748    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.679     4.761    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.303     5.064 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     5.064    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.527     6.169    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X18Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.301     6.470 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.330     6.799    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X19Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X19Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.184 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.184    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.497 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.497    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                 -3.246    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 3.321ns (50.553%)  route 3.248ns (49.447%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y79          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          1.043     2.472    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y79                                                       f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/I1
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.149     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/O
                         net (fo=1, routed)           0.596     3.217    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/I5
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.332     3.549 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/O
                         net (fo=1, routed)           0.000     3.549    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/S[0]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.483 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X10Y81                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.702 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.320     6.022    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X9Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.295     6.317 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.615     6.932    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X8Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.542 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X8Y81          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X8Y81          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 -3.244    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.241ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 3.343ns (51.279%)  route 3.176ns (48.721%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          0.935     2.364    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X18Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I3
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.488 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.551     3.040    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/I0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.164 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/O
                         net (fo=1, routed)           0.000     3.164    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.565 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X19Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.899 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.619     4.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.303     4.821 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.821    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.399 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.583     5.982    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X21Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.301     6.283 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.487     6.770    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.155 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y49                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.492 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.492    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X17Y49         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y49         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                 -3.241    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.241ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 3.332ns (50.748%)  route 3.234ns (49.252%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.915     2.344    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X26Y54                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.468 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, routed)           0.608     3.077    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/I0
    SLICE_X25Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3/O
                         net (fo=1, routed)           0.000     3.201    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__3_n_0
    SLICE_X25Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.599 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.599    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.933 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.577     4.510    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X27Y55         LUT3 (Prop_lut3_I2_O)        0.303     4.813 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.813    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X27Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.393 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.654     6.047    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X26Y57                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X26Y57         LUT3 (Prop_lut3_I0_O)        0.302     6.349 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.479     6.828    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X28Y55                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X28Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.224 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y56                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.539 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.539    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 -3.241    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.239ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 3.522ns (54.040%)  route 2.995ns (45.960%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X33Y94         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.068     2.497    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X33Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/I0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/O
                         net (fo=2, routed)           0.423     3.044    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1_n_0
    SLICE_X31Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1/I0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     3.168 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1/O
                         net (fo=1, routed)           0.000     3.168    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__1_n_0
    SLICE_X31Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.566 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.900 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.467     4.367    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X28Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X28Y95         LUT3 (Prop_lut3_I2_O)        0.303     4.670 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.670    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X28Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.203 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.203    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X28Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.526 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.511     6.037    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X26Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X26Y96         LUT3 (Prop_lut3_I0_O)        0.306     6.343 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.527     6.869    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X27Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X27Y96         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.267 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X27Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.490 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.490    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X27Y97         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y97         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y97         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                 -3.239    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.239ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 3.537ns (54.272%)  route 2.980ns (45.728%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.066     2.495    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X33Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/I3
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.619 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/O
                         net (fo=2, routed)           0.443     3.063    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5_n_0
    SLICE_X30Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5/I0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.187 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5/O
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5_n_0
    SLICE_X30Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.567 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.567    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X30Y49                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.890 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.624     4.514    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X31Y46                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.306     4.820 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.820    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X31Y46                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.370 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.370    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X31Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.704 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.346     6.049    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X32Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.303     6.352 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.501     6.853    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X29Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X29Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.251 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X29Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.490 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.490    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X29Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X29Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                 -3.239    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 3.340ns (51.257%)  route 3.176ns (48.743%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          0.935     2.364    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X18Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I3
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.488 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.551     3.040    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/I0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.164 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/O
                         net (fo=1, routed)           0.000     3.164    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.565 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X19Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.899 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.619     4.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.303     4.821 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.821    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.399 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.583     5.982    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X21Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.301     6.283 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.487     6.770    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.155 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.489 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.489    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X17Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                 -3.238    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 3.527ns (53.758%)  route 3.034ns (46.242%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.860     2.289    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/I0
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.413 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/O
                         net (fo=1, routed)           0.000     2.413    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7_n_0
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.814 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.814    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X38Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.036 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.694     3.730    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_7
    SLICE_X37Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[0]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.576 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.662     5.237    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.331     5.568 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.819     6.387    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.331     6.718 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.718    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.094 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X36Y31                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.534 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.534    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X36Y32         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X36Y32         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 -3.236    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 3.816ns (58.606%)  route 2.695ns (41.394%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X1Y58          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.799     2.228    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X4Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__19/I2
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     2.352 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__19/O
                         net (fo=1, routed)           0.000     2.352    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__19_n_0
    SLICE_X4Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.753 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.753    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X4Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.087 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.569     3.656    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X6Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881     4.537 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.638     5.175    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X5Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.330     5.505 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.194    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X5Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.327     6.521 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.521    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X5Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.922 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X5Y57                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X5Y58                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X5Y59                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.484 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.484    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X5Y59          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X5Y59          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 -3.233    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.232ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 3.547ns (54.487%)  route 2.963ns (45.513%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.890     2.319    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X22Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/I0
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.443 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/O
                         net (fo=2, routed)           0.459     2.903    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6_n_0
    SLICE_X20Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6/I0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.027 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6/O
                         net (fo=1, routed)           0.000     3.027    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__6_n_0
    SLICE_X20Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.425 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.425    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X20Y43                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.759 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.664     4.422    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X21Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X21Y42         LUT3 (Prop_lut3_I2_O)        0.303     4.725 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.725    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X21Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.275 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.275    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X21Y43                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.609 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.606     6.216    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X22Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X22Y41         LUT3 (Prop_lut3_I0_O)        0.303     6.519 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.343     6.862    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X19Y41                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X19Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.260 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X19Y42                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.483 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X19Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 -3.232    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.229ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.943ns (45.231%)  route 3.564ns (54.769%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X32Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     2.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, routed)           0.632     3.274    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
    SLICE_X31Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
    SLICE_X31Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.672 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.672    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.894 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.570     4.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_7
    SLICE_X30Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[0]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726     5.190 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.633     5.823    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_6
    SLICE_X26Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_3/I0
    SLICE_X26Y62         LUT3 (Prop_lut3_I0_O)        0.306     6.129 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_3/O
                         net (fo=1, routed)           0.640     6.769    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_3_n_0
    SLICE_X27Y62                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[2]
    SLICE_X27Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.167 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X27Y63                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.480 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.480    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X27Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y63         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 -3.229    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.228ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 3.519ns (53.701%)  route 3.034ns (46.299%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X38Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.860     2.289    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/I0
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.124     2.413 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7/O
                         net (fo=1, routed)           0.000     2.413    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16__7_n_0
    SLICE_X38Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.814 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.814    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X38Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.036 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.694     3.730    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_7
    SLICE_X37Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[0]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.576 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.662     5.237    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.331     5.568 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.819     6.387    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.331     6.718 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.718    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X36Y30                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.094 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X36Y31                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.526 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.526    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X36Y32         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X36Y32         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X36Y32         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                 -3.228    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.227ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 3.852ns (59.219%)  route 2.653ns (40.781%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          0.717     2.146    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[0]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.802 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.802    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X9Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.450     3.586    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X8Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881     4.467 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.796     5.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.330     5.593 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.283    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     6.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.610    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y39                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X7Y40                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.478 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.478    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 -3.227    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 2.981ns (45.523%)  route 3.567ns (54.477%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y80          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.088     2.517    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X9Y79                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/I2
    SLICE_X9Y79          LUT6 (Prop_lut6_I2_O)        0.124     2.641 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/O
                         net (fo=2, routed)           0.465     3.106    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17_n_0
    SLICE_X11Y79                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__17/I0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.230 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__17/O
                         net (fo=1, routed)           0.000     3.230    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__17_n_0
    SLICE_X11Y79                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.478 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.495     3.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X10Y79                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.552     4.525 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.811     5.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X8Y79                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.330     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.708     6.374    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X8Y79                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X8Y79          LUT4 (Prop_lut4_I3_O)        0.331     6.705 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.705    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X8Y79                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.081 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X8Y80                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X8Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.521 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.521    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X8Y81          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X8Y81          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                 -3.223    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 3.521ns (54.159%)  route 2.980ns (45.841%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.066     2.495    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X33Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/I3
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.619 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/O
                         net (fo=2, routed)           0.443     3.063    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5_n_0
    SLICE_X30Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5/I0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.187 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5/O
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__5_n_0
    SLICE_X30Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.567 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.567    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X30Y49                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.890 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.624     4.514    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X31Y46                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.306     4.820 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.820    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X31Y46                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.370 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.370    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X31Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.704 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.346     6.049    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X32Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/I0
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.303     6.352 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.501     6.853    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X29Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[2]
    SLICE_X29Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.251 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X29Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.474 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.474    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X29Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X29Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 -3.223    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.217ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 3.319ns (51.099%)  route 3.176ns (48.901%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          0.935     2.364    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X18Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I3
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.488 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.551     3.040    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/I0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.164 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11/O
                         net (fo=1, routed)           0.000     3.164    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__11_n_0
    SLICE_X19Y44                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.565 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.565    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X19Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.899 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.619     4.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.303     4.821 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.821    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X18Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.399 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.583     5.982    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X21Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.301     6.283 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.487     6.770    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X17Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.155 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.468 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.468    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X17Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 -3.217    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.217ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 3.194ns (49.180%)  route 3.301ns (50.820%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X13Y67         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X12Y67                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/I1
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.124     2.298 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/O
                         net (fo=1, routed)           0.520     2.818    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27_n_0
    SLICE_X13Y68                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[1]
    SLICE_X13Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     3.355 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.633     3.988    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X12Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.552     4.540 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.810     5.349    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.330     5.679 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.593     6.273    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.327     6.600 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.600    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.001 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X11Y70                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X11Y71                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X11Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.468 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.468    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X11Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X11Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 -3.217    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 3.347ns (51.547%)  route 3.146ns (48.453%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X18Y94         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y94         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.580    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X18Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I0
    SLICE_X18Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.704 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.448     3.152    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X19Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0/I0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.276 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0/O
                         net (fo=1, routed)           0.000     3.276    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0_n_0
    SLICE_X19Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X19Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.677 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.677    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X19Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.537     4.548    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X20Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X20Y96         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775     5.323 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[3]
                         net (fo=3, routed)           0.526     5.850    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_4
    SLICE_X22Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5/I0
    SLICE_X22Y97         LUT3 (Prop_lut3_I0_O)        0.306     6.156 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5/O
                         net (fo=1, routed)           0.546     6.701    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5_n_0
    SLICE_X21Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[0]
    SLICE_X21Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.227 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X21Y98                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X21Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.466    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X21Y98         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y98         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X21Y98         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 -3.215    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.211ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 3.836ns (59.118%)  route 2.653ns (40.882%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          0.717     2.146    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[0]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.802 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.802    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X9Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.450     3.586    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X8Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881     4.467 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.796     5.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.330     5.593 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.283    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     6.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.610    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y39                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X7Y40                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.462 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.462    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                 -3.211    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 2.916ns (44.943%)  route 3.572ns (55.057%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.011     2.440    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I3
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.564 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, routed)           0.431     2.995    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.119 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/O
                         net (fo=1, routed)           0.000     3.119    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.369 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.591     3.960    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X8Y53                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551     4.511 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.952     5.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.330     5.794 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.586     6.380    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.327     6.707 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.707    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.461    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_5
    SLICE_X7Y56          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y56          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 -3.210    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:28 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.208ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 3.833ns (59.099%)  route 2.653ns (40.901%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          0.717     2.146    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[0]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.802 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.802    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X9Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.450     3.586    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X8Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881     4.467 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.796     5.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.330     5.593 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.283    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     6.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.610    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y39                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.459 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.459    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X7Y39          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y39          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                 -3.208    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 3.213ns (49.554%)  route 3.271ns (50.446%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.858     2.287    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X39Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.411 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.620     3.032    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X39Y37                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8/I0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.156 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8/O
                         net (fo=1, routed)           0.000     3.156    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8_n_0
    SLICE_X39Y37                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.557 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.557    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X39Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.779 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.599     4.378    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_7
    SLICE_X38Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     5.224 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.588     5.812    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X37Y36                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.302     6.114 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.605     6.719    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X35Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X35Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X35Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.457 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.457    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X35Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X35Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                 -3.206    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 3.592ns (55.023%)  route 2.936ns (44.977%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X24Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.901     2.330    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/I0
    SLICE_X25Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16_n_0
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.855 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.855    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X25Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.189 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.561     3.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X27Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.632 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.786     5.419    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.331     5.750 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.679     6.429    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.331     6.760 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.760    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X28Y74                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.262    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y75                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.501 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.501    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_5
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 -3.203    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 3.508ns (54.146%)  route 2.971ns (45.854%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X38Y45         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.200     2.629    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X38Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_32__9/I0
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.753 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_32__9/O
                         net (fo=1, routed)           0.000     2.753    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_32__9_n_0
    SLICE_X38Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[0]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.177 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.309     3.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X37Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.369 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.772     5.141    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X41Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.331     5.472 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.162    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X41Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.327     6.489 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.489    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X41Y45                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.890 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.890    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X41Y46                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X41Y47                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X41Y48                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X41Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y48         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 -3.201    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 3.610ns (55.720%)  route 2.869ns (44.280%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X2Y63          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.930     2.421    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X2Y63                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.124     2.545 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.603     3.148    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X3Y64                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__21/I0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124     3.272 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__21/O
                         net (fo=1, routed)           0.000     3.272    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__21_n_0
    SLICE_X3Y64                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.673    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X3Y65                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.463     4.470    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X4Y65                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X4Y65          LUT3 (Prop_lut3_I2_O)        0.303     4.773 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.773    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X4Y65                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.413 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[3]
                         net (fo=3, routed)           0.335     5.748    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_4
    SLICE_X7Y66                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5/I0
    SLICE_X7Y66          LUT3 (Prop_lut3_I0_O)        0.306     6.054 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5/O
                         net (fo=1, routed)           0.537     6.592    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5_n_0
    SLICE_X5Y66                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[0]
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.118 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X5Y67                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X5Y67          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X5Y67          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 -3.201    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 3.178ns (49.054%)  route 3.301ns (50.946%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X13Y67         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X12Y67                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/I1
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.124     2.298 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/O
                         net (fo=1, routed)           0.520     2.818    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27_n_0
    SLICE_X13Y68                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[1]
    SLICE_X13Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     3.355 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.633     3.988    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X12Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.552     4.540 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.810     5.349    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.330     5.679 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.593     6.273    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.327     6.600 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.600    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.001 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X11Y70                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X11Y71                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X11Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X11Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X11Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 -3.201    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 3.331ns (51.427%)  route 3.146ns (48.573%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X18Y94         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y94         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.580    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X18Y94                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I0
    SLICE_X18Y94         LUT6 (Prop_lut6_I0_O)        0.124     2.704 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.448     3.152    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X19Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0/I0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.276 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0/O
                         net (fo=1, routed)           0.000     3.276    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__0_n_0
    SLICE_X19Y95                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X19Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.677 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.677    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X19Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X19Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.537     4.548    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X20Y96                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/DI[1]
    SLICE_X20Y96         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775     5.323 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[3]
                         net (fo=3, routed)           0.526     5.850    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_4
    SLICE_X22Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5/I0
    SLICE_X22Y97         LUT3 (Prop_lut3_I0_O)        0.306     6.156 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5/O
                         net (fo=1, routed)           0.546     6.701    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_5_n_0
    SLICE_X21Y97                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[0]
    SLICE_X21Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.227 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X21Y98                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X21Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.450 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.450    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X21Y98         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X21Y98         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X21Y98         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                 -3.199    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.175ns (49.030%)  route 3.301ns (50.970%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X13Y67         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X12Y67                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/I1
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.124     2.298 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/O
                         net (fo=1, routed)           0.520     2.818    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27_n_0
    SLICE_X13Y68                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[1]
    SLICE_X13Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     3.355 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.633     3.988    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X12Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.552     4.540 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.810     5.349    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.330     5.679 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.593     6.273    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.327     6.600 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.600    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.001 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X11Y70                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X11Y71                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.449 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.449    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X11Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X11Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 -3.198    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 2.900ns (44.807%)  route 3.572ns (55.193%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.011     2.440    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I3
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.564 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, routed)           0.431     2.995    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.119 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/O
                         net (fo=1, routed)           0.000     3.119    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.369 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.591     3.960    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X8Y53                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551     4.511 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.952     5.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.330     5.794 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.586     6.380    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.327     6.707 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.707    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y56                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.445 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.445    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_7
    SLICE_X7Y56          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y56          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 -3.194    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.191ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.897ns (44.781%)  route 3.572ns (55.219%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.011     2.440    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I3
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.564 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, routed)           0.431     2.995    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.119 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/O
                         net (fo=1, routed)           0.000     3.119    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.369 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.591     3.960    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X8Y53                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551     4.511 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.952     5.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.330     5.794 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.586     6.380    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.327     6.707 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.707    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.442 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.442    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_6
    SLICE_X7Y55          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y55          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                 -3.191    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 3.197ns (49.429%)  route 3.271ns (50.571%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.858     2.287    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X39Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.411 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.620     3.032    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X39Y37                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8/I0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.156 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8/O
                         net (fo=1, routed)           0.000     3.156    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8_n_0
    SLICE_X39Y37                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.557 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.557    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X39Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.779 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.599     4.378    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_7
    SLICE_X38Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     5.224 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.588     5.812    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X37Y36                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.302     6.114 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.605     6.719    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X35Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X35Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X35Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.441 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X35Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X35Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 -3.190    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 3.194ns (49.406%)  route 3.271ns (50.594%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.858     2.287    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X39Y40                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.411 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.620     3.032    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X39Y37                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8/I0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.156 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8/O
                         net (fo=1, routed)           0.000     3.156    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__8_n_0
    SLICE_X39Y37                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[3]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.557 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.557    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X39Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.779 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.599     4.378    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_7
    SLICE_X38Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     5.224 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.588     5.812    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X37Y36                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.302     6.114 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.605     6.719    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X35Y38                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X35Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X35Y39                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.438 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.438    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X35Y39         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                 -3.187    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 3.812ns (58.967%)  route 2.653ns (41.033%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y37          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          0.717     2.146    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[0]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.802 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.802    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X9Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.450     3.586    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X8Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881     4.467 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.796     5.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.330     5.593 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.283    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.327     6.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.610    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y37                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.011 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y38                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X7Y39                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.438 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.438    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X7Y39          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y39          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                 -3.187    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.185ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 2.914ns (45.085%)  route 3.549ns (54.915%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X0Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.022     2.451    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X1Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, routed)           0.428     3.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/I0
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.124     3.128 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/O
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.376 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.540     3.916    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X3Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     4.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.869     5.335    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.331     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.355    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327     6.682 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.682    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X4Y72                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X4Y73                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.436 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.436    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_5
    SLICE_X4Y73          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y73          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                 -3.185    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 3.572ns (54.885%)  route 2.936ns (45.115%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X24Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.901     2.330    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/I0
    SLICE_X25Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16_n_0
    SLICE_X25Y72                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/S[3]
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.855 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.855    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X25Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CI
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.189 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.561     3.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X27Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[1]
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.632 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.786     5.419    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.331     5.750 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.679     6.429    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.331     6.760 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.760    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X28Y73                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X28Y74                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.262    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y75                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.481 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.481    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_7
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 -3.183    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.181ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 3.258ns (50.074%)  route 3.248ns (49.926%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y79          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          1.043     2.472    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y79                                                       f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/I1
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.149     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/O
                         net (fo=1, routed)           0.596     3.217    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/I5
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.332     3.549 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/O
                         net (fo=1, routed)           0.000     3.549    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17_n_0
    SLICE_X11Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/S[0]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X10Y80                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.483 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X10Y81                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/CI
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.702 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.320     6.022    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X9Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/I0
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.295     6.317 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.615     6.932    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X8Y81                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/DI[1]
    SLICE_X8Y81          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     7.479 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.479    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_5
    SLICE_X8Y81          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X8Y81          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                 -3.181    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.177ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 3.154ns (48.865%)  route 3.301ns (51.135%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X13Y67         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X12Y67                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/I1
    SLICE_X12Y67         LUT2 (Prop_lut2_I1_O)        0.124     2.298 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27/O
                         net (fo=1, routed)           0.520     2.818    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_27_n_0
    SLICE_X13Y68                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[1]
    SLICE_X13Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     3.355 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.633     3.988    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X12Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.552     4.540 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.810     5.349    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X11Y69         LUT3 (Prop_lut3_I0_O)        0.330     5.679 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.593     6.273    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X11Y69         LUT4 (Prop_lut4_I3_O)        0.327     6.600 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.600    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X11Y69                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X11Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.001 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X11Y70                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X11Y71                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.428 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.428    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
    SLICE_X11Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X11Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                 -3.177    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.176ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 3.305ns (51.207%)  route 3.149ns (48.793%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X1Y49          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.898     2.327    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X0Y47                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/I3
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124     2.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/O
                         net (fo=2, routed)           0.453     2.904    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13_n_0
    SLICE_X1Y47                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__13/I0
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124     3.028 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__13/O
                         net (fo=1, routed)           0.000     3.028    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__13_n_0
    SLICE_X1Y47                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.426 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X1Y48                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.648 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[0]
                         net (fo=1, routed)           0.448     4.096    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_7
    SLICE_X3Y48                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[0]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     4.942 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.733     5.675    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X6Y47                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.302     5.977 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.618     6.594    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X4Y47                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.979 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.979    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X4Y48                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.093    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X4Y49                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.427 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.427    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X4Y49          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y49          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 -3.176    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 3.105ns (48.137%)  route 3.345ns (51.863%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X20Y28         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/Q
                         net (fo=30, routed)          1.057     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[6]
    SLICE_X23Y26                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/I5
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.753     3.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X25Y27                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[3]
    SLICE_X25Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.748 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.748    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.679     4.761    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/I2
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.303     5.064 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     5.064    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X22Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/S[1]
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.527     6.169    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X18Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/I0
    SLICE_X18Y28         LUT3 (Prop_lut3_I0_O)        0.301     6.470 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.330     6.799    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X19Y28                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[3]
    SLICE_X19Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.184 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.184    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X19Y29                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.423 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.423    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_5
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 -3.172    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 2.876ns (44.602%)  route 3.572ns (55.398%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          1.011     2.440    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I3
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.564 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, routed)           0.431     2.995    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/I0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.119 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20/O
                         net (fo=1, routed)           0.000     3.119    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__20_n_0
    SLICE_X10Y52                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     3.369 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.591     3.960    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X8Y53                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.551     4.511 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.952     5.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.330     5.794 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.586     6.380    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.327     6.707 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.707    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X7Y54                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.108 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X7Y55                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.421 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.421    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_4
    SLICE_X7Y55          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y55          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                 -3.170    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.169ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 2.898ns (44.949%)  route 3.549ns (55.051%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X0Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.022     2.451    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X1Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, routed)           0.428     3.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/I0
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.124     3.128 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/O
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.376 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.540     3.916    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X3Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     4.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.869     5.335    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.331     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.355    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327     6.682 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.682    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X4Y72                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X4Y73                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.420 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.420    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_7
    SLICE_X4Y73          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y73          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 -3.169    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:29 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.166ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 2.895ns (44.923%)  route 3.549ns (55.077%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X0Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111110]__0/Q
                         net (fo=34, routed)          1.022     2.451    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[1]
    SLICE_X1Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, routed)           0.428     3.004    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/I0
    SLICE_X0Y70          LUT6 (Prop_lut6_I0_O)        0.124     3.128 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18/O
                         net (fo=1, routed)           0.000     3.128    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__18_n_0
    SLICE_X0Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/S[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.376 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[2]
                         net (fo=1, routed)           0.540     3.916    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_5
    SLICE_X3Y70                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[2]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550     4.466 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.869     5.335    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/I0
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.331     5.666 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.690     6.355    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/I3
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.327     6.682 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.682    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X4Y71                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/S[3]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.083 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X4Y72                                                       r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CI
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.417 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.417    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_6
    SLICE_X4Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X4Y72          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                 -3.166    






