
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/top.vhd:49]
INFO: [Synth 8-3491] module 'SevenSegDecoder' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/SevenSegDecoder.vhd:36' bound to instance 'BOTTOM' of component 'SevenSegDecoder' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'SevenSegDecoder' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/SevenSegDecoder.vhd:50]
INFO: [Synth 8-226] default block is never used [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/SevenSegDecoder.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'SevenSegDecoder' (1#1) [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/SevenSegDecoder.vhd:50]
INFO: [Synth 8-3491] module 'BCD' declared at 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/BCD.vhd:35' bound to instance 'MIDDLe' of component 'BCD' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/top.vhd:95]
INFO: [Synth 8-638] synthesizing module 'BCD' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/BCD.vhd:45]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BCD' (2#1) [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/BCD.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/top.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.895 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1016.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/constrs_1/imports/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
Finished Parsing XDC File [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/constrs_1/imports/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/constrs_1/imports/ECE4304_SPRING_2021_GROUP_E/Nexys A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1038.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.758 ; gain = 21.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.758 ; gain = 21.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.758 ; gain = 21.863
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'SSD_out_0_reg' [C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.srcs/sources_1/new/SevenSegDecoder.vhd:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.758 ; gain = 21.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   8 Input    6 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1038.758 ; gain = 21.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1043.688 ; gain = 26.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1063.793 ; gain = 46.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1066.645 ; gain = 49.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.473 ; gain = 55.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.473 ; gain = 55.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.473 ; gain = 55.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.473 ; gain = 55.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.473 ; gain = 55.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.473 ; gain = 55.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     3|
|4     |LUT3  |    10|
|5     |LUT4  |     2|
|6     |LUT5  |     2|
|7     |LUT6  |    10|
|8     |MUXF7 |     4|
|9     |FDRE  |    11|
|10    |LD    |     7|
|11    |IBUF  |    10|
|12    |OBUF  |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.473 ; gain = 55.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1072.473 ; gain = 33.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1072.473 ; gain = 55.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1084.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1086.820 ; gain = 69.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/china/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab3_24_Feb_2021/Lab3_24_Feb_2021.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 22 22:52:26 2021...
