// Seed: 377496595
module module_0;
endmodule
program module_1 #(
    parameter id_2 = 32'd34
) (
    output tri1 id_0
);
  wire _id_2;
  parameter id_3[id_2 : id_2] = ~1;
  reg id_4, id_5, id_6;
  assign id_4 = -1'd0;
  module_0 modCall_1 ();
  logic id_7;
  always begin : LABEL_0
    id_4 = 1;
    begin : LABEL_1
      #1 begin : LABEL_2
        id_4 = id_3[~~1 :-1];
        #1;
      end
    end
  end
endprogram
module module_2 #(
    parameter id_18 = 32'd24
) (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8[1 'b0 : -1  &  id_18],
    output tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    output wor id_12,
    input wand id_13,
    input tri0 id_14,
    output uwire id_15,
    output wand void id_16,
    input tri1 id_17,
    output wor _id_18,
    output wire id_19,
    input tri1 id_20,
    input supply1 id_21,
    output tri1 id_22,
    output supply0 id_23,
    input wor id_24
);
  if (-1) assign id_19 = id_6;
  parameter id_26 = 1;
  union packed {logic id_27;} id_28, id_29 = -1'b0, id_30;
  always_latch assign id_2 = 1 - -1'h0;
  logic id_31;
  logic id_32;
  ;
  wor [-1 : 1] id_33 = $realtime;
  assign id_33 = (id_11 - "");
  wire id_34;
  ;
  module_0 modCall_1 ();
endmodule
