timescale 1ns/100ps

module and_2in_test;
reg A,in;
wire out;

and_2in u1(
    .A(A),
    .B(in),
    .Y(out)
);

initial begin
    A=0; in=0;
    #20 A=1; in=0;
    #20 A=0; in=1;
    #20 A=1; in=1;
    #40 $stop;
end

endmodule