#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 30 13:30:14 2021
# Process ID: 9460
# Current directory: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12740 D:\malygit\Digital-electronics-1\Labs\07-ffs\ffs\ffs.xpr
# Log file: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/vivado.log
# Journal file: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_d_latch.tcl
close_sim
launch_simulation
source tb_d_latch.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_d_ff_arst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top d_ff_arst [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source tb_d_ff_arst.tcl
close_sim
launch_simulation
source tb_d_ff_arst.tcl
close_sim
launch_simulation
source tb_d_ff_arst.tcl
close_sim
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd w ]
add_files D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_rst.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_rst.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_d_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top d_ff_rst [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source tb_d_ff_rst.tcl
close_sim
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/jk_ff_rst.vhd w ]
add_files D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/jk_ff_rst.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top jk_ff_rst [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
update_compile_order -fileset sim_1
launch_simulation
source tb_d_ff_rst.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_jk_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_jk_ff_rst.tcl
close_sim
launch_simulation
source tb_jk_ff_rst.tcl
close_sim
launch_simulation
source tb_jk_ff_rst.tcl
close_sim
launch_simulation
source tb_jk_ff_rst.tcl
close_sim
launch_simulation
source tb_jk_ff_rst.tcl
close_sim
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/t_ff_rst.vhd w ]
add_files D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/t_ff_rst.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_t_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top t_ff_rst [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_t_ff_rst.tcl
close_sim
launch_simulation
source tb_t_ff_rst.tcl
close_sim
launch_simulation
source tb_t_ff_rst.tcl
close_sim
launch_simulation
source tb_t_ff_rst.tcl
close_sim
launch_simulation
source tb_t_ff_rst.tcl
close_sim
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd w ]
add_files D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_top.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_top.vhd
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
