
SeniorDesign.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d330  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cc0  0800d530  0800d530  0001d530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f1f0  0800f1f0  00020230  2**0
                  CONTENTS
  4 .ARM          00000008  0800f1f0  0800f1f0  0001f1f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f1f8  0800f1f8  00020230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f1f8  0800f1f8  0001f1f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f1fc  0800f1fc  0001f1fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  0800f200  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000053a0  20000230  0800f430  00020230  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200055d0  0800f430  000255d0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002025e  2**0
                  CONTENTS, READONLY
 13 .debug_info   000250a8  00000000  00000000  000202a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004fb6  00000000  00000000  00045349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d08  00000000  00000000  0004a300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001670  00000000  00000000  0004c008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cea6  00000000  00000000  0004d678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024554  00000000  00000000  0007a51e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00111deb  00000000  00000000  0009ea72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000089c0  00000000  00000000  001b0860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001b9220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000230 	.word	0x20000230
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d518 	.word	0x0800d518

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000234 	.word	0x20000234
 800023c:	0800d518 	.word	0x0800d518

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <flowControllerADC>:
// Static Functions Declaration	----------------------------------------//


// Public Functions		------------------------------------------------//

void flowControllerADC(ADC_HandleTypeDef* hadc){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 80005f4:	f107 0308 	add.w	r3, r7, #8
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_3;
 8000602:	2303      	movs	r3, #3
 8000604:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000606:	2301      	movs	r3, #1
 8000608:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800060a:	2302      	movs	r3, #2
 800060c:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	4619      	mov	r1, r3
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f002 fde3 	bl	80031e0 <HAL_ADC_ConfigChannel>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d002      	beq.n	8000626 <flowControllerADC+0x3a>
	{
	  Error_Handler();
 8000620:	f001 fe70 	bl	8002304 <Error_Handler>
	}
	return;
 8000624:	bf00      	nop
 8000626:	bf00      	nop
}
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <readFlow>:
float readFlow(float voltage)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	ed87 0a01 	vstr	s0, [r7, #4]
	//	return instFlow;
//	instFlow = (voltage - 0.662)/  0.0132;
//	return instFlow;

	//instFlow = (voltage/voltageDivider - (float)referenceVolt)/scalingFactor;
	instFlow = (voltage - 0.63) / 0.0128;	// calibrated
 800063a:	edd7 7a01 	vldr	s15, [r7, #4]
 800063e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000642:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8000678 <readFlow+0x48>
 8000646:	ee37 6b46 	vsub.f64	d6, d7, d6
 800064a:	ed9f 5b0d 	vldr	d5, [pc, #52]	; 8000680 <readFlow+0x50>
 800064e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000652:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000656:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <readFlow+0x58>)
 8000658:	edc3 7a00 	vstr	s15, [r3]
	return instFlow;
 800065c:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <readFlow+0x58>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	ee07 3a90 	vmov	s15, r3
}
 8000664:	eeb0 0a67 	vmov.f32	s0, s15
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	f3af 8000 	nop.w
 8000678:	c28f5c29 	.word	0xc28f5c29
 800067c:	3fe428f5 	.word	0x3fe428f5
 8000680:	eb1c432d 	.word	0xeb1c432d
 8000684:	3f8a36e2 	.word	0x3f8a36e2
 8000688:	2000024c 	.word	0x2000024c

0800068c <setFlowRate>:
//	float outputVoltage = (float)(maxVoltage - referenceVolt) * flowRestriction + (float)referenceVolt;
//
//	return outputVoltage / amp;
//
//}
float setFlowRate(uint8_t targetFlowRate){
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	71fb      	strb	r3, [r7, #7]
	// returns DAC Voltage output
	return ((float)targetFlowRate * scalingFactor + (float)referenceVolt)/amp;
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	ee07 3a90 	vmov	s15, r3
 800069c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006a0:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80006d0 <setFlowRate+0x44>
 80006a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80006a8:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80006d4 <setFlowRate+0x48>
 80006ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006b4:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80006d8 <setFlowRate+0x4c>
 80006b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006bc:	eef0 7a66 	vmov.f32	s15, s13

}
 80006c0:	eeb0 0a67 	vmov.f32	s0, s15
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	3ca3d70a 	.word	0x3ca3d70a
 80006d4:	00000001 	.word	0x00000001
 80006d8:	3fc147ae 	.word	0x3fc147ae

080006dc <flowRateMethod>:

void flowRateMethod(uint8_t method){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
//	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);	// This must change
//


	// This needs to be tested
	if(method == 0){
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d103      	bne.n	80006f4 <flowRateMethod+0x18>
		FlowMethodPin.Mode = GPIO_MODE_INPUT;
 80006ec:	4b08      	ldr	r3, [pc, #32]	; (8000710 <flowRateMethod+0x34>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	e002      	b.n	80006fa <flowRateMethod+0x1e>
	} else{
		FlowMethodPin.Mode = GPIO_MODE_OUTPUT_PP;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <flowRateMethod+0x34>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	605a      	str	r2, [r3, #4]
	}
	HAL_GPIO_Init(FlowMethodGroup, &FlowMethodPin);
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <flowRateMethod+0x38>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4904      	ldr	r1, [pc, #16]	; (8000710 <flowRateMethod+0x34>)
 8000700:	4618      	mov	r0, r3
 8000702:	f003 fa87 	bl	8003c14 <HAL_GPIO_Init>

}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000000 	.word	0x20000000
 8000714:	20000014 	.word	0x20000014

08000718 <flowStateClose>:
			HAL_GPIO_Init(ContactDI3Group, &ContactDI3Pin);
			break;
	}
}

void flowStateClose(void){
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ModeInput1Group, ModeInput1Pin, 0);
 800071c:	4b08      	ldr	r3, [pc, #32]	; (8000740 <flowStateClose+0x28>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a08      	ldr	r2, [pc, #32]	; (8000744 <flowStateClose+0x2c>)
 8000722:	8811      	ldrh	r1, [r2, #0]
 8000724:	2200      	movs	r2, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f003 fc20 	bl	8003f6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ModeInput2Group, ModeInput2Pin, 0);
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <flowStateClose+0x30>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a06      	ldr	r2, [pc, #24]	; (800074c <flowStateClose+0x34>)
 8000732:	8811      	ldrh	r1, [r2, #0]
 8000734:	2200      	movs	r2, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f003 fc18 	bl	8003f6c <HAL_GPIO_WritePin>
return;
 800073c:	bf00      	nop
}
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20000020 	.word	0x20000020
 8000744:	20000024 	.word	0x20000024
 8000748:	20000018 	.word	0x20000018
 800074c:	2000001c 	.word	0x2000001c

08000750 <flowStateOpen>:
void flowStateOpen(void){
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ModeInput1Group, ModeInput1Pin, 1);
 8000754:	4b08      	ldr	r3, [pc, #32]	; (8000778 <flowStateOpen+0x28>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a08      	ldr	r2, [pc, #32]	; (800077c <flowStateOpen+0x2c>)
 800075a:	8811      	ldrh	r1, [r2, #0]
 800075c:	2201      	movs	r2, #1
 800075e:	4618      	mov	r0, r3
 8000760:	f003 fc04 	bl	8003f6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ModeInput2Group, ModeInput2Pin, 0);
 8000764:	4b06      	ldr	r3, [pc, #24]	; (8000780 <flowStateOpen+0x30>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a06      	ldr	r2, [pc, #24]	; (8000784 <flowStateOpen+0x34>)
 800076a:	8811      	ldrh	r1, [r2, #0]
 800076c:	2200      	movs	r2, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f003 fbfc 	bl	8003f6c <HAL_GPIO_WritePin>
return;
 8000774:	bf00      	nop
}
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000020 	.word	0x20000020
 800077c:	20000024 	.word	0x20000024
 8000780:	20000018 	.word	0x20000018
 8000784:	2000001c 	.word	0x2000001c

08000788 <flowStateControl>:
void flowStateControl(void){
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(ModeInput1Group, ModeInput1Pin, 0);	// PB_6 state is irrelevant
	HAL_GPIO_WritePin(ModeInput2Group, ModeInput2Pin, 1);
 800078c:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <flowStateControl+0x18>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a04      	ldr	r2, [pc, #16]	; (80007a4 <flowStateControl+0x1c>)
 8000792:	8811      	ldrh	r1, [r2, #0]
 8000794:	2201      	movs	r2, #1
 8000796:	4618      	mov	r0, r3
 8000798:	f003 fbe8 	bl	8003f6c <HAL_GPIO_WritePin>
return;
 800079c:	bf00      	nop
}
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000018 	.word	0x20000018
 80007a4:	2000001c 	.word	0x2000001c

080007a8 <stepperOpen>:

void stepperClose(){
	steps = MAX_STEP;
}

void stepperOpen(){
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
	steps = 0;
 80007ac:	4b03      	ldr	r3, [pc, #12]	; (80007bc <stepperOpen+0x14>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	801a      	strh	r2, [r3, #0]
}
 80007b2:	bf00      	nop
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr
 80007bc:	20000254 	.word	0x20000254

080007c0 <stepperStep>:

void stepperStep(uint16_t num){
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	80fb      	strh	r3, [r7, #6]
	if(num > MAX_STEP){
 80007ca:	88fb      	ldrh	r3, [r7, #6]
 80007cc:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80007d0:	d904      	bls.n	80007dc <stepperStep+0x1c>
		steps = MAX_STEP;
 80007d2:	4b07      	ldr	r3, [pc, #28]	; (80007f0 <stepperStep+0x30>)
 80007d4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80007d8:	801a      	strh	r2, [r3, #0]
	}else{
	steps = num;
	}
}
 80007da:	e002      	b.n	80007e2 <stepperStep+0x22>
	steps = num;
 80007dc:	4a04      	ldr	r2, [pc, #16]	; (80007f0 <stepperStep+0x30>)
 80007de:	88fb      	ldrh	r3, [r7, #6]
 80007e0:	8013      	strh	r3, [r2, #0]
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	20000254 	.word	0x20000254

080007f4 <recalibrate>:

void recalibrate(){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	currPos = MAX_STEP;
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <recalibrate+0x20>)
 80007fa:	f44f 7248 	mov.w	r2, #800	; 0x320
 80007fe:	801a      	strh	r2, [r3, #0]
	toggleCount = currPos * 2;
 8000800:	4b04      	ldr	r3, [pc, #16]	; (8000814 <recalibrate+0x20>)
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	b29a      	uxth	r2, r3
 8000808:	4b03      	ldr	r3, [pc, #12]	; (8000818 <recalibrate+0x24>)
 800080a:	801a      	strh	r2, [r3, #0]
	stepperOpen();
 800080c:	f7ff ffcc 	bl	80007a8 <stepperOpen>
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20000252 	.word	0x20000252
 8000818:	20000250 	.word	0x20000250

0800081c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	pumpTestsParameters[0].currentState = &pumpTestsParameters[0].stateList[0];
 8000820:	4b19      	ldr	r3, [pc, #100]	; (8000888 <main+0x6c>)
 8000822:	4a19      	ldr	r2, [pc, #100]	; (8000888 <main+0x6c>)
 8000824:	615a      	str	r2, [r3, #20]
	pumpTestsParameters[1].currentState = &pumpTestsParameters[1].stateList[0];
 8000826:	4b18      	ldr	r3, [pc, #96]	; (8000888 <main+0x6c>)
 8000828:	4a18      	ldr	r2, [pc, #96]	; (800088c <main+0x70>)
 800082a:	665a      	str	r2, [r3, #100]	; 0x64
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082c:	f002 faa9 	bl	8002d82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000830:	f000 f83a 	bl	80008a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000834:	f000 f9f6 	bl	8000c24 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000838:	f000 f996 	bl	8000b68 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800083c:	f000 f9c4 	bl	8000bc8 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000840:	f000 f8a4 	bl	800098c <MX_ADC1_Init>
  MX_DAC_Init();
 8000844:	f000 f8dc 	bl	8000a00 <MX_DAC_Init>
  MX_TIM10_Init();
 8000848:	f000 f93a 	bl	8000ac0 <MX_TIM10_Init>
  MX_TIM7_Init();
 800084c:	f000 f902 	bl	8000a54 <MX_TIM7_Init>
  MX_UART5_Init();
 8000850:	f000 f95a 	bl	8000b08 <MX_UART5_Init>
  // HAL_TIM_Base_Start_IT(&htim7);
  // establishConnection(&huart3);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000854:	f006 ffa0 	bl	8007798 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of stateMachine */
  stateMachineHandle = osThreadNew(StartDefaultTask, NULL, &stateMachine_attributes);
 8000858:	4a0d      	ldr	r2, [pc, #52]	; (8000890 <main+0x74>)
 800085a:	2100      	movs	r1, #0
 800085c:	480d      	ldr	r0, [pc, #52]	; (8000894 <main+0x78>)
 800085e:	f007 f805 	bl	800786c <osThreadNew>
 8000862:	4603      	mov	r3, r0
 8000864:	4a0c      	ldr	r2, [pc, #48]	; (8000898 <main+0x7c>)
 8000866:	6013      	str	r3, [r2, #0]

  /* creation of sendData */
  sendDataHandle = osThreadNew(StartTask02, NULL, &sendData_attributes);
 8000868:	4a0c      	ldr	r2, [pc, #48]	; (800089c <main+0x80>)
 800086a:	2100      	movs	r1, #0
 800086c:	480c      	ldr	r0, [pc, #48]	; (80008a0 <main+0x84>)
 800086e:	f006 fffd 	bl	800786c <osThreadNew>
 8000872:	4603      	mov	r3, r0
 8000874:	4a0b      	ldr	r2, [pc, #44]	; (80008a4 <main+0x88>)
 8000876:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadSuspend(sendDataHandle);
 8000878:	4b0a      	ldr	r3, [pc, #40]	; (80008a4 <main+0x88>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4618      	mov	r0, r3
 800087e:	f007 f89b 	bl	80079b8 <osThreadSuspend>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000882:	f006 ffbd 	bl	8007800 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000886:	e7fe      	b.n	8000886 <main+0x6a>
 8000888:	2000096c 	.word	0x2000096c
 800088c:	200009bc 	.word	0x200009bc
 8000890:	0800d564 	.word	0x0800d564
 8000894:	08000f11 	.word	0x08000f11
 8000898:	20000964 	.word	0x20000964
 800089c:	0800d588 	.word	0x0800d588
 80008a0:	08001fa1 	.word	0x08001fa1
 80008a4:	20000968 	.word	0x20000968

080008a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b094      	sub	sp, #80	; 0x50
 80008ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ae:	f107 031c 	add.w	r3, r7, #28
 80008b2:	2234      	movs	r2, #52	; 0x34
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f00a fc19 	bl	800b0ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008bc:	f107 0308 	add.w	r3, r7, #8
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	605a      	str	r2, [r3, #4]
 80008c6:	609a      	str	r2, [r3, #8]
 80008c8:	60da      	str	r2, [r3, #12]
 80008ca:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008cc:	f003 fcca 	bl	8004264 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d0:	4b2c      	ldr	r3, [pc, #176]	; (8000984 <SystemClock_Config+0xdc>)
 80008d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d4:	4a2b      	ldr	r2, [pc, #172]	; (8000984 <SystemClock_Config+0xdc>)
 80008d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008da:	6413      	str	r3, [r2, #64]	; 0x40
 80008dc:	4b29      	ldr	r3, [pc, #164]	; (8000984 <SystemClock_Config+0xdc>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e4:	607b      	str	r3, [r7, #4]
 80008e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008e8:	4b27      	ldr	r3, [pc, #156]	; (8000988 <SystemClock_Config+0xe0>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008f0:	4a25      	ldr	r2, [pc, #148]	; (8000988 <SystemClock_Config+0xe0>)
 80008f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008f6:	6013      	str	r3, [r2, #0]
 80008f8:	4b23      	ldr	r3, [pc, #140]	; (8000988 <SystemClock_Config+0xe0>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000900:	603b      	str	r3, [r7, #0]
 8000902:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000904:	2301      	movs	r3, #1
 8000906:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000908:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800090c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090e:	2302      	movs	r3, #2
 8000910:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000912:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000916:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000918:	2304      	movs	r3, #4
 800091a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800091c:	2360      	movs	r3, #96	; 0x60
 800091e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000920:	2302      	movs	r3, #2
 8000922:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000924:	2304      	movs	r3, #4
 8000926:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000928:	2302      	movs	r3, #2
 800092a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092c:	f107 031c 	add.w	r3, r7, #28
 8000930:	4618      	mov	r0, r3
 8000932:	f003 fcf7 	bl	8004324 <HAL_RCC_OscConfig>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800093c:	f001 fce2 	bl	8002304 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000940:	f003 fca0 	bl	8004284 <HAL_PWREx_EnableOverDrive>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800094a:	f001 fcdb 	bl	8002304 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094e:	230f      	movs	r3, #15
 8000950:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000952:	2302      	movs	r3, #2
 8000954:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000956:	2300      	movs	r3, #0
 8000958:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800095a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000964:	f107 0308 	add.w	r3, r7, #8
 8000968:	2103      	movs	r1, #3
 800096a:	4618      	mov	r0, r3
 800096c:	f003 ff88 	bl	8004880 <HAL_RCC_ClockConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000976:	f001 fcc5 	bl	8002304 <Error_Handler>
  }
}
 800097a:	bf00      	nop
 800097c:	3750      	adds	r7, #80	; 0x50
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40023800 	.word	0x40023800
 8000988:	40007000 	.word	0x40007000

0800098c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000990:	4b18      	ldr	r3, [pc, #96]	; (80009f4 <MX_ADC1_Init+0x68>)
 8000992:	4a19      	ldr	r2, [pc, #100]	; (80009f8 <MX_ADC1_Init+0x6c>)
 8000994:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000996:	4b17      	ldr	r3, [pc, #92]	; (80009f4 <MX_ADC1_Init+0x68>)
 8000998:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800099c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009a4:	4b13      	ldr	r3, [pc, #76]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009aa:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009b0:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009b8:	4b0e      	ldr	r3, [pc, #56]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009be:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009c0:	4a0e      	ldr	r2, [pc, #56]	; (80009fc <MX_ADC1_Init+0x70>)
 80009c2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009c4:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80009ca:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009d0:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009d8:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009da:	2201      	movs	r2, #1
 80009dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009de:	4805      	ldr	r0, [pc, #20]	; (80009f4 <MX_ADC1_Init+0x68>)
 80009e0:	f002 fa20 	bl	8002e24 <HAL_ADC_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 80009ea:	f001 fc8b 	bl	8002304 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000258 	.word	0x20000258
 80009f8:	40012000 	.word	0x40012000
 80009fc:	0f000001 	.word	0x0f000001

08000a00 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a06:	463b      	mov	r3, r7
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000a0e:	4b0f      	ldr	r3, [pc, #60]	; (8000a4c <MX_DAC_Init+0x4c>)
 8000a10:	4a0f      	ldr	r2, [pc, #60]	; (8000a50 <MX_DAC_Init+0x50>)
 8000a12:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000a14:	480d      	ldr	r0, [pc, #52]	; (8000a4c <MX_DAC_Init+0x4c>)
 8000a16:	f002 ff15 	bl	8003844 <HAL_DAC_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000a20:	f001 fc70 	bl	8002304 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a24:	2300      	movs	r3, #0
 8000a26:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a2c:	463b      	mov	r3, r7
 8000a2e:	2200      	movs	r2, #0
 8000a30:	4619      	mov	r1, r3
 8000a32:	4806      	ldr	r0, [pc, #24]	; (8000a4c <MX_DAC_Init+0x4c>)
 8000a34:	f003 f803 	bl	8003a3e <HAL_DAC_ConfigChannel>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000a3e:	f001 fc61 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	200002a0 	.word	0x200002a0
 8000a50:	40007400 	.word	0x40007400

08000a54 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <MX_TIM7_Init+0x64>)
 8000a66:	4a15      	ldr	r2, [pc, #84]	; (8000abc <MX_TIM7_Init+0x68>)
 8000a68:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9600 - 1;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <MX_TIM7_Init+0x64>)
 8000a6c:	f242 527f 	movw	r2, #9599	; 0x257f
 8000a70:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a72:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <MX_TIM7_Init+0x64>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5 - 1;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_TIM7_Init+0x64>)
 8000a7a:	2204      	movs	r2, #4
 8000a7c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <MX_TIM7_Init+0x64>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000a84:	480c      	ldr	r0, [pc, #48]	; (8000ab8 <MX_TIM7_Init+0x64>)
 8000a86:	f004 fd7b 	bl	8005580 <HAL_TIM_Base_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000a90:	f001 fc38 	bl	8002304 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a94:	2300      	movs	r3, #0
 8000a96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <MX_TIM7_Init+0x64>)
 8000aa2:	f005 f853 	bl	8005b4c <HAL_TIMEx_MasterConfigSynchronization>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000aac:	f001 fc2a 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200002b4 	.word	0x200002b4
 8000abc:	40001400 	.word	0x40001400

08000ac0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000ac4:	4b0e      	ldr	r3, [pc, #56]	; (8000b00 <MX_TIM10_Init+0x40>)
 8000ac6:	4a0f      	ldr	r2, [pc, #60]	; (8000b04 <MX_TIM10_Init+0x44>)
 8000ac8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 48000 - 1;
 8000aca:	4b0d      	ldr	r3, [pc, #52]	; (8000b00 <MX_TIM10_Init+0x40>)
 8000acc:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8000ad0:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	; (8000b00 <MX_TIM10_Init+0x40>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 2000 - 1;
 8000ad8:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <MX_TIM10_Init+0x40>)
 8000ada:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000ade:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae0:	4b07      	ldr	r3, [pc, #28]	; (8000b00 <MX_TIM10_Init+0x40>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ae6:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <MX_TIM10_Init+0x40>)
 8000ae8:	2280      	movs	r2, #128	; 0x80
 8000aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000aec:	4804      	ldr	r0, [pc, #16]	; (8000b00 <MX_TIM10_Init+0x40>)
 8000aee:	f004 fd47 	bl	8005580 <HAL_TIM_Base_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8000af8:	f001 fc04 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000300 	.word	0x20000300
 8000b04:	40014400 	.word	0x40014400

08000b08 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000b0c:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b0e:	4a15      	ldr	r2, [pc, #84]	; (8000b64 <MX_UART5_Init+0x5c>)
 8000b10:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000b12:	4b13      	ldr	r3, [pc, #76]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b18:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000b1a:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000b20:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000b26:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b2e:	220c      	movs	r2, #12
 8000b30:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000b32:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b34:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000b38:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b46:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000b4c:	4804      	ldr	r0, [pc, #16]	; (8000b60 <MX_UART5_Init+0x58>)
 8000b4e:	f005 f8a9 	bl	8005ca4 <HAL_UART_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_UART5_Init+0x54>
  {
    Error_Handler();
 8000b58:	f001 fbd4 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	2000034c 	.word	0x2000034c
 8000b64:	40005000 	.word	0x40005000

08000b68 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b6c:	4b14      	ldr	r3, [pc, #80]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000b6e:	4a15      	ldr	r2, [pc, #84]	; (8000bc4 <MX_USART3_UART_Init+0x5c>)
 8000b70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b72:	4b13      	ldr	r3, [pc, #76]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000b74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b7a:	4b11      	ldr	r3, [pc, #68]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b80:	4b0f      	ldr	r3, [pc, #60]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b86:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b8c:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000b8e:	220c      	movs	r2, #12
 8000b90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b92:	4b0b      	ldr	r3, [pc, #44]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b98:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b9e:	4b08      	ldr	r3, [pc, #32]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ba4:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000baa:	4805      	ldr	r0, [pc, #20]	; (8000bc0 <MX_USART3_UART_Init+0x58>)
 8000bac:	f005 f87a 	bl	8005ca4 <HAL_UART_Init>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000bb6:	f001 fba5 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	200003d4 	.word	0x200003d4
 8000bc4:	40004800 	.word	0x40004800

08000bc8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000bcc:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000bd2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000bd4:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bd6:	2206      	movs	r2, #6
 8000bd8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bdc:	2202      	movs	r2, #2
 8000bde:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000be0:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000be8:	2202      	movs	r2, #2
 8000bea:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000bec:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000bf2:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bf8:	4b09      	ldr	r3, [pc, #36]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bfe:	4b08      	ldr	r3, [pc, #32]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000c04:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000c0a:	4805      	ldr	r0, [pc, #20]	; (8000c20 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c0c:	f003 f9e1 	bl	8003fd2 <HAL_PCD_Init>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000c16:	f001 fb75 	bl	8002304 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	2000045c 	.word	0x2000045c

08000c24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08e      	sub	sp, #56	; 0x38
 8000c28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
 8000c38:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c3a:	4ba2      	ldr	r3, [pc, #648]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	4aa1      	ldr	r2, [pc, #644]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c40:	f043 0310 	orr.w	r3, r3, #16
 8000c44:	6313      	str	r3, [r2, #48]	; 0x30
 8000c46:	4b9f      	ldr	r3, [pc, #636]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	f003 0310 	and.w	r3, r3, #16
 8000c4e:	623b      	str	r3, [r7, #32]
 8000c50:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c52:	4b9c      	ldr	r3, [pc, #624]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	4a9b      	ldr	r2, [pc, #620]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c58:	f043 0304 	orr.w	r3, r3, #4
 8000c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5e:	4b99      	ldr	r3, [pc, #612]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	f003 0304 	and.w	r3, r3, #4
 8000c66:	61fb      	str	r3, [r7, #28]
 8000c68:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c6a:	4b96      	ldr	r3, [pc, #600]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a95      	ldr	r2, [pc, #596]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c70:	f043 0320 	orr.w	r3, r3, #32
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b93      	ldr	r3, [pc, #588]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0320 	and.w	r3, r3, #32
 8000c7e:	61bb      	str	r3, [r7, #24]
 8000c80:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c82:	4b90      	ldr	r3, [pc, #576]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a8f      	ldr	r2, [pc, #572]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b8d      	ldr	r3, [pc, #564]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	4b8a      	ldr	r3, [pc, #552]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	4a89      	ldr	r2, [pc, #548]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000ca0:	f043 0301 	orr.w	r3, r3, #1
 8000ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca6:	4b87      	ldr	r3, [pc, #540]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	613b      	str	r3, [r7, #16]
 8000cb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb2:	4b84      	ldr	r3, [pc, #528]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a83      	ldr	r2, [pc, #524]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000cb8:	f043 0302 	orr.w	r3, r3, #2
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b81      	ldr	r3, [pc, #516]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0302 	and.w	r3, r3, #2
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cca:	4b7e      	ldr	r3, [pc, #504]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a7d      	ldr	r2, [pc, #500]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000cd0:	f043 0308 	orr.w	r3, r3, #8
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b7b      	ldr	r3, [pc, #492]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0308 	and.w	r3, r3, #8
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ce2:	4b78      	ldr	r3, [pc, #480]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a77      	ldr	r2, [pc, #476]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b75      	ldr	r3, [pc, #468]	; (8000ec4 <MX_GPIO_Init+0x2a0>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2104      	movs	r1, #4
 8000cfe:	4872      	ldr	r0, [pc, #456]	; (8000ec8 <MX_GPIO_Init+0x2a4>)
 8000d00:	f003 f934 	bl	8003f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, motor2gpio_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2130      	movs	r1, #48	; 0x30
 8000d08:	4870      	ldr	r0, [pc, #448]	; (8000ecc <MX_GPIO_Init+0x2a8>)
 8000d0a:	f003 f92f 	bl	8003f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2104      	movs	r1, #4
 8000d12:	486f      	ldr	r0, [pc, #444]	; (8000ed0 <MX_GPIO_Init+0x2ac>)
 8000d14:	f003 f92a 	bl	8003f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_2|LD3_Pin|GPIO_PIN_6
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f244 01c5 	movw	r1, #16581	; 0x40c5
 8000d1e:	486d      	ldr	r0, [pc, #436]	; (8000ed4 <MX_GPIO_Init+0x2b0>)
 8000d20:	f003 f924 	bl	8003f6c <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_4
 8000d24:	2200      	movs	r2, #0
 8000d26:	f643 01f0 	movw	r1, #14576	; 0x38f0
 8000d2a:	486b      	ldr	r0, [pc, #428]	; (8000ed8 <MX_GPIO_Init+0x2b4>)
 8000d2c:	f003 f91e 	bl	8003f6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000d30:	2200      	movs	r2, #0
 8000d32:	2148      	movs	r1, #72	; 0x48
 8000d34:	4869      	ldr	r0, [pc, #420]	; (8000edc <MX_GPIO_Init+0x2b8>)
 8000d36:	f003 f919 	bl	8003f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d3a:	2304      	movs	r3, #4
 8000d3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d46:	2300      	movs	r3, #0
 8000d48:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	485d      	ldr	r0, [pc, #372]	; (8000ec8 <MX_GPIO_Init+0x2a4>)
 8000d52:	f002 ff5f 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000d56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d5c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4858      	ldr	r0, [pc, #352]	; (8000ed0 <MX_GPIO_Init+0x2ac>)
 8000d6e:	f002 ff51 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : motor2gpio_Pin */
  GPIO_InitStruct.Pin = motor2gpio_Pin;
 8000d72:	2310      	movs	r3, #16
 8000d74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d76:	2301      	movs	r3, #1
 8000d78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(motor2gpio_GPIO_Port, &GPIO_InitStruct);
 8000d82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d86:	4619      	mov	r1, r3
 8000d88:	4850      	ldr	r0, [pc, #320]	; (8000ecc <MX_GPIO_Init+0x2a8>)
 8000d8a:	f002 ff43 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d8e:	2320      	movs	r3, #32
 8000d90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da2:	4619      	mov	r1, r3
 8000da4:	4849      	ldr	r0, [pc, #292]	; (8000ecc <MX_GPIO_Init+0x2a8>)
 8000da6:	f002 ff35 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000daa:	2332      	movs	r3, #50	; 0x32
 8000dac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dae:	2302      	movs	r3, #2
 8000db0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db6:	2303      	movs	r3, #3
 8000db8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dba:	230b      	movs	r3, #11
 8000dbc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4842      	ldr	r0, [pc, #264]	; (8000ed0 <MX_GPIO_Init+0x2ac>)
 8000dc6:	f002 ff25 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dca:	2304      	movs	r3, #4
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dde:	4619      	mov	r1, r3
 8000de0:	483b      	ldr	r0, [pc, #236]	; (8000ed0 <MX_GPIO_Init+0x2ac>)
 8000de2:	f002 ff17 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000de6:	2386      	movs	r3, #134	; 0x86
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df2:	2303      	movs	r3, #3
 8000df4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000df6:	230b      	movs	r3, #11
 8000df8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4837      	ldr	r0, [pc, #220]	; (8000ee0 <MX_GPIO_Init+0x2bc>)
 8000e02:	f002 ff07 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB2 LD3_Pin PB6
                           LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_2|LD3_Pin|GPIO_PIN_6
 8000e06:	f244 03c5 	movw	r3, #16581	; 0x40c5
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e14:	2300      	movs	r3, #0
 8000e16:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	482d      	ldr	r0, [pc, #180]	; (8000ed4 <MX_GPIO_Init+0x2b0>)
 8000e20:	f002 fef8 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e32:	2303      	movs	r3, #3
 8000e34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e36:	230b      	movs	r3, #11
 8000e38:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4824      	ldr	r0, [pc, #144]	; (8000ed4 <MX_GPIO_Init+0x2b0>)
 8000e42:	f002 fee7 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD12 PD13 PD4
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_4
 8000e46:	f643 03f0 	movw	r3, #14576	; 0x38f0
 8000e4a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	481e      	ldr	r0, [pc, #120]	; (8000ed8 <MX_GPIO_Init+0x2b4>)
 8000e60:	f002 fed8 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|USB_PowerSwitchOn_Pin;
 8000e64:	2348      	movs	r3, #72	; 0x48
 8000e66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4818      	ldr	r0, [pc, #96]	; (8000edc <MX_GPIO_Init+0x2b8>)
 8000e7c:	f002 feca 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000e80:	2380      	movs	r3, #128	; 0x80
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e84:	2300      	movs	r3, #0
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e90:	4619      	mov	r1, r3
 8000e92:	4812      	ldr	r0, [pc, #72]	; (8000edc <MX_GPIO_Init+0x2b8>)
 8000e94:	f002 febe 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000e98:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eaa:	230b      	movs	r3, #11
 8000eac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4809      	ldr	r0, [pc, #36]	; (8000edc <MX_GPIO_Init+0x2b8>)
 8000eb6:	f002 fead 	bl	8003c14 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eba:	bf00      	nop
 8000ebc:	3738      	adds	r7, #56	; 0x38
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40023800 	.word	0x40023800
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	40021400 	.word	0x40021400
 8000ed0:	40020800 	.word	0x40020800
 8000ed4:	40020400 	.word	0x40020400
 8000ed8:	40020c00 	.word	0x40020c00
 8000edc:	40021800 	.word	0x40021800
 8000ee0:	40020000 	.word	0x40020000

08000ee4 <resetTime>:
        //HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, tx_buffer_size, HAL_MAX_DELAY);
        // Start a new receive operation
        //HAL_UART_Receive_IT(&huart3, (uint8_t*)rx_buffer, 5);
    }
}
void resetTime(){
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
	seconds = 0;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <resetTime+0x20>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]
	minutes = 0;
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <resetTime+0x24>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
	hours = 0;
 8000ef4:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <resetTime+0x28>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	701a      	strb	r2, [r3, #0]
//	HAL_TIM_Base_DeInit(&htim10);
//	HAL_TIM_Base_Init(&htim10);
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	20000a3c 	.word	0x20000a3c
 8000f08:	20000a3b 	.word	0x20000a3b
 8000f0c:	20000a3a 	.word	0x20000a3a

08000f10 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  switch(pumpTestsParameters[pump].eNextState) {
 8000f18:	4bc1      	ldr	r3, [pc, #772]	; (8001220 <StartDefaultTask+0x310>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4ac1      	ldr	r2, [pc, #772]	; (8001224 <StartDefaultTask+0x314>)
 8000f20:	460b      	mov	r3, r1
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	440b      	add	r3, r1
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	4413      	add	r3, r2
 8000f2a:	3318      	adds	r3, #24
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b0f      	cmp	r3, #15
 8000f30:	f201 800b 	bhi.w	8001f4a <StartDefaultTask+0x103a>
 8000f34:	a201      	add	r2, pc, #4	; (adr r2, 8000f3c <StartDefaultTask+0x2c>)
 8000f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f3a:	bf00      	nop
 8000f3c:	08000f7d 	.word	0x08000f7d
 8000f40:	08001045 	.word	0x08001045
 8000f44:	080010bf 	.word	0x080010bf
 8000f48:	080012db 	.word	0x080012db
 8000f4c:	08001381 	.word	0x08001381
 8000f50:	080015c7 	.word	0x080015c7
 8000f54:	08001641 	.word	0x08001641
 8000f58:	08001751 	.word	0x08001751
 8000f5c:	08001829 	.word	0x08001829
 8000f60:	08001965 	.word	0x08001965
 8000f64:	080019d9 	.word	0x080019d9
 8000f68:	08001b7d 	.word	0x08001b7d
 8000f6c:	08001bff 	.word	0x08001bff
 8000f70:	08001da9 	.word	0x08001da9
 8000f74:	08001e7f 	.word	0x08001e7f
 8000f78:	08001f09 	.word	0x08001f09
	  			case START:
	  				osThreadSuspend(sendDataHandle);
 8000f7c:	4baa      	ldr	r3, [pc, #680]	; (8001228 <StartDefaultTask+0x318>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f006 fd19 	bl	80079b8 <osThreadSuspend>
					volts = setFlowRate(0);					// assigns volts to 0 L/min
 8000f86:	2000      	movs	r0, #0
 8000f88:	f7ff fb80 	bl	800068c <setFlowRate>
 8000f8c:	eef0 7a40 	vmov.f32	s15, s0
 8000f90:	4ba6      	ldr	r3, [pc, #664]	; (800122c <StartDefaultTask+0x31c>)
 8000f92:	edc3 7a00 	vstr	s15, [r3]
					dacSet(&hdac, DAC_CHANNEL_1, volts);	// Sets volts
 8000f96:	4ba5      	ldr	r3, [pc, #660]	; (800122c <StartDefaultTask+0x31c>)
 8000f98:	edd3 7a00 	vldr	s15, [r3]
 8000f9c:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	48a3      	ldr	r0, [pc, #652]	; (8001230 <StartDefaultTask+0x320>)
 8000fa4:	f001 f9b4 	bl	8002310 <dacSet>
					flowControllerADC(&hadc1);				// Changes ADC mult to read Flow Ctrl
 8000fa8:	48a2      	ldr	r0, [pc, #648]	; (8001234 <StartDefaultTask+0x324>)
 8000faa:	f7ff fb1f 	bl	80005ec <flowControllerADC>
					flowStateOpen();						// Opens Flow Ctrl
 8000fae:	f7ff fbcf 	bl	8000750 <flowStateOpen>
					resetTime();							// Resets Clk
 8000fb2:	f7ff ff97 	bl	8000ee4 <resetTime>

					recalibrate();
 8000fb6:	f7ff fc1d 	bl	80007f4 <recalibrate>
					HAL_TIM_Base_Start_IT(&htim7);			// Opens Stepper Motor
 8000fba:	489f      	ldr	r0, [pc, #636]	; (8001238 <StartDefaultTask+0x328>)
 8000fbc:	f004 fb38 	bl	8005630 <HAL_TIM_Base_Start_IT>

					if(pump){
 8000fc0:	4b97      	ldr	r3, [pc, #604]	; (8001220 <StartDefaultTask+0x310>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d002      	beq.n	8000fce <StartDefaultTask+0xbe>
						solenoidTwoOpen();
 8000fc8:	f001 fa30 	bl	800242c <solenoidTwoOpen>
 8000fcc:	e001      	b.n	8000fd2 <StartDefaultTask+0xc2>
					}else{
						solenoidOneOpen();
 8000fce:	f001 fa11 	bl	80023f4 <solenoidOneOpen>
//	  				pumpTestsParameters[0].stateList[7] = ULTIMATE_MEASURE_TEST_INIT;
//	  				pumpTestsParameters[0].stateList[8] = IDLE;
//	  				pumpTestsParameters[0].stateList[9] = 0;

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8000fd2:	4b93      	ldr	r3, [pc, #588]	; (8001220 <StartDefaultTask+0x310>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	4613      	mov	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	4413      	add	r3, r2
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	3318      	adds	r3, #24
 8000fe2:	4a90      	ldr	r2, [pc, #576]	; (8001224 <StartDefaultTask+0x314>)
 8000fe4:	1899      	adds	r1, r3, r2
 8000fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fea:	2201      	movs	r2, #1
 8000fec:	4893      	ldr	r0, [pc, #588]	; (800123c <StartDefaultTask+0x32c>)
 8000fee:	f004 fea7 	bl	8005d40 <HAL_UART_Transmit>

					// Receives State List
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[pump].stateList, 20, HAL_MAX_DELAY);
 8000ff2:	4b8b      	ldr	r3, [pc, #556]	; (8001220 <StartDefaultTask+0x310>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4413      	add	r3, r2
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	4a88      	ldr	r2, [pc, #544]	; (8001224 <StartDefaultTask+0x314>)
 8001002:	1899      	adds	r1, r3, r2
 8001004:	f04f 33ff 	mov.w	r3, #4294967295
 8001008:	2214      	movs	r2, #20
 800100a:	488c      	ldr	r0, [pc, #560]	; (800123c <StartDefaultTask+0x32c>)
 800100c:	f004 ff1b 	bl	8005e46 <HAL_UART_Receive>



					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump]).currentState;
 8001010:	4b83      	ldr	r3, [pc, #524]	; (8001220 <StartDefaultTask+0x310>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	4619      	mov	r1, r3
 8001016:	4a83      	ldr	r2, [pc, #524]	; (8001224 <StartDefaultTask+0x314>)
 8001018:	460b      	mov	r3, r1
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	440b      	add	r3, r1
 800101e:	011b      	lsls	r3, r3, #4
 8001020:	4413      	add	r3, r2
 8001022:	3314      	adds	r3, #20
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a7e      	ldr	r2, [pc, #504]	; (8001220 <StartDefaultTask+0x310>)
 8001028:	7812      	ldrb	r2, [r2, #0]
 800102a:	4611      	mov	r1, r2
 800102c:	7818      	ldrb	r0, [r3, #0]
 800102e:	4a7d      	ldr	r2, [pc, #500]	; (8001224 <StartDefaultTask+0x314>)
 8001030:	460b      	mov	r3, r1
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	440b      	add	r3, r1
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	4413      	add	r3, r2
 800103a:	3318      	adds	r3, #24
 800103c:	4602      	mov	r2, r0
 800103e:	701a      	strb	r2, [r3, #0]
	  				break;
 8001040:	f000 bf8f 	b.w	8001f62 <StartDefaultTask+0x1052>
//					pumpTestsParameters[0].VATI[5] = 1;		// flow controller closed
//					pumpTestsParameters[0].VATI[6] = 3;		// mTorr
//					pumpTestsParameters[0].VATI[7] = 50;		// temperature in C

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001044:	4b76      	ldr	r3, [pc, #472]	; (8001220 <StartDefaultTask+0x310>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	4613      	mov	r3, r2
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	011b      	lsls	r3, r3, #4
 8001052:	3318      	adds	r3, #24
 8001054:	4a73      	ldr	r2, [pc, #460]	; (8001224 <StartDefaultTask+0x314>)
 8001056:	1899      	adds	r1, r3, r2
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	2201      	movs	r2, #1
 800105e:	4877      	ldr	r0, [pc, #476]	; (800123c <StartDefaultTask+0x32c>)
 8001060:	f004 fe6e 	bl	8005d40 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].VATI[0], 8, HAL_MAX_DELAY);
 8001064:	f04f 33ff 	mov.w	r3, #4294967295
 8001068:	2208      	movs	r2, #8
 800106a:	4975      	ldr	r1, [pc, #468]	; (8001240 <StartDefaultTask+0x330>)
 800106c:	4873      	ldr	r0, [pc, #460]	; (800123c <StartDefaultTask+0x32c>)
 800106e:	f004 feea 	bl	8005e46 <HAL_UART_Receive>

	  				flowStateClose();
 8001072:	f7ff fb51 	bl	8000718 <flowStateClose>
	  				stepperOpen();
 8001076:	f7ff fb97 	bl	80007a8 <stepperOpen>
	  				//solenoidOneOpen();
	  				//solenoidClose();
	  				vacuumGaugeADC(&hadc1);
 800107a:	486e      	ldr	r0, [pc, #440]	; (8001234 <StartDefaultTask+0x324>)
 800107c:	f001 fde4 	bl	8002c48 <vacuumGaugeADC>
	  				pumpTestsParameters[pump].eNextState = VAC_ACHIEVMENT_TEST;
 8001080:	4b67      	ldr	r3, [pc, #412]	; (8001220 <StartDefaultTask+0x310>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	4619      	mov	r1, r3
 8001086:	4a67      	ldr	r2, [pc, #412]	; (8001224 <StartDefaultTask+0x314>)
 8001088:	460b      	mov	r3, r1
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	440b      	add	r3, r1
 800108e:	011b      	lsls	r3, r3, #4
 8001090:	4413      	add	r3, r2
 8001092:	3318      	adds	r3, #24
 8001094:	2202      	movs	r2, #2
 8001096:	701a      	strb	r2, [r3, #0]

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 8001098:	4b6a      	ldr	r3, [pc, #424]	; (8001244 <StartDefaultTask+0x334>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	4b68      	ldr	r3, [pc, #416]	; (8001244 <StartDefaultTask+0x334>)
 80010a4:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 80010a6:	4b60      	ldr	r3, [pc, #384]	; (8001228 <StartDefaultTask+0x318>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f006 fcb8 	bl	8007a20 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 80010b0:	4865      	ldr	r0, [pc, #404]	; (8001248 <StartDefaultTask+0x338>)
 80010b2:	f004 fabd 	bl	8005630 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 80010b6:	f7ff ff15 	bl	8000ee4 <resetTime>

	  				break;
 80010ba:	f000 bf52 	b.w	8001f62 <StartDefaultTask+0x1052>
	  			case VAC_ACHIEVMENT_TEST:
	  				volts = adcGet(&hadc1);
 80010be:	485d      	ldr	r0, [pc, #372]	; (8001234 <StartDefaultTask+0x324>)
 80010c0:	f001 f95a 	bl	8002378 <adcGet>
 80010c4:	eef0 7a40 	vmov.f32	s15, s0
 80010c8:	4b58      	ldr	r3, [pc, #352]	; (800122c <StartDefaultTask+0x31c>)
 80010ca:	edc3 7a00 	vstr	s15, [r3]
	  				vacuumScale = readVacuum(volts);
 80010ce:	4b57      	ldr	r3, [pc, #348]	; (800122c <StartDefaultTask+0x31c>)
 80010d0:	edd3 7a00 	vldr	s15, [r3]
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	f001 fdda 	bl	8002c90 <readVacuum>
 80010dc:	eef0 7a40 	vmov.f32	s15, s0
 80010e0:	4b5a      	ldr	r3, [pc, #360]	; (800124c <StartDefaultTask+0x33c>)
 80010e2:	edc3 7a00 	vstr	s15, [r3]

	  				// Remove this once STM is connected to hardware
	  				vacuumScale = 1000;
 80010e6:	4b59      	ldr	r3, [pc, #356]	; (800124c <StartDefaultTask+0x33c>)
 80010e8:	4a59      	ldr	r2, [pc, #356]	; (8001250 <StartDefaultTask+0x340>)
 80010ea:	601a      	str	r2, [r3, #0]
	  				if(seconds >= 10){	// Passes test after 10 seconds
 80010ec:	4b59      	ldr	r3, [pc, #356]	; (8001254 <StartDefaultTask+0x344>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b09      	cmp	r3, #9
 80010f2:	d903      	bls.n	80010fc <StartDefaultTask+0x1ec>
	  					vacuumScale = 0;
 80010f4:	4b55      	ldr	r3, [pc, #340]	; (800124c <StartDefaultTask+0x33c>)
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
	  				}
	  				//

	  				if(vacuumScale <= (float)pumpTestsParameters[pump].VATI[6] / 1000.0){	// Success
 80010fc:	4b53      	ldr	r3, [pc, #332]	; (800124c <StartDefaultTask+0x33c>)
 80010fe:	edd3 7a00 	vldr	s15, [r3]
 8001102:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001106:	4b46      	ldr	r3, [pc, #280]	; (8001220 <StartDefaultTask+0x310>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	4619      	mov	r1, r3
 800110c:	4a45      	ldr	r2, [pc, #276]	; (8001224 <StartDefaultTask+0x314>)
 800110e:	460b      	mov	r3, r1
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	440b      	add	r3, r1
 8001114:	011b      	lsls	r3, r3, #4
 8001116:	4413      	add	r3, r2
 8001118:	331f      	adds	r3, #31
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	ee07 3a90 	vmov	s15, r3
 8001120:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001124:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001128:	ed9f 4b3b 	vldr	d4, [pc, #236]	; 8001218 <StartDefaultTask+0x308>
 800112c:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001130:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001138:	d83b      	bhi.n	80011b2 <StartDefaultTask+0x2a2>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 800113a:	4843      	ldr	r0, [pc, #268]	; (8001248 <StartDefaultTask+0x338>)
 800113c:	f004 faf0 	bl	8005720 <HAL_TIM_Base_Stop_IT>
		  				// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 8001140:	4b40      	ldr	r3, [pc, #256]	; (8001244 <StartDefaultTask+0x334>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	f023 0301 	bic.w	r3, r3, #1
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4b3e      	ldr	r3, [pc, #248]	; (8001244 <StartDefaultTask+0x334>)
 800114c:	701a      	strb	r2, [r3, #0]
						osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 800114e:	4b42      	ldr	r3, [pc, #264]	; (8001258 <StartDefaultTask+0x348>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f006 fc30 	bl	80079b8 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 8001158:	4b31      	ldr	r3, [pc, #196]	; (8001220 <StartDefaultTask+0x310>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	461a      	mov	r2, r3
 800115e:	4931      	ldr	r1, [pc, #196]	; (8001224 <StartDefaultTask+0x314>)
 8001160:	4613      	mov	r3, r2
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4413      	add	r3, r2
 8001166:	011b      	lsls	r3, r3, #4
 8001168:	440b      	add	r3, r1
 800116a:	3314      	adds	r3, #20
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	1c59      	adds	r1, r3, #1
 8001170:	482c      	ldr	r0, [pc, #176]	; (8001224 <StartDefaultTask+0x314>)
 8001172:	4613      	mov	r3, r2
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	4413      	add	r3, r2
 8001178:	011b      	lsls	r3, r3, #4
 800117a:	4403      	add	r3, r0
 800117c:	3314      	adds	r3, #20
 800117e:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 8001180:	4b27      	ldr	r3, [pc, #156]	; (8001220 <StartDefaultTask+0x310>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	4619      	mov	r1, r3
 8001186:	4a27      	ldr	r2, [pc, #156]	; (8001224 <StartDefaultTask+0x314>)
 8001188:	460b      	mov	r3, r1
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	440b      	add	r3, r1
 800118e:	011b      	lsls	r3, r3, #4
 8001190:	4413      	add	r3, r2
 8001192:	3314      	adds	r3, #20
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a22      	ldr	r2, [pc, #136]	; (8001220 <StartDefaultTask+0x310>)
 8001198:	7812      	ldrb	r2, [r2, #0]
 800119a:	4611      	mov	r1, r2
 800119c:	7818      	ldrb	r0, [r3, #0]
 800119e:	4a21      	ldr	r2, [pc, #132]	; (8001224 <StartDefaultTask+0x314>)
 80011a0:	460b      	mov	r3, r1
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	440b      	add	r3, r1
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	4413      	add	r3, r2
 80011aa:	3318      	adds	r3, #24
 80011ac:	4602      	mov	r2, r0
 80011ae:	701a      	strb	r2, [r3, #0]
 80011b0:	e08e      	b.n	80012d0 <StartDefaultTask+0x3c0>
	  				}else if(temperature >= pumpTestsParameters[pump].VATI[7]){	// if current temp is >= temp limit
 80011b2:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <StartDefaultTask+0x310>)
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	4619      	mov	r1, r3
 80011b8:	4a1a      	ldr	r2, [pc, #104]	; (8001224 <StartDefaultTask+0x314>)
 80011ba:	460b      	mov	r3, r1
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	440b      	add	r3, r1
 80011c0:	011b      	lsls	r3, r3, #4
 80011c2:	4413      	add	r3, r2
 80011c4:	3320      	adds	r3, #32
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	ee07 3a90 	vmov	s15, r3
 80011cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011d0:	4b22      	ldr	r3, [pc, #136]	; (800125c <StartDefaultTask+0x34c>)
 80011d2:	edd3 7a00 	vldr	s15, [r3]
 80011d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011de:	d83f      	bhi.n	8001260 <StartDefaultTask+0x350>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <StartDefaultTask+0x310>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	4619      	mov	r1, r3
 80011e6:	4a0f      	ldr	r2, [pc, #60]	; (8001224 <StartDefaultTask+0x314>)
 80011e8:	460b      	mov	r3, r1
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	440b      	add	r3, r1
 80011ee:	011b      	lsls	r3, r3, #4
 80011f0:	4413      	add	r3, r2
 80011f2:	3318      	adds	r3, #24
 80011f4:	220e      	movs	r2, #14
 80011f6:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 80011f8:	4b09      	ldr	r3, [pc, #36]	; (8001220 <StartDefaultTask+0x310>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4619      	mov	r1, r3
 80011fe:	4a09      	ldr	r2, [pc, #36]	; (8001224 <StartDefaultTask+0x314>)
 8001200:	460b      	mov	r3, r1
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	440b      	add	r3, r1
 8001206:	011b      	lsls	r3, r3, #4
 8001208:	4413      	add	r3, r2
 800120a:	334e      	adds	r3, #78	; 0x4e
 800120c:	2202      	movs	r2, #2
 800120e:	701a      	strb	r2, [r3, #0]
	  					break;
 8001210:	f000 bea7 	b.w	8001f62 <StartDefaultTask+0x1052>
 8001214:	f3af 8000 	nop.w
 8001218:	00000000 	.word	0x00000000
 800121c:	408f4000 	.word	0x408f4000
 8001220:	20000a0c 	.word	0x20000a0c
 8001224:	2000096c 	.word	0x2000096c
 8001228:	20000968 	.word	0x20000968
 800122c:	20000a10 	.word	0x20000a10
 8001230:	200002a0 	.word	0x200002a0
 8001234:	20000258 	.word	0x20000258
 8001238:	200002b4 	.word	0x200002b4
 800123c:	200003d4 	.word	0x200003d4
 8001240:	20000985 	.word	0x20000985
 8001244:	20000a39 	.word	0x20000a39
 8001248:	20000300 	.word	0x20000300
 800124c:	20000a20 	.word	0x20000a20
 8001250:	447a0000 	.word	0x447a0000
 8001254:	20000a3c 	.word	0x20000a3c
 8001258:	20000964 	.word	0x20000964
 800125c:	20000038 	.word	0x20000038
	  				}else if(pumpTestsParameters[pump].VATI[2] == hours && pumpTestsParameters[pump].VATI[3] == minutes){
 8001260:	4ba7      	ldr	r3, [pc, #668]	; (8001500 <StartDefaultTask+0x5f0>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	4619      	mov	r1, r3
 8001266:	4aa7      	ldr	r2, [pc, #668]	; (8001504 <StartDefaultTask+0x5f4>)
 8001268:	460b      	mov	r3, r1
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	440b      	add	r3, r1
 800126e:	011b      	lsls	r3, r3, #4
 8001270:	4413      	add	r3, r2
 8001272:	331b      	adds	r3, #27
 8001274:	781a      	ldrb	r2, [r3, #0]
 8001276:	4ba4      	ldr	r3, [pc, #656]	; (8001508 <StartDefaultTask+0x5f8>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	429a      	cmp	r2, r3
 800127c:	d128      	bne.n	80012d0 <StartDefaultTask+0x3c0>
 800127e:	4ba0      	ldr	r3, [pc, #640]	; (8001500 <StartDefaultTask+0x5f0>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	4619      	mov	r1, r3
 8001284:	4a9f      	ldr	r2, [pc, #636]	; (8001504 <StartDefaultTask+0x5f4>)
 8001286:	460b      	mov	r3, r1
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	440b      	add	r3, r1
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	4413      	add	r3, r2
 8001290:	331c      	adds	r3, #28
 8001292:	781a      	ldrb	r2, [r3, #0]
 8001294:	4b9d      	ldr	r3, [pc, #628]	; (800150c <StartDefaultTask+0x5fc>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	429a      	cmp	r2, r3
 800129a:	d119      	bne.n	80012d0 <StartDefaultTask+0x3c0>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 800129c:	4b98      	ldr	r3, [pc, #608]	; (8001500 <StartDefaultTask+0x5f0>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	4619      	mov	r1, r3
 80012a2:	4a98      	ldr	r2, [pc, #608]	; (8001504 <StartDefaultTask+0x5f4>)
 80012a4:	460b      	mov	r3, r1
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	440b      	add	r3, r1
 80012aa:	011b      	lsls	r3, r3, #4
 80012ac:	4413      	add	r3, r2
 80012ae:	3318      	adds	r3, #24
 80012b0:	220e      	movs	r2, #14
 80012b2:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 80012b4:	4b92      	ldr	r3, [pc, #584]	; (8001500 <StartDefaultTask+0x5f0>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4619      	mov	r1, r3
 80012ba:	4a92      	ldr	r2, [pc, #584]	; (8001504 <StartDefaultTask+0x5f4>)
 80012bc:	460b      	mov	r3, r1
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	440b      	add	r3, r1
 80012c2:	011b      	lsls	r3, r3, #4
 80012c4:	4413      	add	r3, r2
 80012c6:	334e      	adds	r3, #78	; 0x4e
 80012c8:	2202      	movs	r2, #2
 80012ca:	701a      	strb	r2, [r3, #0]
	  					break;
 80012cc:	f000 be49 	b.w	8001f62 <StartDefaultTask+0x1052>
	  				}

	  				osDelay(100); // Checks condition every 100 ms
 80012d0:	2064      	movs	r0, #100	; 0x64
 80012d2:	f006 fbd9 	bl	8007a88 <osDelay>

	  				break;
 80012d6:	f000 be44 	b.w	8001f62 <StartDefaultTask+0x1052>
//					pumpTestsParameters[0].STI[6] = 0;		// mTorr
//					pumpTestsParameters[0].STI[7] = 50;		// temperature in C
//					pumpTestsParameters[0].STI[8] = 50;		// Flow Rate

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 80012da:	4b89      	ldr	r3, [pc, #548]	; (8001500 <StartDefaultTask+0x5f0>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	461a      	mov	r2, r3
 80012e0:	4613      	mov	r3, r2
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	011b      	lsls	r3, r3, #4
 80012e8:	3318      	adds	r3, #24
 80012ea:	4a86      	ldr	r2, [pc, #536]	; (8001504 <StartDefaultTask+0x5f4>)
 80012ec:	1899      	adds	r1, r3, r2
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
 80012f2:	2201      	movs	r2, #1
 80012f4:	4886      	ldr	r0, [pc, #536]	; (8001510 <StartDefaultTask+0x600>)
 80012f6:	f004 fd23 	bl	8005d40 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].STI[0], 9, HAL_MAX_DELAY);
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
 80012fe:	2209      	movs	r2, #9
 8001300:	4984      	ldr	r1, [pc, #528]	; (8001514 <StartDefaultTask+0x604>)
 8001302:	4883      	ldr	r0, [pc, #524]	; (8001510 <StartDefaultTask+0x600>)
 8001304:	f004 fd9f 	bl	8005e46 <HAL_UART_Receive>

	  				flowStateControl();
 8001308:	f7ff fa3e 	bl	8000788 <flowStateControl>
	  				stepperOpen();
 800130c:	f7ff fa4c 	bl	80007a8 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				flowControllerADC(&hadc1);
 8001310:	4881      	ldr	r0, [pc, #516]	; (8001518 <StartDefaultTask+0x608>)
 8001312:	f7ff f96b 	bl	80005ec <flowControllerADC>
	  				pumpTestsParameters[pump].eNextState = SPECIAL_TEST;
 8001316:	4b7a      	ldr	r3, [pc, #488]	; (8001500 <StartDefaultTask+0x5f0>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	4619      	mov	r1, r3
 800131c:	4a79      	ldr	r2, [pc, #484]	; (8001504 <StartDefaultTask+0x5f4>)
 800131e:	460b      	mov	r3, r1
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	440b      	add	r3, r1
 8001324:	011b      	lsls	r3, r3, #4
 8001326:	4413      	add	r3, r2
 8001328:	3318      	adds	r3, #24
 800132a:	2204      	movs	r2, #4
 800132c:	701a      	strb	r2, [r3, #0]
	  				dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(pumpTestsParameters[pump].STI[8]));
 800132e:	4b74      	ldr	r3, [pc, #464]	; (8001500 <StartDefaultTask+0x5f0>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	4619      	mov	r1, r3
 8001334:	4a73      	ldr	r2, [pc, #460]	; (8001504 <StartDefaultTask+0x5f4>)
 8001336:	460b      	mov	r3, r1
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	440b      	add	r3, r1
 800133c:	011b      	lsls	r3, r3, #4
 800133e:	4413      	add	r3, r2
 8001340:	3329      	adds	r3, #41	; 0x29
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f9a1 	bl	800068c <setFlowRate>
 800134a:	eef0 7a40 	vmov.f32	s15, s0
 800134e:	eeb0 0a67 	vmov.f32	s0, s15
 8001352:	2100      	movs	r1, #0
 8001354:	4871      	ldr	r0, [pc, #452]	; (800151c <StartDefaultTask+0x60c>)
 8001356:	f000 ffdb 	bl	8002310 <dacSet>

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 800135a:	4b71      	ldr	r3, [pc, #452]	; (8001520 <StartDefaultTask+0x610>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	b2da      	uxtb	r2, r3
 8001364:	4b6e      	ldr	r3, [pc, #440]	; (8001520 <StartDefaultTask+0x610>)
 8001366:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 8001368:	4b6e      	ldr	r3, [pc, #440]	; (8001524 <StartDefaultTask+0x614>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f006 fb57 	bl	8007a20 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 8001372:	486d      	ldr	r0, [pc, #436]	; (8001528 <StartDefaultTask+0x618>)
 8001374:	f004 f95c 	bl	8005630 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 8001378:	f7ff fdb4 	bl	8000ee4 <resetTime>

	  				break;
 800137c:	f000 bdf1 	b.w	8001f62 <StartDefaultTask+0x1052>

	  			case SPECIAL_TEST:
	  				flowControllerADC(&hadc1);
 8001380:	4865      	ldr	r0, [pc, #404]	; (8001518 <StartDefaultTask+0x608>)
 8001382:	f7ff f933 	bl	80005ec <flowControllerADC>
					volts = adcGet(&hadc1);
 8001386:	4864      	ldr	r0, [pc, #400]	; (8001518 <StartDefaultTask+0x608>)
 8001388:	f000 fff6 	bl	8002378 <adcGet>
 800138c:	eef0 7a40 	vmov.f32	s15, s0
 8001390:	4b66      	ldr	r3, [pc, #408]	; (800152c <StartDefaultTask+0x61c>)
 8001392:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(volts);
 8001396:	4b65      	ldr	r3, [pc, #404]	; (800152c <StartDefaultTask+0x61c>)
 8001398:	edd3 7a00 	vldr	s15, [r3]
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	f7ff f946 	bl	8000630 <readFlow>
 80013a4:	eef0 7a40 	vmov.f32	s15, s0
 80013a8:	4b61      	ldr	r3, [pc, #388]	; (8001530 <StartDefaultTask+0x620>)
 80013aa:	edc3 7a00 	vstr	s15, [r3]
					vacuumGaugeADC(&hadc1);
 80013ae:	485a      	ldr	r0, [pc, #360]	; (8001518 <StartDefaultTask+0x608>)
 80013b0:	f001 fc4a 	bl	8002c48 <vacuumGaugeADC>
	  				volts = adcGet(&hadc1);
 80013b4:	4858      	ldr	r0, [pc, #352]	; (8001518 <StartDefaultTask+0x608>)
 80013b6:	f000 ffdf 	bl	8002378 <adcGet>
 80013ba:	eef0 7a40 	vmov.f32	s15, s0
 80013be:	4b5b      	ldr	r3, [pc, #364]	; (800152c <StartDefaultTask+0x61c>)
 80013c0:	edc3 7a00 	vstr	s15, [r3]
	  				vacuumScale = readVacuum(volts);
 80013c4:	4b59      	ldr	r3, [pc, #356]	; (800152c <StartDefaultTask+0x61c>)
 80013c6:	edd3 7a00 	vldr	s15, [r3]
 80013ca:	eeb0 0a67 	vmov.f32	s0, s15
 80013ce:	f001 fc5f 	bl	8002c90 <readVacuum>
 80013d2:	eef0 7a40 	vmov.f32	s15, s0
 80013d6:	4b57      	ldr	r3, [pc, #348]	; (8001534 <StartDefaultTask+0x624>)
 80013d8:	edc3 7a00 	vstr	s15, [r3]

	  				// Remove this Once STM is connected to the hardware
	  				flowRate = 0;
 80013dc:	4b54      	ldr	r3, [pc, #336]	; (8001530 <StartDefaultTask+0x620>)
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
	  				vacuumScale = 1000;
 80013e4:	4b53      	ldr	r3, [pc, #332]	; (8001534 <StartDefaultTask+0x624>)
 80013e6:	4a54      	ldr	r2, [pc, #336]	; (8001538 <StartDefaultTask+0x628>)
 80013e8:	601a      	str	r2, [r3, #0]
	  				if(seconds >= 10){	// After 10 sec Test is success
 80013ea:	4b54      	ldr	r3, [pc, #336]	; (800153c <StartDefaultTask+0x62c>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b09      	cmp	r3, #9
 80013f0:	d902      	bls.n	80013f8 <StartDefaultTask+0x4e8>
	  					flowRate = 50;
 80013f2:	4b4f      	ldr	r3, [pc, #316]	; (8001530 <StartDefaultTask+0x620>)
 80013f4:	4a52      	ldr	r2, [pc, #328]	; (8001540 <StartDefaultTask+0x630>)
 80013f6:	601a      	str	r2, [r3, #0]
	  				}
	  				//

	  				if((uint8_t)flowRate == pumpTestsParameters[pump].STI[8]){	// success
 80013f8:	4b4d      	ldr	r3, [pc, #308]	; (8001530 <StartDefaultTask+0x620>)
 80013fa:	edd3 7a00 	vldr	s15, [r3]
 80013fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001402:	edc7 7a00 	vstr	s15, [r7]
 8001406:	783b      	ldrb	r3, [r7, #0]
 8001408:	b2da      	uxtb	r2, r3
 800140a:	4b3d      	ldr	r3, [pc, #244]	; (8001500 <StartDefaultTask+0x5f0>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	493c      	ldr	r1, [pc, #240]	; (8001504 <StartDefaultTask+0x5f4>)
 8001412:	4603      	mov	r3, r0
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	4403      	add	r3, r0
 8001418:	011b      	lsls	r3, r3, #4
 800141a:	440b      	add	r3, r1
 800141c:	3329      	adds	r3, #41	; 0x29
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	429a      	cmp	r2, r3
 8001422:	d13b      	bne.n	800149c <StartDefaultTask+0x58c>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 8001424:	4840      	ldr	r0, [pc, #256]	; (8001528 <StartDefaultTask+0x618>)
 8001426:	f004 f97b 	bl	8005720 <HAL_TIM_Base_Stop_IT>
						// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 800142a:	4b3d      	ldr	r3, [pc, #244]	; (8001520 <StartDefaultTask+0x610>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	f023 0301 	bic.w	r3, r3, #1
 8001432:	b2da      	uxtb	r2, r3
 8001434:	4b3a      	ldr	r3, [pc, #232]	; (8001520 <StartDefaultTask+0x610>)
 8001436:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 8001438:	4b42      	ldr	r3, [pc, #264]	; (8001544 <StartDefaultTask+0x634>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f006 fabb 	bl	80079b8 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 8001442:	4b2f      	ldr	r3, [pc, #188]	; (8001500 <StartDefaultTask+0x5f0>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	492e      	ldr	r1, [pc, #184]	; (8001504 <StartDefaultTask+0x5f4>)
 800144a:	4613      	mov	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	440b      	add	r3, r1
 8001454:	3314      	adds	r3, #20
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	1c59      	adds	r1, r3, #1
 800145a:	482a      	ldr	r0, [pc, #168]	; (8001504 <StartDefaultTask+0x5f4>)
 800145c:	4613      	mov	r3, r2
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4413      	add	r3, r2
 8001462:	011b      	lsls	r3, r3, #4
 8001464:	4403      	add	r3, r0
 8001466:	3314      	adds	r3, #20
 8001468:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 800146a:	4b25      	ldr	r3, [pc, #148]	; (8001500 <StartDefaultTask+0x5f0>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	4619      	mov	r1, r3
 8001470:	4a24      	ldr	r2, [pc, #144]	; (8001504 <StartDefaultTask+0x5f4>)
 8001472:	460b      	mov	r3, r1
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	440b      	add	r3, r1
 8001478:	011b      	lsls	r3, r3, #4
 800147a:	4413      	add	r3, r2
 800147c:	3314      	adds	r3, #20
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a1f      	ldr	r2, [pc, #124]	; (8001500 <StartDefaultTask+0x5f0>)
 8001482:	7812      	ldrb	r2, [r2, #0]
 8001484:	4611      	mov	r1, r2
 8001486:	7818      	ldrb	r0, [r3, #0]
 8001488:	4a1e      	ldr	r2, [pc, #120]	; (8001504 <StartDefaultTask+0x5f4>)
 800148a:	460b      	mov	r3, r1
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	440b      	add	r3, r1
 8001490:	011b      	lsls	r3, r3, #4
 8001492:	4413      	add	r3, r2
 8001494:	3318      	adds	r3, #24
 8001496:	4602      	mov	r2, r0
 8001498:	701a      	strb	r2, [r3, #0]
 800149a:	e08f      	b.n	80015bc <StartDefaultTask+0x6ac>
	  				}else if(temperature >= pumpTestsParameters[pump].STI[7]){	// if current temp is >= temp limit
 800149c:	4b18      	ldr	r3, [pc, #96]	; (8001500 <StartDefaultTask+0x5f0>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	4a18      	ldr	r2, [pc, #96]	; (8001504 <StartDefaultTask+0x5f4>)
 80014a4:	460b      	mov	r3, r1
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	440b      	add	r3, r1
 80014aa:	011b      	lsls	r3, r3, #4
 80014ac:	4413      	add	r3, r2
 80014ae:	3328      	adds	r3, #40	; 0x28
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	ee07 3a90 	vmov	s15, r3
 80014b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014ba:	4b23      	ldr	r3, [pc, #140]	; (8001548 <StartDefaultTask+0x638>)
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c8:	d840      	bhi.n	800154c <StartDefaultTask+0x63c>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 80014ca:	4b0d      	ldr	r3, [pc, #52]	; (8001500 <StartDefaultTask+0x5f0>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	4619      	mov	r1, r3
 80014d0:	4a0c      	ldr	r2, [pc, #48]	; (8001504 <StartDefaultTask+0x5f4>)
 80014d2:	460b      	mov	r3, r1
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	440b      	add	r3, r1
 80014d8:	011b      	lsls	r3, r3, #4
 80014da:	4413      	add	r3, r2
 80014dc:	3318      	adds	r3, #24
 80014de:	220e      	movs	r2, #14
 80014e0:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 80014e2:	4b07      	ldr	r3, [pc, #28]	; (8001500 <StartDefaultTask+0x5f0>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	4619      	mov	r1, r3
 80014e8:	4a06      	ldr	r2, [pc, #24]	; (8001504 <StartDefaultTask+0x5f4>)
 80014ea:	460b      	mov	r3, r1
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	440b      	add	r3, r1
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	4413      	add	r3, r2
 80014f4:	334e      	adds	r3, #78	; 0x4e
 80014f6:	2202      	movs	r2, #2
 80014f8:	701a      	strb	r2, [r3, #0]
	  					break;
 80014fa:	f000 bd32 	b.w	8001f62 <StartDefaultTask+0x1052>
 80014fe:	bf00      	nop
 8001500:	20000a0c 	.word	0x20000a0c
 8001504:	2000096c 	.word	0x2000096c
 8001508:	20000a3a 	.word	0x20000a3a
 800150c:	20000a3b 	.word	0x20000a3b
 8001510:	200003d4 	.word	0x200003d4
 8001514:	2000098d 	.word	0x2000098d
 8001518:	20000258 	.word	0x20000258
 800151c:	200002a0 	.word	0x200002a0
 8001520:	20000a39 	.word	0x20000a39
 8001524:	20000968 	.word	0x20000968
 8001528:	20000300 	.word	0x20000300
 800152c:	20000a10 	.word	0x20000a10
 8001530:	20000a1c 	.word	0x20000a1c
 8001534:	20000a20 	.word	0x20000a20
 8001538:	447a0000 	.word	0x447a0000
 800153c:	20000a3c 	.word	0x20000a3c
 8001540:	42480000 	.word	0x42480000
 8001544:	20000964 	.word	0x20000964
 8001548:	20000038 	.word	0x20000038
	  				}else if(pumpTestsParameters[pump].STI[2] == hours && pumpTestsParameters[pump].STI[3] == minutes){
 800154c:	4ba8      	ldr	r3, [pc, #672]	; (80017f0 <StartDefaultTask+0x8e0>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	4619      	mov	r1, r3
 8001552:	4aa8      	ldr	r2, [pc, #672]	; (80017f4 <StartDefaultTask+0x8e4>)
 8001554:	460b      	mov	r3, r1
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	440b      	add	r3, r1
 800155a:	011b      	lsls	r3, r3, #4
 800155c:	4413      	add	r3, r2
 800155e:	3323      	adds	r3, #35	; 0x23
 8001560:	781a      	ldrb	r2, [r3, #0]
 8001562:	4ba5      	ldr	r3, [pc, #660]	; (80017f8 <StartDefaultTask+0x8e8>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d128      	bne.n	80015bc <StartDefaultTask+0x6ac>
 800156a:	4ba1      	ldr	r3, [pc, #644]	; (80017f0 <StartDefaultTask+0x8e0>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	4619      	mov	r1, r3
 8001570:	4aa0      	ldr	r2, [pc, #640]	; (80017f4 <StartDefaultTask+0x8e4>)
 8001572:	460b      	mov	r3, r1
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	440b      	add	r3, r1
 8001578:	011b      	lsls	r3, r3, #4
 800157a:	4413      	add	r3, r2
 800157c:	3324      	adds	r3, #36	; 0x24
 800157e:	781a      	ldrb	r2, [r3, #0]
 8001580:	4b9e      	ldr	r3, [pc, #632]	; (80017fc <StartDefaultTask+0x8ec>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d119      	bne.n	80015bc <StartDefaultTask+0x6ac>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 8001588:	4b99      	ldr	r3, [pc, #612]	; (80017f0 <StartDefaultTask+0x8e0>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	4619      	mov	r1, r3
 800158e:	4a99      	ldr	r2, [pc, #612]	; (80017f4 <StartDefaultTask+0x8e4>)
 8001590:	460b      	mov	r3, r1
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	440b      	add	r3, r1
 8001596:	011b      	lsls	r3, r3, #4
 8001598:	4413      	add	r3, r2
 800159a:	3318      	adds	r3, #24
 800159c:	220e      	movs	r2, #14
 800159e:	701a      	strb	r2, [r3, #0]
						pumpTestsParameters[pump].pumpStatus = FAILURE;
 80015a0:	4b93      	ldr	r3, [pc, #588]	; (80017f0 <StartDefaultTask+0x8e0>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4619      	mov	r1, r3
 80015a6:	4a93      	ldr	r2, [pc, #588]	; (80017f4 <StartDefaultTask+0x8e4>)
 80015a8:	460b      	mov	r3, r1
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	440b      	add	r3, r1
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	4413      	add	r3, r2
 80015b2:	334e      	adds	r3, #78	; 0x4e
 80015b4:	2202      	movs	r2, #2
 80015b6:	701a      	strb	r2, [r3, #0]
						break;
 80015b8:	f000 bcd3 	b.w	8001f62 <StartDefaultTask+0x1052>
	  				}
	  				osDelay(100);	// Checks condition every 100 ms
 80015bc:	2064      	movs	r0, #100	; 0x64
 80015be:	f006 fa63 	bl	8007a88 <osDelay>
					break;
 80015c2:	f000 bcce 	b.w	8001f62 <StartDefaultTask+0x1052>
//					pumpTestsParameters[0].WUI[5] = 0;		// flow controller open
//					pumpTestsParameters[0].WUI[6] = 0;		// mTorr
//					pumpTestsParameters[0].WUI[7] = 100;	// temperature in C

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 80015c6:	4b8a      	ldr	r3, [pc, #552]	; (80017f0 <StartDefaultTask+0x8e0>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	461a      	mov	r2, r3
 80015cc:	4613      	mov	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	011b      	lsls	r3, r3, #4
 80015d4:	3318      	adds	r3, #24
 80015d6:	4a87      	ldr	r2, [pc, #540]	; (80017f4 <StartDefaultTask+0x8e4>)
 80015d8:	1899      	adds	r1, r3, r2
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
 80015de:	2201      	movs	r2, #1
 80015e0:	4887      	ldr	r0, [pc, #540]	; (8001800 <StartDefaultTask+0x8f0>)
 80015e2:	f004 fbad 	bl	8005d40 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].WUI[0], 8, HAL_MAX_DELAY);
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	2208      	movs	r2, #8
 80015ec:	4985      	ldr	r1, [pc, #532]	; (8001804 <StartDefaultTask+0x8f4>)
 80015ee:	4884      	ldr	r0, [pc, #528]	; (8001800 <StartDefaultTask+0x8f0>)
 80015f0:	f004 fc29 	bl	8005e46 <HAL_UART_Receive>

	  				flowStateOpen();
 80015f4:	f7ff f8ac 	bl	8000750 <flowStateOpen>
	  				stepperOpen();
 80015f8:	f7ff f8d6 	bl	80007a8 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				vacuumGaugeADC(&hadc1);
 80015fc:	4882      	ldr	r0, [pc, #520]	; (8001808 <StartDefaultTask+0x8f8>)
 80015fe:	f001 fb23 	bl	8002c48 <vacuumGaugeADC>
	  				pumpTestsParameters[pump].eNextState = WARM_UP;
 8001602:	4b7b      	ldr	r3, [pc, #492]	; (80017f0 <StartDefaultTask+0x8e0>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	4619      	mov	r1, r3
 8001608:	4a7a      	ldr	r2, [pc, #488]	; (80017f4 <StartDefaultTask+0x8e4>)
 800160a:	460b      	mov	r3, r1
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	440b      	add	r3, r1
 8001610:	011b      	lsls	r3, r3, #4
 8001612:	4413      	add	r3, r2
 8001614:	3318      	adds	r3, #24
 8001616:	2206      	movs	r2, #6
 8001618:	701a      	strb	r2, [r3, #0]

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 800161a:	4b7c      	ldr	r3, [pc, #496]	; (800180c <StartDefaultTask+0x8fc>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	b2da      	uxtb	r2, r3
 8001624:	4b79      	ldr	r3, [pc, #484]	; (800180c <StartDefaultTask+0x8fc>)
 8001626:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 8001628:	4b79      	ldr	r3, [pc, #484]	; (8001810 <StartDefaultTask+0x900>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f006 f9f7 	bl	8007a20 <osThreadResume>


	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 8001632:	4878      	ldr	r0, [pc, #480]	; (8001814 <StartDefaultTask+0x904>)
 8001634:	f003 fffc 	bl	8005630 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 8001638:	f7ff fc54 	bl	8000ee4 <resetTime>


	  				break;
 800163c:	f000 bc91 	b.w	8001f62 <StartDefaultTask+0x1052>
	  			case WARM_UP:
	  				// Remove this once STM is connected to hardware
	  				//

	  				// record internal/external temperatures
	  				if(pumpTestsParameters[pump].WUI[2] == hours && pumpTestsParameters[pump].WUI[3] == minutes){	// Success
 8001640:	4b6b      	ldr	r3, [pc, #428]	; (80017f0 <StartDefaultTask+0x8e0>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	4619      	mov	r1, r3
 8001646:	4a6b      	ldr	r2, [pc, #428]	; (80017f4 <StartDefaultTask+0x8e4>)
 8001648:	460b      	mov	r3, r1
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	440b      	add	r3, r1
 800164e:	011b      	lsls	r3, r3, #4
 8001650:	4413      	add	r3, r2
 8001652:	332c      	adds	r3, #44	; 0x2c
 8001654:	781a      	ldrb	r2, [r3, #0]
 8001656:	4b68      	ldr	r3, [pc, #416]	; (80017f8 <StartDefaultTask+0x8e8>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	429a      	cmp	r2, r3
 800165c:	d14a      	bne.n	80016f4 <StartDefaultTask+0x7e4>
 800165e:	4b64      	ldr	r3, [pc, #400]	; (80017f0 <StartDefaultTask+0x8e0>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	4619      	mov	r1, r3
 8001664:	4a63      	ldr	r2, [pc, #396]	; (80017f4 <StartDefaultTask+0x8e4>)
 8001666:	460b      	mov	r3, r1
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	440b      	add	r3, r1
 800166c:	011b      	lsls	r3, r3, #4
 800166e:	4413      	add	r3, r2
 8001670:	332d      	adds	r3, #45	; 0x2d
 8001672:	781a      	ldrb	r2, [r3, #0]
 8001674:	4b61      	ldr	r3, [pc, #388]	; (80017fc <StartDefaultTask+0x8ec>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	429a      	cmp	r2, r3
 800167a:	d13b      	bne.n	80016f4 <StartDefaultTask+0x7e4>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 800167c:	4865      	ldr	r0, [pc, #404]	; (8001814 <StartDefaultTask+0x904>)
 800167e:	f004 f84f 	bl	8005720 <HAL_TIM_Base_Stop_IT>
	  					//osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 8001682:	4b62      	ldr	r3, [pc, #392]	; (800180c <StartDefaultTask+0x8fc>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	f023 0301 	bic.w	r3, r3, #1
 800168a:	b2da      	uxtb	r2, r3
 800168c:	4b5f      	ldr	r3, [pc, #380]	; (800180c <StartDefaultTask+0x8fc>)
 800168e:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 8001690:	4b61      	ldr	r3, [pc, #388]	; (8001818 <StartDefaultTask+0x908>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f006 f98f 	bl	80079b8 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 800169a:	4b55      	ldr	r3, [pc, #340]	; (80017f0 <StartDefaultTask+0x8e0>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	461a      	mov	r2, r3
 80016a0:	4954      	ldr	r1, [pc, #336]	; (80017f4 <StartDefaultTask+0x8e4>)
 80016a2:	4613      	mov	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4413      	add	r3, r2
 80016a8:	011b      	lsls	r3, r3, #4
 80016aa:	440b      	add	r3, r1
 80016ac:	3314      	adds	r3, #20
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	1c59      	adds	r1, r3, #1
 80016b2:	4850      	ldr	r0, [pc, #320]	; (80017f4 <StartDefaultTask+0x8e4>)
 80016b4:	4613      	mov	r3, r2
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	4413      	add	r3, r2
 80016ba:	011b      	lsls	r3, r3, #4
 80016bc:	4403      	add	r3, r0
 80016be:	3314      	adds	r3, #20
 80016c0:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 80016c2:	4b4b      	ldr	r3, [pc, #300]	; (80017f0 <StartDefaultTask+0x8e0>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	4619      	mov	r1, r3
 80016c8:	4a4a      	ldr	r2, [pc, #296]	; (80017f4 <StartDefaultTask+0x8e4>)
 80016ca:	460b      	mov	r3, r1
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	440b      	add	r3, r1
 80016d0:	011b      	lsls	r3, r3, #4
 80016d2:	4413      	add	r3, r2
 80016d4:	3314      	adds	r3, #20
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a45      	ldr	r2, [pc, #276]	; (80017f0 <StartDefaultTask+0x8e0>)
 80016da:	7812      	ldrb	r2, [r2, #0]
 80016dc:	4611      	mov	r1, r2
 80016de:	7818      	ldrb	r0, [r3, #0]
 80016e0:	4a44      	ldr	r2, [pc, #272]	; (80017f4 <StartDefaultTask+0x8e4>)
 80016e2:	460b      	mov	r3, r1
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	440b      	add	r3, r1
 80016e8:	011b      	lsls	r3, r3, #4
 80016ea:	4413      	add	r3, r2
 80016ec:	3318      	adds	r3, #24
 80016ee:	4602      	mov	r2, r0
 80016f0:	701a      	strb	r2, [r3, #0]
 80016f2:	e028      	b.n	8001746 <StartDefaultTask+0x836>
	  				}else if(temperature >= pumpTestsParameters[0].WUI[7]){	// if current temp is >= temp limit
 80016f4:	4b3f      	ldr	r3, [pc, #252]	; (80017f4 <StartDefaultTask+0x8e4>)
 80016f6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80016fa:	ee07 3a90 	vmov	s15, r3
 80016fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001702:	4b46      	ldr	r3, [pc, #280]	; (800181c <StartDefaultTask+0x90c>)
 8001704:	edd3 7a00 	vldr	s15, [r3]
 8001708:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800170c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001710:	d819      	bhi.n	8001746 <StartDefaultTask+0x836>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 8001712:	4b37      	ldr	r3, [pc, #220]	; (80017f0 <StartDefaultTask+0x8e0>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	4619      	mov	r1, r3
 8001718:	4a36      	ldr	r2, [pc, #216]	; (80017f4 <StartDefaultTask+0x8e4>)
 800171a:	460b      	mov	r3, r1
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	440b      	add	r3, r1
 8001720:	011b      	lsls	r3, r3, #4
 8001722:	4413      	add	r3, r2
 8001724:	3318      	adds	r3, #24
 8001726:	220e      	movs	r2, #14
 8001728:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 800172a:	4b31      	ldr	r3, [pc, #196]	; (80017f0 <StartDefaultTask+0x8e0>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	4619      	mov	r1, r3
 8001730:	4a30      	ldr	r2, [pc, #192]	; (80017f4 <StartDefaultTask+0x8e4>)
 8001732:	460b      	mov	r3, r1
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	440b      	add	r3, r1
 8001738:	011b      	lsls	r3, r3, #4
 800173a:	4413      	add	r3, r2
 800173c:	334e      	adds	r3, #78	; 0x4e
 800173e:	2202      	movs	r2, #2
 8001740:	701a      	strb	r2, [r3, #0]
	  					break;
 8001742:	f000 bc0e 	b.w	8001f62 <StartDefaultTask+0x1052>
	  				}
	  				osDelay(100);	// Checks condition every 100 ms
 8001746:	2064      	movs	r0, #100	; 0x64
 8001748:	f006 f99e 	bl	8007a88 <osDelay>
	  				break;
 800174c:	f000 bc09 	b.w	8001f62 <StartDefaultTask+0x1052>
//					pumpTestsParameters[0].LTI[6] = 0;		// mTorr
//					pumpTestsParameters[0].LTI[7] = 100;	// temperature in C
//	  				pumpTestsParameters[0].LTI[8] = 50;		// Flow Rate

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001750:	4b27      	ldr	r3, [pc, #156]	; (80017f0 <StartDefaultTask+0x8e0>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	4613      	mov	r3, r2
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	4413      	add	r3, r2
 800175c:	011b      	lsls	r3, r3, #4
 800175e:	3318      	adds	r3, #24
 8001760:	4a24      	ldr	r2, [pc, #144]	; (80017f4 <StartDefaultTask+0x8e4>)
 8001762:	1899      	adds	r1, r3, r2
 8001764:	f04f 33ff 	mov.w	r3, #4294967295
 8001768:	2201      	movs	r2, #1
 800176a:	4825      	ldr	r0, [pc, #148]	; (8001800 <StartDefaultTask+0x8f0>)
 800176c:	f004 fae8 	bl	8005d40 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].LTI[0], 8, HAL_MAX_DELAY);
 8001770:	f04f 33ff 	mov.w	r3, #4294967295
 8001774:	2208      	movs	r2, #8
 8001776:	492a      	ldr	r1, [pc, #168]	; (8001820 <StartDefaultTask+0x910>)
 8001778:	4821      	ldr	r0, [pc, #132]	; (8001800 <StartDefaultTask+0x8f0>)
 800177a:	f004 fb64 	bl	8005e46 <HAL_UART_Receive>

	  				stepperOpen();
 800177e:	f7ff f813 	bl	80007a8 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				flowControllerADC(&hadc1);
 8001782:	4821      	ldr	r0, [pc, #132]	; (8001808 <StartDefaultTask+0x8f8>)
 8001784:	f7fe ff32 	bl	80005ec <flowControllerADC>
	  				pumpTestsParameters[pump].eNextState = LOAD_TEST;
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <StartDefaultTask+0x8e0>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	4619      	mov	r1, r3
 800178e:	4a19      	ldr	r2, [pc, #100]	; (80017f4 <StartDefaultTask+0x8e4>)
 8001790:	460b      	mov	r3, r1
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	440b      	add	r3, r1
 8001796:	011b      	lsls	r3, r3, #4
 8001798:	4413      	add	r3, r2
 800179a:	3318      	adds	r3, #24
 800179c:	2208      	movs	r2, #8
 800179e:	701a      	strb	r2, [r3, #0]
	  				dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(pumpTestsParameters[pump].LTI[8]));
 80017a0:	4b13      	ldr	r3, [pc, #76]	; (80017f0 <StartDefaultTask+0x8e0>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	4619      	mov	r1, r3
 80017a6:	4a13      	ldr	r2, [pc, #76]	; (80017f4 <StartDefaultTask+0x8e4>)
 80017a8:	460b      	mov	r3, r1
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	440b      	add	r3, r1
 80017ae:	011b      	lsls	r3, r3, #4
 80017b0:	4413      	add	r3, r2
 80017b2:	333a      	adds	r3, #58	; 0x3a
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7fe ff68 	bl	800068c <setFlowRate>
 80017bc:	eef0 7a40 	vmov.f32	s15, s0
 80017c0:	eeb0 0a67 	vmov.f32	s0, s15
 80017c4:	2100      	movs	r1, #0
 80017c6:	4817      	ldr	r0, [pc, #92]	; (8001824 <StartDefaultTask+0x914>)
 80017c8:	f000 fda2 	bl	8002310 <dacSet>

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 80017cc:	4b0f      	ldr	r3, [pc, #60]	; (800180c <StartDefaultTask+0x8fc>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	4b0d      	ldr	r3, [pc, #52]	; (800180c <StartDefaultTask+0x8fc>)
 80017d8:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 80017da:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <StartDefaultTask+0x900>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f006 f91e 	bl	8007a20 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 80017e4:	480b      	ldr	r0, [pc, #44]	; (8001814 <StartDefaultTask+0x904>)
 80017e6:	f003 ff23 	bl	8005630 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 80017ea:	f7ff fb7b 	bl	8000ee4 <resetTime>

	  				break;
 80017ee:	e3b8      	b.n	8001f62 <StartDefaultTask+0x1052>
 80017f0:	20000a0c 	.word	0x20000a0c
 80017f4:	2000096c 	.word	0x2000096c
 80017f8:	20000a3a 	.word	0x20000a3a
 80017fc:	20000a3b 	.word	0x20000a3b
 8001800:	200003d4 	.word	0x200003d4
 8001804:	20000996 	.word	0x20000996
 8001808:	20000258 	.word	0x20000258
 800180c:	20000a39 	.word	0x20000a39
 8001810:	20000968 	.word	0x20000968
 8001814:	20000300 	.word	0x20000300
 8001818:	20000964 	.word	0x20000964
 800181c:	20000038 	.word	0x20000038
 8001820:	2000099e 	.word	0x2000099e
 8001824:	200002a0 	.word	0x200002a0
	  			case LOAD_TEST:

					volts = adcGet(&hadc1);
 8001828:	48af      	ldr	r0, [pc, #700]	; (8001ae8 <StartDefaultTask+0xbd8>)
 800182a:	f000 fda5 	bl	8002378 <adcGet>
 800182e:	eef0 7a40 	vmov.f32	s15, s0
 8001832:	4bae      	ldr	r3, [pc, #696]	; (8001aec <StartDefaultTask+0xbdc>)
 8001834:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(volts);
 8001838:	4bac      	ldr	r3, [pc, #688]	; (8001aec <StartDefaultTask+0xbdc>)
 800183a:	edd3 7a00 	vldr	s15, [r3]
 800183e:	eeb0 0a67 	vmov.f32	s0, s15
 8001842:	f7fe fef5 	bl	8000630 <readFlow>
 8001846:	eef0 7a40 	vmov.f32	s15, s0
 800184a:	4ba9      	ldr	r3, [pc, #676]	; (8001af0 <StartDefaultTask+0xbe0>)
 800184c:	edc3 7a00 	vstr	s15, [r3]

					// Remove this Once STM is connected to the hardware
					flowRate = 0;
 8001850:	4ba7      	ldr	r3, [pc, #668]	; (8001af0 <StartDefaultTask+0xbe0>)
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
					//

	  				if(pumpTestsParameters[pump].LTI[2] == hours && pumpTestsParameters[pump].LTI[3] == minutes){	// Success
 8001858:	4ba6      	ldr	r3, [pc, #664]	; (8001af4 <StartDefaultTask+0xbe4>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	4619      	mov	r1, r3
 800185e:	4aa6      	ldr	r2, [pc, #664]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001860:	460b      	mov	r3, r1
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	440b      	add	r3, r1
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	4413      	add	r3, r2
 800186a:	3334      	adds	r3, #52	; 0x34
 800186c:	781a      	ldrb	r2, [r3, #0]
 800186e:	4ba3      	ldr	r3, [pc, #652]	; (8001afc <StartDefaultTask+0xbec>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	d14a      	bne.n	800190c <StartDefaultTask+0x9fc>
 8001876:	4b9f      	ldr	r3, [pc, #636]	; (8001af4 <StartDefaultTask+0xbe4>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	4619      	mov	r1, r3
 800187c:	4a9e      	ldr	r2, [pc, #632]	; (8001af8 <StartDefaultTask+0xbe8>)
 800187e:	460b      	mov	r3, r1
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	440b      	add	r3, r1
 8001884:	011b      	lsls	r3, r3, #4
 8001886:	4413      	add	r3, r2
 8001888:	3335      	adds	r3, #53	; 0x35
 800188a:	781a      	ldrb	r2, [r3, #0]
 800188c:	4b9c      	ldr	r3, [pc, #624]	; (8001b00 <StartDefaultTask+0xbf0>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d13b      	bne.n	800190c <StartDefaultTask+0x9fc>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 8001894:	489b      	ldr	r0, [pc, #620]	; (8001b04 <StartDefaultTask+0xbf4>)
 8001896:	f003 ff43 	bl	8005720 <HAL_TIM_Base_Stop_IT>
	  					// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 800189a:	4b9b      	ldr	r3, [pc, #620]	; (8001b08 <StartDefaultTask+0xbf8>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	f023 0301 	bic.w	r3, r3, #1
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	4b98      	ldr	r3, [pc, #608]	; (8001b08 <StartDefaultTask+0xbf8>)
 80018a6:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 80018a8:	4b98      	ldr	r3, [pc, #608]	; (8001b0c <StartDefaultTask+0xbfc>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f006 f883 	bl	80079b8 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 80018b2:	4b90      	ldr	r3, [pc, #576]	; (8001af4 <StartDefaultTask+0xbe4>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	461a      	mov	r2, r3
 80018b8:	498f      	ldr	r1, [pc, #572]	; (8001af8 <StartDefaultTask+0xbe8>)
 80018ba:	4613      	mov	r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	4413      	add	r3, r2
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	440b      	add	r3, r1
 80018c4:	3314      	adds	r3, #20
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	1c59      	adds	r1, r3, #1
 80018ca:	488b      	ldr	r0, [pc, #556]	; (8001af8 <StartDefaultTask+0xbe8>)
 80018cc:	4613      	mov	r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	4413      	add	r3, r2
 80018d2:	011b      	lsls	r3, r3, #4
 80018d4:	4403      	add	r3, r0
 80018d6:	3314      	adds	r3, #20
 80018d8:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 80018da:	4b86      	ldr	r3, [pc, #536]	; (8001af4 <StartDefaultTask+0xbe4>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	4619      	mov	r1, r3
 80018e0:	4a85      	ldr	r2, [pc, #532]	; (8001af8 <StartDefaultTask+0xbe8>)
 80018e2:	460b      	mov	r3, r1
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	440b      	add	r3, r1
 80018e8:	011b      	lsls	r3, r3, #4
 80018ea:	4413      	add	r3, r2
 80018ec:	3314      	adds	r3, #20
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a80      	ldr	r2, [pc, #512]	; (8001af4 <StartDefaultTask+0xbe4>)
 80018f2:	7812      	ldrb	r2, [r2, #0]
 80018f4:	4611      	mov	r1, r2
 80018f6:	7818      	ldrb	r0, [r3, #0]
 80018f8:	4a7f      	ldr	r2, [pc, #508]	; (8001af8 <StartDefaultTask+0xbe8>)
 80018fa:	460b      	mov	r3, r1
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	440b      	add	r3, r1
 8001900:	011b      	lsls	r3, r3, #4
 8001902:	4413      	add	r3, r2
 8001904:	3318      	adds	r3, #24
 8001906:	4602      	mov	r2, r0
 8001908:	701a      	strb	r2, [r3, #0]
 800190a:	e027      	b.n	800195c <StartDefaultTask+0xa4c>
	  				}else if(temperature >= pumpTestsParameters[0].LTI[7]){	// if current temp is >= temp limit
 800190c:	4b7a      	ldr	r3, [pc, #488]	; (8001af8 <StartDefaultTask+0xbe8>)
 800190e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001912:	ee07 3a90 	vmov	s15, r3
 8001916:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800191a:	4b7d      	ldr	r3, [pc, #500]	; (8001b10 <StartDefaultTask+0xc00>)
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001928:	d818      	bhi.n	800195c <StartDefaultTask+0xa4c>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 800192a:	4b72      	ldr	r3, [pc, #456]	; (8001af4 <StartDefaultTask+0xbe4>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	4619      	mov	r1, r3
 8001930:	4a71      	ldr	r2, [pc, #452]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001932:	460b      	mov	r3, r1
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	440b      	add	r3, r1
 8001938:	011b      	lsls	r3, r3, #4
 800193a:	4413      	add	r3, r2
 800193c:	3318      	adds	r3, #24
 800193e:	220e      	movs	r2, #14
 8001940:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 8001942:	4b6c      	ldr	r3, [pc, #432]	; (8001af4 <StartDefaultTask+0xbe4>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	4619      	mov	r1, r3
 8001948:	4a6b      	ldr	r2, [pc, #428]	; (8001af8 <StartDefaultTask+0xbe8>)
 800194a:	460b      	mov	r3, r1
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	440b      	add	r3, r1
 8001950:	011b      	lsls	r3, r3, #4
 8001952:	4413      	add	r3, r2
 8001954:	334e      	adds	r3, #78	; 0x4e
 8001956:	2202      	movs	r2, #2
 8001958:	701a      	strb	r2, [r3, #0]
	  					break;
 800195a:	e302      	b.n	8001f62 <StartDefaultTask+0x1052>
	  				}

	  				osDelay(100);	// Checks condition every 100 ms
 800195c:	2064      	movs	r0, #100	; 0x64
 800195e:	f006 f893 	bl	8007a88 <osDelay>
	  				break;
 8001962:	e2fe      	b.n	8001f62 <StartDefaultTask+0x1052>
//					pumpTestsParameters[0].OTI[6] = 0;		// mTorr
//					pumpTestsParameters[0].OTI[7] = 100;	// temperature in C
//	  				pumpTestsParameters[0].OTI[8] = 0;		// Flow Rate

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001964:	4b63      	ldr	r3, [pc, #396]	; (8001af4 <StartDefaultTask+0xbe4>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	461a      	mov	r2, r3
 800196a:	4613      	mov	r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4413      	add	r3, r2
 8001970:	011b      	lsls	r3, r3, #4
 8001972:	3318      	adds	r3, #24
 8001974:	4a60      	ldr	r2, [pc, #384]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001976:	1899      	adds	r1, r3, r2
 8001978:	f04f 33ff 	mov.w	r3, #4294967295
 800197c:	2201      	movs	r2, #1
 800197e:	4865      	ldr	r0, [pc, #404]	; (8001b14 <StartDefaultTask+0xc04>)
 8001980:	f004 f9de 	bl	8005d40 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].OTI[0], 8, HAL_MAX_DELAY);
 8001984:	f04f 33ff 	mov.w	r3, #4294967295
 8001988:	2208      	movs	r2, #8
 800198a:	4963      	ldr	r1, [pc, #396]	; (8001b18 <StartDefaultTask+0xc08>)
 800198c:	4861      	ldr	r0, [pc, #388]	; (8001b14 <StartDefaultTask+0xc04>)
 800198e:	f004 fa5a 	bl	8005e46 <HAL_UART_Receive>

	  				stepperOpen();
 8001992:	f7fe ff09 	bl	80007a8 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				flowControllerADC(&hadc1);
 8001996:	4854      	ldr	r0, [pc, #336]	; (8001ae8 <StartDefaultTask+0xbd8>)
 8001998:	f7fe fe28 	bl	80005ec <flowControllerADC>
	  				pumpTestsParameters[pump].eNextState = OPERATION_TEST;
 800199c:	4b55      	ldr	r3, [pc, #340]	; (8001af4 <StartDefaultTask+0xbe4>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	4a55      	ldr	r2, [pc, #340]	; (8001af8 <StartDefaultTask+0xbe8>)
 80019a4:	460b      	mov	r3, r1
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	440b      	add	r3, r1
 80019aa:	011b      	lsls	r3, r3, #4
 80019ac:	4413      	add	r3, r2
 80019ae:	3318      	adds	r3, #24
 80019b0:	220a      	movs	r2, #10
 80019b2:	701a      	strb	r2, [r3, #0]
	  				//dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(pumpTestsParameters[pump].LTI[8]));

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 80019b4:	4b54      	ldr	r3, [pc, #336]	; (8001b08 <StartDefaultTask+0xbf8>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4b52      	ldr	r3, [pc, #328]	; (8001b08 <StartDefaultTask+0xbf8>)
 80019c0:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 80019c2:	4b56      	ldr	r3, [pc, #344]	; (8001b1c <StartDefaultTask+0xc0c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f006 f82a 	bl	8007a20 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 80019cc:	484d      	ldr	r0, [pc, #308]	; (8001b04 <StartDefaultTask+0xbf4>)
 80019ce:	f003 fe2f 	bl	8005630 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 80019d2:	f7ff fa87 	bl	8000ee4 <resetTime>

	  				break;
 80019d6:	e2c4      	b.n	8001f62 <StartDefaultTask+0x1052>
	  			case OPERATION_TEST:
	  				flowControllerADC(&hadc1);
 80019d8:	4843      	ldr	r0, [pc, #268]	; (8001ae8 <StartDefaultTask+0xbd8>)
 80019da:	f7fe fe07 	bl	80005ec <flowControllerADC>
					volts = adcGet(&hadc1);
 80019de:	4842      	ldr	r0, [pc, #264]	; (8001ae8 <StartDefaultTask+0xbd8>)
 80019e0:	f000 fcca 	bl	8002378 <adcGet>
 80019e4:	eef0 7a40 	vmov.f32	s15, s0
 80019e8:	4b40      	ldr	r3, [pc, #256]	; (8001aec <StartDefaultTask+0xbdc>)
 80019ea:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(volts);
 80019ee:	4b3f      	ldr	r3, [pc, #252]	; (8001aec <StartDefaultTask+0xbdc>)
 80019f0:	edd3 7a00 	vldr	s15, [r3]
 80019f4:	eeb0 0a67 	vmov.f32	s0, s15
 80019f8:	f7fe fe1a 	bl	8000630 <readFlow>
 80019fc:	eef0 7a40 	vmov.f32	s15, s0
 8001a00:	4b3b      	ldr	r3, [pc, #236]	; (8001af0 <StartDefaultTask+0xbe0>)
 8001a02:	edc3 7a00 	vstr	s15, [r3]
					vacuumGaugeADC(&hadc1);
 8001a06:	4838      	ldr	r0, [pc, #224]	; (8001ae8 <StartDefaultTask+0xbd8>)
 8001a08:	f001 f91e 	bl	8002c48 <vacuumGaugeADC>
					volts = adcGet(&hadc1);
 8001a0c:	4836      	ldr	r0, [pc, #216]	; (8001ae8 <StartDefaultTask+0xbd8>)
 8001a0e:	f000 fcb3 	bl	8002378 <adcGet>
 8001a12:	eef0 7a40 	vmov.f32	s15, s0
 8001a16:	4b35      	ldr	r3, [pc, #212]	; (8001aec <StartDefaultTask+0xbdc>)
 8001a18:	edc3 7a00 	vstr	s15, [r3]
					vacuumScale = readVacuum(volts);
 8001a1c:	4b33      	ldr	r3, [pc, #204]	; (8001aec <StartDefaultTask+0xbdc>)
 8001a1e:	edd3 7a00 	vldr	s15, [r3]
 8001a22:	eeb0 0a67 	vmov.f32	s0, s15
 8001a26:	f001 f933 	bl	8002c90 <readVacuum>
 8001a2a:	eef0 7a40 	vmov.f32	s15, s0
 8001a2e:	4b3c      	ldr	r3, [pc, #240]	; (8001b20 <StartDefaultTask+0xc10>)
 8001a30:	edc3 7a00 	vstr	s15, [r3]

					// Remove this once STM is connected to Hardware
					//

	  				if(pumpTestsParameters[pump].OTI[2] == hours && pumpTestsParameters[pump].OTI[3] == minutes){	// Success
 8001a34:	4b2f      	ldr	r3, [pc, #188]	; (8001af4 <StartDefaultTask+0xbe4>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4a2f      	ldr	r2, [pc, #188]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	440b      	add	r3, r1
 8001a42:	011b      	lsls	r3, r3, #4
 8001a44:	4413      	add	r3, r2
 8001a46:	333d      	adds	r3, #61	; 0x3d
 8001a48:	781a      	ldrb	r2, [r3, #0]
 8001a4a:	4b2c      	ldr	r3, [pc, #176]	; (8001afc <StartDefaultTask+0xbec>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d168      	bne.n	8001b24 <StartDefaultTask+0xc14>
 8001a52:	4b28      	ldr	r3, [pc, #160]	; (8001af4 <StartDefaultTask+0xbe4>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	4619      	mov	r1, r3
 8001a58:	4a27      	ldr	r2, [pc, #156]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	440b      	add	r3, r1
 8001a60:	011b      	lsls	r3, r3, #4
 8001a62:	4413      	add	r3, r2
 8001a64:	333e      	adds	r3, #62	; 0x3e
 8001a66:	781a      	ldrb	r2, [r3, #0]
 8001a68:	4b25      	ldr	r3, [pc, #148]	; (8001b00 <StartDefaultTask+0xbf0>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d159      	bne.n	8001b24 <StartDefaultTask+0xc14>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 8001a70:	4824      	ldr	r0, [pc, #144]	; (8001b04 <StartDefaultTask+0xbf4>)
 8001a72:	f003 fe55 	bl	8005720 <HAL_TIM_Base_Stop_IT>
	  					// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 8001a76:	4b24      	ldr	r3, [pc, #144]	; (8001b08 <StartDefaultTask+0xbf8>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	f023 0301 	bic.w	r3, r3, #1
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	4b21      	ldr	r3, [pc, #132]	; (8001b08 <StartDefaultTask+0xbf8>)
 8001a82:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 8001a84:	4b21      	ldr	r3, [pc, #132]	; (8001b0c <StartDefaultTask+0xbfc>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f005 ff95 	bl	80079b8 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 8001a8e:	4b19      	ldr	r3, [pc, #100]	; (8001af4 <StartDefaultTask+0xbe4>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	461a      	mov	r2, r3
 8001a94:	4918      	ldr	r1, [pc, #96]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001a96:	4613      	mov	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4413      	add	r3, r2
 8001a9c:	011b      	lsls	r3, r3, #4
 8001a9e:	440b      	add	r3, r1
 8001aa0:	3314      	adds	r3, #20
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	1c59      	adds	r1, r3, #1
 8001aa6:	4814      	ldr	r0, [pc, #80]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	011b      	lsls	r3, r3, #4
 8001ab0:	4403      	add	r3, r0
 8001ab2:	3314      	adds	r3, #20
 8001ab4:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 8001ab6:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <StartDefaultTask+0xbe4>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	4619      	mov	r1, r3
 8001abc:	4a0e      	ldr	r2, [pc, #56]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001abe:	460b      	mov	r3, r1
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3314      	adds	r3, #20
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a09      	ldr	r2, [pc, #36]	; (8001af4 <StartDefaultTask+0xbe4>)
 8001ace:	7812      	ldrb	r2, [r2, #0]
 8001ad0:	4611      	mov	r1, r2
 8001ad2:	7818      	ldrb	r0, [r3, #0]
 8001ad4:	4a08      	ldr	r2, [pc, #32]	; (8001af8 <StartDefaultTask+0xbe8>)
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	440b      	add	r3, r1
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	4413      	add	r3, r2
 8001ae0:	3318      	adds	r3, #24
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	701a      	strb	r2, [r3, #0]
 8001ae6:	e045      	b.n	8001b74 <StartDefaultTask+0xc64>
 8001ae8:	20000258 	.word	0x20000258
 8001aec:	20000a10 	.word	0x20000a10
 8001af0:	20000a1c 	.word	0x20000a1c
 8001af4:	20000a0c 	.word	0x20000a0c
 8001af8:	2000096c 	.word	0x2000096c
 8001afc:	20000a3a 	.word	0x20000a3a
 8001b00:	20000a3b 	.word	0x20000a3b
 8001b04:	20000300 	.word	0x20000300
 8001b08:	20000a39 	.word	0x20000a39
 8001b0c:	20000964 	.word	0x20000964
 8001b10:	20000038 	.word	0x20000038
 8001b14:	200003d4 	.word	0x200003d4
 8001b18:	200009a7 	.word	0x200009a7
 8001b1c:	20000968 	.word	0x20000968
 8001b20:	20000a20 	.word	0x20000a20
	  				}else if(temperature >= pumpTestsParameters[0].OTI[7]){	// if current temp is >= temp limit
 8001b24:	4b90      	ldr	r3, [pc, #576]	; (8001d68 <StartDefaultTask+0xe58>)
 8001b26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b2a:	ee07 3a90 	vmov	s15, r3
 8001b2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b32:	4b8e      	ldr	r3, [pc, #568]	; (8001d6c <StartDefaultTask+0xe5c>)
 8001b34:	edd3 7a00 	vldr	s15, [r3]
 8001b38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b40:	d818      	bhi.n	8001b74 <StartDefaultTask+0xc64>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 8001b42:	4b8b      	ldr	r3, [pc, #556]	; (8001d70 <StartDefaultTask+0xe60>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	4619      	mov	r1, r3
 8001b48:	4a87      	ldr	r2, [pc, #540]	; (8001d68 <StartDefaultTask+0xe58>)
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	440b      	add	r3, r1
 8001b50:	011b      	lsls	r3, r3, #4
 8001b52:	4413      	add	r3, r2
 8001b54:	3318      	adds	r3, #24
 8001b56:	220e      	movs	r2, #14
 8001b58:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 8001b5a:	4b85      	ldr	r3, [pc, #532]	; (8001d70 <StartDefaultTask+0xe60>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4a81      	ldr	r2, [pc, #516]	; (8001d68 <StartDefaultTask+0xe58>)
 8001b62:	460b      	mov	r3, r1
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	440b      	add	r3, r1
 8001b68:	011b      	lsls	r3, r3, #4
 8001b6a:	4413      	add	r3, r2
 8001b6c:	334e      	adds	r3, #78	; 0x4e
 8001b6e:	2202      	movs	r2, #2
 8001b70:	701a      	strb	r2, [r3, #0]
	  					break;
 8001b72:	e1f6      	b.n	8001f62 <StartDefaultTask+0x1052>
	  				}
	  				osDelay(100);
 8001b74:	2064      	movs	r0, #100	; 0x64
 8001b76:	f005 ff87 	bl	8007a88 <osDelay>
	  				break;
 8001b7a:	e1f2      	b.n	8001f62 <StartDefaultTask+0x1052>
//					pumpTestsParameters[0].UMTI[7] = 100;	// temperature in C
//	  				pumpTestsParameters[0].UMI[8] = 50;		// Flow Rate
//					pumpTestsParameters[0].UMTI[9] = 15;	// Pressure in kPA

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001b7c:	4b7c      	ldr	r3, [pc, #496]	; (8001d70 <StartDefaultTask+0xe60>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	461a      	mov	r2, r3
 8001b82:	4613      	mov	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	4413      	add	r3, r2
 8001b88:	011b      	lsls	r3, r3, #4
 8001b8a:	3318      	adds	r3, #24
 8001b8c:	4a76      	ldr	r2, [pc, #472]	; (8001d68 <StartDefaultTask+0xe58>)
 8001b8e:	1899      	adds	r1, r3, r2
 8001b90:	f04f 33ff 	mov.w	r3, #4294967295
 8001b94:	2201      	movs	r2, #1
 8001b96:	4877      	ldr	r0, [pc, #476]	; (8001d74 <StartDefaultTask+0xe64>)
 8001b98:	f004 f8d2 	bl	8005d40 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].UMTI[0], 9, HAL_MAX_DELAY);
 8001b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba0:	2209      	movs	r2, #9
 8001ba2:	4975      	ldr	r1, [pc, #468]	; (8001d78 <StartDefaultTask+0xe68>)
 8001ba4:	4873      	ldr	r0, [pc, #460]	; (8001d74 <StartDefaultTask+0xe64>)
 8001ba6:	f004 f94e 	bl	8005e46 <HAL_UART_Receive>

					stepperStep(800);				// close valve half way
 8001baa:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001bae:	f7fe fe07 	bl	80007c0 <stepperStep>
					HAL_TIM_Base_Start_IT(&htim7);	// starts closing
 8001bb2:	4872      	ldr	r0, [pc, #456]	; (8001d7c <StartDefaultTask+0xe6c>)
 8001bb4:	f003 fd3c 	bl	8005630 <HAL_TIM_Base_Start_IT>
	  				stepperOpen();
 8001bb8:	f7fe fdf6 	bl	80007a8 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				flowControllerADC(&hadc1);
 8001bbc:	4870      	ldr	r0, [pc, #448]	; (8001d80 <StartDefaultTask+0xe70>)
 8001bbe:	f7fe fd15 	bl	80005ec <flowControllerADC>
					pumpTestsParameters[pump].eNextState = ULTIMATE_MEASURE_TEST;
 8001bc2:	4b6b      	ldr	r3, [pc, #428]	; (8001d70 <StartDefaultTask+0xe60>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4a67      	ldr	r2, [pc, #412]	; (8001d68 <StartDefaultTask+0xe58>)
 8001bca:	460b      	mov	r3, r1
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	440b      	add	r3, r1
 8001bd0:	011b      	lsls	r3, r3, #4
 8001bd2:	4413      	add	r3, r2
 8001bd4:	3318      	adds	r3, #24
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	701a      	strb	r2, [r3, #0]
	  				//dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(pumpTestsParameters[pump].LTI[8]));

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 8001bda:	4b6a      	ldr	r3, [pc, #424]	; (8001d84 <StartDefaultTask+0xe74>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	f043 0301 	orr.w	r3, r3, #1
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	4b67      	ldr	r3, [pc, #412]	; (8001d84 <StartDefaultTask+0xe74>)
 8001be6:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 8001be8:	4b67      	ldr	r3, [pc, #412]	; (8001d88 <StartDefaultTask+0xe78>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f005 ff17 	bl	8007a20 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 8001bf2:	4866      	ldr	r0, [pc, #408]	; (8001d8c <StartDefaultTask+0xe7c>)
 8001bf4:	f003 fd1c 	bl	8005630 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 8001bf8:	f7ff f974 	bl	8000ee4 <resetTime>

	  				break;
 8001bfc:	e1b1      	b.n	8001f62 <StartDefaultTask+0x1052>
	  			case ULTIMATE_MEASURE_TEST:
	  				flowControllerADC(&hadc1);
 8001bfe:	4860      	ldr	r0, [pc, #384]	; (8001d80 <StartDefaultTask+0xe70>)
 8001c00:	f7fe fcf4 	bl	80005ec <flowControllerADC>
					volts = adcGet(&hadc1);
 8001c04:	485e      	ldr	r0, [pc, #376]	; (8001d80 <StartDefaultTask+0xe70>)
 8001c06:	f000 fbb7 	bl	8002378 <adcGet>
 8001c0a:	eef0 7a40 	vmov.f32	s15, s0
 8001c0e:	4b60      	ldr	r3, [pc, #384]	; (8001d90 <StartDefaultTask+0xe80>)
 8001c10:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(volts);
 8001c14:	4b5e      	ldr	r3, [pc, #376]	; (8001d90 <StartDefaultTask+0xe80>)
 8001c16:	edd3 7a00 	vldr	s15, [r3]
 8001c1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1e:	f7fe fd07 	bl	8000630 <readFlow>
 8001c22:	eef0 7a40 	vmov.f32	s15, s0
 8001c26:	4b5b      	ldr	r3, [pc, #364]	; (8001d94 <StartDefaultTask+0xe84>)
 8001c28:	edc3 7a00 	vstr	s15, [r3]
					vacuumGaugeADC(&hadc1);
 8001c2c:	4854      	ldr	r0, [pc, #336]	; (8001d80 <StartDefaultTask+0xe70>)
 8001c2e:	f001 f80b 	bl	8002c48 <vacuumGaugeADC>
					volts = adcGet(&hadc1);
 8001c32:	4853      	ldr	r0, [pc, #332]	; (8001d80 <StartDefaultTask+0xe70>)
 8001c34:	f000 fba0 	bl	8002378 <adcGet>
 8001c38:	eef0 7a40 	vmov.f32	s15, s0
 8001c3c:	4b54      	ldr	r3, [pc, #336]	; (8001d90 <StartDefaultTask+0xe80>)
 8001c3e:	edc3 7a00 	vstr	s15, [r3]
					vacuumScale = readVacuum(volts);
 8001c42:	4b53      	ldr	r3, [pc, #332]	; (8001d90 <StartDefaultTask+0xe80>)
 8001c44:	edd3 7a00 	vldr	s15, [r3]
 8001c48:	eeb0 0a67 	vmov.f32	s0, s15
 8001c4c:	f001 f820 	bl	8002c90 <readVacuum>
 8001c50:	eef0 7a40 	vmov.f32	s15, s0
 8001c54:	4b50      	ldr	r3, [pc, #320]	; (8001d98 <StartDefaultTask+0xe88>)
 8001c56:	edc3 7a00 	vstr	s15, [r3]

					// Remove this once STM is connected to Hardware
					//

	  				if(pumpTestsParameters[pump].UMTI[2] == hours && pumpTestsParameters[pump].UMTI[3] == minutes){	// Success
 8001c5a:	4b45      	ldr	r3, [pc, #276]	; (8001d70 <StartDefaultTask+0xe60>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4a41      	ldr	r2, [pc, #260]	; (8001d68 <StartDefaultTask+0xe58>)
 8001c62:	460b      	mov	r3, r1
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	440b      	add	r3, r1
 8001c68:	011b      	lsls	r3, r3, #4
 8001c6a:	4413      	add	r3, r2
 8001c6c:	3346      	adds	r3, #70	; 0x46
 8001c6e:	781a      	ldrb	r2, [r3, #0]
 8001c70:	4b4a      	ldr	r3, [pc, #296]	; (8001d9c <StartDefaultTask+0xe8c>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d14a      	bne.n	8001d0e <StartDefaultTask+0xdfe>
 8001c78:	4b3d      	ldr	r3, [pc, #244]	; (8001d70 <StartDefaultTask+0xe60>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4a3a      	ldr	r2, [pc, #232]	; (8001d68 <StartDefaultTask+0xe58>)
 8001c80:	460b      	mov	r3, r1
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	440b      	add	r3, r1
 8001c86:	011b      	lsls	r3, r3, #4
 8001c88:	4413      	add	r3, r2
 8001c8a:	3347      	adds	r3, #71	; 0x47
 8001c8c:	781a      	ldrb	r2, [r3, #0]
 8001c8e:	4b44      	ldr	r3, [pc, #272]	; (8001da0 <StartDefaultTask+0xe90>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d13b      	bne.n	8001d0e <StartDefaultTask+0xdfe>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 8001c96:	483d      	ldr	r0, [pc, #244]	; (8001d8c <StartDefaultTask+0xe7c>)
 8001c98:	f003 fd42 	bl	8005720 <HAL_TIM_Base_Stop_IT>
	  					// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 8001c9c:	4b39      	ldr	r3, [pc, #228]	; (8001d84 <StartDefaultTask+0xe74>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	f023 0301 	bic.w	r3, r3, #1
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	4b37      	ldr	r3, [pc, #220]	; (8001d84 <StartDefaultTask+0xe74>)
 8001ca8:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 8001caa:	4b3e      	ldr	r3, [pc, #248]	; (8001da4 <StartDefaultTask+0xe94>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f005 fe82 	bl	80079b8 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 8001cb4:	4b2e      	ldr	r3, [pc, #184]	; (8001d70 <StartDefaultTask+0xe60>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	492b      	ldr	r1, [pc, #172]	; (8001d68 <StartDefaultTask+0xe58>)
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	011b      	lsls	r3, r3, #4
 8001cc4:	440b      	add	r3, r1
 8001cc6:	3314      	adds	r3, #20
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	1c59      	adds	r1, r3, #1
 8001ccc:	4826      	ldr	r0, [pc, #152]	; (8001d68 <StartDefaultTask+0xe58>)
 8001cce:	4613      	mov	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	4413      	add	r3, r2
 8001cd4:	011b      	lsls	r3, r3, #4
 8001cd6:	4403      	add	r3, r0
 8001cd8:	3314      	adds	r3, #20
 8001cda:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 8001cdc:	4b24      	ldr	r3, [pc, #144]	; (8001d70 <StartDefaultTask+0xe60>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4a21      	ldr	r2, [pc, #132]	; (8001d68 <StartDefaultTask+0xe58>)
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	440b      	add	r3, r1
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	4413      	add	r3, r2
 8001cee:	3314      	adds	r3, #20
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a1f      	ldr	r2, [pc, #124]	; (8001d70 <StartDefaultTask+0xe60>)
 8001cf4:	7812      	ldrb	r2, [r2, #0]
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	7818      	ldrb	r0, [r3, #0]
 8001cfa:	4a1b      	ldr	r2, [pc, #108]	; (8001d68 <StartDefaultTask+0xe58>)
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	440b      	add	r3, r1
 8001d02:	011b      	lsls	r3, r3, #4
 8001d04:	4413      	add	r3, r2
 8001d06:	3318      	adds	r3, #24
 8001d08:	4602      	mov	r2, r0
 8001d0a:	701a      	strb	r2, [r3, #0]
 8001d0c:	e027      	b.n	8001d5e <StartDefaultTask+0xe4e>
	  				}else if(temperature >= pumpTestsParameters[0].UMTI[7]){	// if current temp is >= temp limit
 8001d0e:	4b16      	ldr	r3, [pc, #88]	; (8001d68 <StartDefaultTask+0xe58>)
 8001d10:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8001d14:	ee07 3a90 	vmov	s15, r3
 8001d18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d1c:	4b13      	ldr	r3, [pc, #76]	; (8001d6c <StartDefaultTask+0xe5c>)
 8001d1e:	edd3 7a00 	vldr	s15, [r3]
 8001d22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d2a:	d818      	bhi.n	8001d5e <StartDefaultTask+0xe4e>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 8001d2c:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <StartDefaultTask+0xe60>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	4619      	mov	r1, r3
 8001d32:	4a0d      	ldr	r2, [pc, #52]	; (8001d68 <StartDefaultTask+0xe58>)
 8001d34:	460b      	mov	r3, r1
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	440b      	add	r3, r1
 8001d3a:	011b      	lsls	r3, r3, #4
 8001d3c:	4413      	add	r3, r2
 8001d3e:	3318      	adds	r3, #24
 8001d40:	220e      	movs	r2, #14
 8001d42:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 8001d44:	4b0a      	ldr	r3, [pc, #40]	; (8001d70 <StartDefaultTask+0xe60>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4a07      	ldr	r2, [pc, #28]	; (8001d68 <StartDefaultTask+0xe58>)
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	440b      	add	r3, r1
 8001d52:	011b      	lsls	r3, r3, #4
 8001d54:	4413      	add	r3, r2
 8001d56:	334e      	adds	r3, #78	; 0x4e
 8001d58:	2202      	movs	r2, #2
 8001d5a:	701a      	strb	r2, [r3, #0]
	  					break;
 8001d5c:	e101      	b.n	8001f62 <StartDefaultTask+0x1052>
	  				}
	  				osDelay(100);	// Checks condition every 100 ms
 8001d5e:	2064      	movs	r0, #100	; 0x64
 8001d60:	f005 fe92 	bl	8007a88 <osDelay>
	  				break;
 8001d64:	e0fd      	b.n	8001f62 <StartDefaultTask+0x1052>
 8001d66:	bf00      	nop
 8001d68:	2000096c 	.word	0x2000096c
 8001d6c:	20000038 	.word	0x20000038
 8001d70:	20000a0c 	.word	0x20000a0c
 8001d74:	200003d4 	.word	0x200003d4
 8001d78:	200009b0 	.word	0x200009b0
 8001d7c:	200002b4 	.word	0x200002b4
 8001d80:	20000258 	.word	0x20000258
 8001d84:	20000a39 	.word	0x20000a39
 8001d88:	20000968 	.word	0x20000968
 8001d8c:	20000300 	.word	0x20000300
 8001d90:	20000a10 	.word	0x20000a10
 8001d94:	20000a1c 	.word	0x20000a1c
 8001d98:	20000a20 	.word	0x20000a20
 8001d9c:	20000a3a 	.word	0x20000a3a
 8001da0:	20000a3b 	.word	0x20000a3b
 8001da4:	20000964 	.word	0x20000964
	  			case IDLE:
	  				flowControllerADC(&hadc1);
 8001da8:	486f      	ldr	r0, [pc, #444]	; (8001f68 <StartDefaultTask+0x1058>)
 8001daa:	f7fe fc1f 	bl	80005ec <flowControllerADC>
					flowVolts = adcGet(&hadc1);
 8001dae:	486e      	ldr	r0, [pc, #440]	; (8001f68 <StartDefaultTask+0x1058>)
 8001db0:	f000 fae2 	bl	8002378 <adcGet>
 8001db4:	eef0 7a40 	vmov.f32	s15, s0
 8001db8:	4b6c      	ldr	r3, [pc, #432]	; (8001f6c <StartDefaultTask+0x105c>)
 8001dba:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(flowVolts);
 8001dbe:	4b6b      	ldr	r3, [pc, #428]	; (8001f6c <StartDefaultTask+0x105c>)
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc8:	f7fe fc32 	bl	8000630 <readFlow>
 8001dcc:	eef0 7a40 	vmov.f32	s15, s0
 8001dd0:	4b67      	ldr	r3, [pc, #412]	; (8001f70 <StartDefaultTask+0x1060>)
 8001dd2:	edc3 7a00 	vstr	s15, [r3]
					vacuumGaugeADC(&hadc1);
 8001dd6:	4864      	ldr	r0, [pc, #400]	; (8001f68 <StartDefaultTask+0x1058>)
 8001dd8:	f000 ff36 	bl	8002c48 <vacuumGaugeADC>
					vacVolts = adcGet(&hadc1);
 8001ddc:	4862      	ldr	r0, [pc, #392]	; (8001f68 <StartDefaultTask+0x1058>)
 8001dde:	f000 facb 	bl	8002378 <adcGet>
 8001de2:	eef0 7a40 	vmov.f32	s15, s0
 8001de6:	4b63      	ldr	r3, [pc, #396]	; (8001f74 <StartDefaultTask+0x1064>)
 8001de8:	edc3 7a00 	vstr	s15, [r3]
					vacuumScale = readVacuum(vacVolts);
 8001dec:	4b61      	ldr	r3, [pc, #388]	; (8001f74 <StartDefaultTask+0x1064>)
 8001dee:	edd3 7a00 	vldr	s15, [r3]
 8001df2:	eeb0 0a67 	vmov.f32	s0, s15
 8001df6:	f000 ff4b 	bl	8002c90 <readVacuum>
 8001dfa:	eef0 7a40 	vmov.f32	s15, s0
 8001dfe:	4b5e      	ldr	r3, [pc, #376]	; (8001f78 <StartDefaultTask+0x1068>)
 8001e00:	edc3 7a00 	vstr	s15, [r3]

					// This is the tests for the Flow Controller
					flowRateMethod(0);
 8001e04:	2000      	movs	r0, #0
 8001e06:	f7fe fc69 	bl	80006dc <flowRateMethod>
					//flowStateControl();
					//flowStateClose();
					flowStateOpen();
 8001e0a:	f7fe fca1 	bl	8000750 <flowStateOpen>
					dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(10));
 8001e0e:	200a      	movs	r0, #10
 8001e10:	f7fe fc3c 	bl	800068c <setFlowRate>
 8001e14:	eef0 7a40 	vmov.f32	s15, s0
 8001e18:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4857      	ldr	r0, [pc, #348]	; (8001f7c <StartDefaultTask+0x106c>)
 8001e20:	f000 fa76 	bl	8002310 <dacSet>

					solenoidTwoOpen();
 8001e24:	f000 fb02 	bl	800242c <solenoidTwoOpen>
//					}else if(seconds%10 == 5){
//						stepperOpen();
//						HAL_TIM_Base_Start_IT(&htim7);
//					}

					if(seconds%2 == 0){
 8001e28:	4b55      	ldr	r3, [pc, #340]	; (8001f80 <StartDefaultTask+0x1070>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d107      	bne.n	8001e46 <StartDefaultTask+0xf36>
						HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_6);
 8001e36:	2140      	movs	r1, #64	; 0x40
 8001e38:	4852      	ldr	r0, [pc, #328]	; (8001f84 <StartDefaultTask+0x1074>)
 8001e3a:	f002 f8b0 	bl	8003f9e <HAL_GPIO_TogglePin>
						HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_5);
 8001e3e:	2120      	movs	r1, #32
 8001e40:	4850      	ldr	r0, [pc, #320]	; (8001f84 <StartDefaultTask+0x1074>)
 8001e42:	f002 f8ac 	bl	8003f9e <HAL_GPIO_TogglePin>
					}

	  				if(!GET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT)){
 8001e46:	4b50      	ldr	r3, [pc, #320]	; (8001f88 <StartDefaultTask+0x1078>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d110      	bne.n	8001e74 <StartDefaultTask+0xf64>
						// Starts data Transfer
						SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 8001e52:	4b4d      	ldr	r3, [pc, #308]	; (8001f88 <StartDefaultTask+0x1078>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	f043 0301 	orr.w	r3, r3, #1
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	4b4a      	ldr	r3, [pc, #296]	; (8001f88 <StartDefaultTask+0x1078>)
 8001e5e:	701a      	strb	r2, [r3, #0]
						osThreadResume(sendDataHandle);
 8001e60:	4b4a      	ldr	r3, [pc, #296]	; (8001f8c <StartDefaultTask+0x107c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f005 fddb 	bl	8007a20 <osThreadResume>

						// Starts this timer
						HAL_TIM_Base_Start_IT(&htim10);
 8001e6a:	4849      	ldr	r0, [pc, #292]	; (8001f90 <StartDefaultTask+0x1080>)
 8001e6c:	f003 fbe0 	bl	8005630 <HAL_TIM_Base_Start_IT>
						resetTime();
 8001e70:	f7ff f838 	bl	8000ee4 <resetTime>
	  				}
					osDelay(1000);
 8001e74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e78:	f005 fe06 	bl	8007a88 <osDelay>
	  				break;
 8001e7c:	e071      	b.n	8001f62 <StartDefaultTask+0x1052>
	  			case FAIL_STATE:
	  				HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001e7e:	4b45      	ldr	r3, [pc, #276]	; (8001f94 <StartDefaultTask+0x1084>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	461a      	mov	r2, r3
 8001e84:	4613      	mov	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	011b      	lsls	r3, r3, #4
 8001e8c:	3318      	adds	r3, #24
 8001e8e:	4a42      	ldr	r2, [pc, #264]	; (8001f98 <StartDefaultTask+0x1088>)
 8001e90:	1899      	adds	r1, r3, r2
 8001e92:	f04f 33ff 	mov.w	r3, #4294967295
 8001e96:	2201      	movs	r2, #1
 8001e98:	4840      	ldr	r0, [pc, #256]	; (8001f9c <StartDefaultTask+0x108c>)
 8001e9a:	f003 ff51 	bl	8005d40 <HAL_UART_Transmit>
	  				HAL_TIM_Base_Stop_IT(&htim10);
 8001e9e:	483c      	ldr	r0, [pc, #240]	; (8001f90 <StartDefaultTask+0x1080>)
 8001ea0:	f003 fc3e 	bl	8005720 <HAL_TIM_Base_Stop_IT>
	  				osThreadSuspend(sendDataHandle);
 8001ea4:	4b39      	ldr	r3, [pc, #228]	; (8001f8c <StartDefaultTask+0x107c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f005 fd85 	bl	80079b8 <osThreadSuspend>
	  				pumpTestsParameters[pump].currentState++;
 8001eae:	4b39      	ldr	r3, [pc, #228]	; (8001f94 <StartDefaultTask+0x1084>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	4938      	ldr	r1, [pc, #224]	; (8001f98 <StartDefaultTask+0x1088>)
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	011b      	lsls	r3, r3, #4
 8001ebe:	440b      	add	r3, r1
 8001ec0:	3314      	adds	r3, #20
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	1c59      	adds	r1, r3, #1
 8001ec6:	4834      	ldr	r0, [pc, #208]	; (8001f98 <StartDefaultTask+0x1088>)
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	011b      	lsls	r3, r3, #4
 8001ed0:	4403      	add	r3, r0
 8001ed2:	3314      	adds	r3, #20
 8001ed4:	6019      	str	r1, [r3, #0]
	  				pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 8001ed6:	4b2f      	ldr	r3, [pc, #188]	; (8001f94 <StartDefaultTask+0x1084>)
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	4619      	mov	r1, r3
 8001edc:	4a2e      	ldr	r2, [pc, #184]	; (8001f98 <StartDefaultTask+0x1088>)
 8001ede:	460b      	mov	r3, r1
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	440b      	add	r3, r1
 8001ee4:	011b      	lsls	r3, r3, #4
 8001ee6:	4413      	add	r3, r2
 8001ee8:	3314      	adds	r3, #20
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a29      	ldr	r2, [pc, #164]	; (8001f94 <StartDefaultTask+0x1084>)
 8001eee:	7812      	ldrb	r2, [r2, #0]
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	7818      	ldrb	r0, [r3, #0]
 8001ef4:	4a28      	ldr	r2, [pc, #160]	; (8001f98 <StartDefaultTask+0x1088>)
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	440b      	add	r3, r1
 8001efc:	011b      	lsls	r3, r3, #4
 8001efe:	4413      	add	r3, r2
 8001f00:	3318      	adds	r3, #24
 8001f02:	4602      	mov	r2, r0
 8001f04:	701a      	strb	r2, [r3, #0]
	  				break;
 8001f06:	e02c      	b.n	8001f62 <StartDefaultTask+0x1052>
	  			case STOP:
	  				HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001f08:	4b22      	ldr	r3, [pc, #136]	; (8001f94 <StartDefaultTask+0x1084>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4613      	mov	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	3318      	adds	r3, #24
 8001f18:	4a1f      	ldr	r2, [pc, #124]	; (8001f98 <StartDefaultTask+0x1088>)
 8001f1a:	1899      	adds	r1, r3, r2
 8001f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f20:	2201      	movs	r2, #1
 8001f22:	481e      	ldr	r0, [pc, #120]	; (8001f9c <StartDefaultTask+0x108c>)
 8001f24:	f003 ff0c 	bl	8005d40 <HAL_UART_Transmit>
	  				pumpTestsParameters[pump].eNextState = STOP;
 8001f28:	4b1a      	ldr	r3, [pc, #104]	; (8001f94 <StartDefaultTask+0x1084>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4a1a      	ldr	r2, [pc, #104]	; (8001f98 <StartDefaultTask+0x1088>)
 8001f30:	460b      	mov	r3, r1
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	4413      	add	r3, r2
 8001f3a:	3318      	adds	r3, #24
 8001f3c:	220f      	movs	r2, #15
 8001f3e:	701a      	strb	r2, [r3, #0]
	  				HAL_Delay(5000);
 8001f40:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f44:	f000 ff4a 	bl	8002ddc <HAL_Delay>
	  				break;
 8001f48:	e00b      	b.n	8001f62 <StartDefaultTask+0x1052>
	  			default:
	  				pumpTestsParameters[pump].eNextState = START;
 8001f4a:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <StartDefaultTask+0x1084>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4a11      	ldr	r2, [pc, #68]	; (8001f98 <StartDefaultTask+0x1088>)
 8001f52:	460b      	mov	r3, r1
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	440b      	add	r3, r1
 8001f58:	011b      	lsls	r3, r3, #4
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3318      	adds	r3, #24
 8001f5e:	2200      	movs	r2, #0
 8001f60:	701a      	strb	r2, [r3, #0]
	  switch(pumpTestsParameters[pump].eNextState) {
 8001f62:	f7fe bfd9 	b.w	8000f18 <StartDefaultTask+0x8>
 8001f66:	bf00      	nop
 8001f68:	20000258 	.word	0x20000258
 8001f6c:	20000a14 	.word	0x20000a14
 8001f70:	20000a1c 	.word	0x20000a1c
 8001f74:	20000a18 	.word	0x20000a18
 8001f78:	20000a20 	.word	0x20000a20
 8001f7c:	200002a0 	.word	0x200002a0
 8001f80:	20000a3c 	.word	0x20000a3c
 8001f84:	40020c00 	.word	0x40020c00
 8001f88:	20000a39 	.word	0x20000a39
 8001f8c:	20000968 	.word	0x20000968
 8001f90:	20000300 	.word	0x20000300
 8001f94:	20000a0c 	.word	0x20000a0c
 8001f98:	2000096c 	.word	0x2000096c
 8001f9c:	200003d4 	.word	0x200003d4

08001fa0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {

	  uint8_t *vacuumScaleBytes = (uint8_t *) &vacuumScale;
 8001fa8:	4b7b      	ldr	r3, [pc, #492]	; (8002198 <StartTask02+0x1f8>)
 8001faa:	617b      	str	r3, [r7, #20]
	  uint8_t *temperatureBytes = (uint8_t *) &temperature;
 8001fac:	4b7b      	ldr	r3, [pc, #492]	; (800219c <StartTask02+0x1fc>)
 8001fae:	613b      	str	r3, [r7, #16]
	  uint8_t *flowRateBytes = (uint8_t *) &flowRate;
 8001fb0:	4b7b      	ldr	r3, [pc, #492]	; (80021a0 <StartTask02+0x200>)
 8001fb2:	60fb      	str	r3, [r7, #12]

    switch(pumpTestsParameters[pump].eNextState){
 8001fb4:	4b7b      	ldr	r3, [pc, #492]	; (80021a4 <StartTask02+0x204>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4a7b      	ldr	r2, [pc, #492]	; (80021a8 <StartTask02+0x208>)
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	011b      	lsls	r3, r3, #4
 8001fc4:	4413      	add	r3, r2
 8001fc6:	3318      	adds	r3, #24
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b0f      	cmp	r3, #15
 8001fcc:	d873      	bhi.n	80020b6 <StartTask02+0x116>
 8001fce:	a201      	add	r2, pc, #4	; (adr r2, 8001fd4 <StartTask02+0x34>)
 8001fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd4:	08002159 	.word	0x08002159
 8001fd8:	080020b7 	.word	0x080020b7
 8001fdc:	080020b7 	.word	0x080020b7
 8001fe0:	080020b7 	.word	0x080020b7
 8001fe4:	080020b7 	.word	0x080020b7
 8001fe8:	080020b7 	.word	0x080020b7
 8001fec:	080020b7 	.word	0x080020b7
 8001ff0:	080020b7 	.word	0x080020b7
 8001ff4:	080020b7 	.word	0x080020b7
 8001ff8:	080020b7 	.word	0x080020b7
 8001ffc:	080020b7 	.word	0x080020b7
 8002000:	080020b7 	.word	0x080020b7
 8002004:	080020b7 	.word	0x080020b7
 8002008:	08002015 	.word	0x08002015
 800200c:	08002159 	.word	0x08002159
 8002010:	08002159 	.word	0x08002159
		case START:
			break;
		case IDLE:
			tx_buffer[0] = pumpTestsParameters[pump].eNextState;
 8002014:	4b63      	ldr	r3, [pc, #396]	; (80021a4 <StartTask02+0x204>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	4619      	mov	r1, r3
 800201a:	4a63      	ldr	r2, [pc, #396]	; (80021a8 <StartTask02+0x208>)
 800201c:	460b      	mov	r3, r1
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	011b      	lsls	r3, r3, #4
 8002024:	4413      	add	r3, r2
 8002026:	3318      	adds	r3, #24
 8002028:	781a      	ldrb	r2, [r3, #0]
 800202a:	4b60      	ldr	r3, [pc, #384]	; (80021ac <StartTask02+0x20c>)
 800202c:	701a      	strb	r2, [r3, #0]
			tx_buffer[1] = pump;
 800202e:	4b5d      	ldr	r3, [pc, #372]	; (80021a4 <StartTask02+0x204>)
 8002030:	781a      	ldrb	r2, [r3, #0]
 8002032:	4b5e      	ldr	r3, [pc, #376]	; (80021ac <StartTask02+0x20c>)
 8002034:	705a      	strb	r2, [r3, #1]
			tx_buffer[2] = hours;
 8002036:	4b5e      	ldr	r3, [pc, #376]	; (80021b0 <StartTask02+0x210>)
 8002038:	781a      	ldrb	r2, [r3, #0]
 800203a:	4b5c      	ldr	r3, [pc, #368]	; (80021ac <StartTask02+0x20c>)
 800203c:	709a      	strb	r2, [r3, #2]
			tx_buffer[3] = minutes;
 800203e:	4b5d      	ldr	r3, [pc, #372]	; (80021b4 <StartTask02+0x214>)
 8002040:	781a      	ldrb	r2, [r3, #0]
 8002042:	4b5a      	ldr	r3, [pc, #360]	; (80021ac <StartTask02+0x20c>)
 8002044:	70da      	strb	r2, [r3, #3]
			tx_buffer[4] = seconds;
 8002046:	4b5c      	ldr	r3, [pc, #368]	; (80021b8 <StartTask02+0x218>)
 8002048:	781a      	ldrb	r2, [r3, #0]
 800204a:	4b58      	ldr	r3, [pc, #352]	; (80021ac <StartTask02+0x20c>)
 800204c:	711a      	strb	r2, [r3, #4]
			tx_buffer[5] = vacuumScaleBytes[0];	// Torr
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	781a      	ldrb	r2, [r3, #0]
 8002052:	4b56      	ldr	r3, [pc, #344]	; (80021ac <StartTask02+0x20c>)
 8002054:	715a      	strb	r2, [r3, #5]
			tx_buffer[6] = vacuumScaleBytes[1];
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	785a      	ldrb	r2, [r3, #1]
 800205a:	4b54      	ldr	r3, [pc, #336]	; (80021ac <StartTask02+0x20c>)
 800205c:	719a      	strb	r2, [r3, #6]
			tx_buffer[7] = vacuumScaleBytes[2];
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	789a      	ldrb	r2, [r3, #2]
 8002062:	4b52      	ldr	r3, [pc, #328]	; (80021ac <StartTask02+0x20c>)
 8002064:	71da      	strb	r2, [r3, #7]
			tx_buffer[8] = vacuumScaleBytes[3];
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	78da      	ldrb	r2, [r3, #3]
 800206a:	4b50      	ldr	r3, [pc, #320]	; (80021ac <StartTask02+0x20c>)
 800206c:	721a      	strb	r2, [r3, #8]
			tx_buffer[9] = temperatureBytes[0];	// Temperature in C
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	781a      	ldrb	r2, [r3, #0]
 8002072:	4b4e      	ldr	r3, [pc, #312]	; (80021ac <StartTask02+0x20c>)
 8002074:	725a      	strb	r2, [r3, #9]
			tx_buffer[10] = temperatureBytes[1];
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	785a      	ldrb	r2, [r3, #1]
 800207a:	4b4c      	ldr	r3, [pc, #304]	; (80021ac <StartTask02+0x20c>)
 800207c:	729a      	strb	r2, [r3, #10]
			tx_buffer[11] = temperatureBytes[2];
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	789a      	ldrb	r2, [r3, #2]
 8002082:	4b4a      	ldr	r3, [pc, #296]	; (80021ac <StartTask02+0x20c>)
 8002084:	72da      	strb	r2, [r3, #11]
			tx_buffer[12] = temperatureBytes[3];
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	78da      	ldrb	r2, [r3, #3]
 800208a:	4b48      	ldr	r3, [pc, #288]	; (80021ac <StartTask02+0x20c>)
 800208c:	731a      	strb	r2, [r3, #12]
			tx_buffer[13] = flowRateBytes[0];	// L/min
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	781a      	ldrb	r2, [r3, #0]
 8002092:	4b46      	ldr	r3, [pc, #280]	; (80021ac <StartTask02+0x20c>)
 8002094:	735a      	strb	r2, [r3, #13]
			tx_buffer[14] = flowRateBytes[1];
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	785a      	ldrb	r2, [r3, #1]
 800209a:	4b44      	ldr	r3, [pc, #272]	; (80021ac <StartTask02+0x20c>)
 800209c:	739a      	strb	r2, [r3, #14]
			tx_buffer[15] = flowRateBytes[2];
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	789a      	ldrb	r2, [r3, #2]
 80020a2:	4b42      	ldr	r3, [pc, #264]	; (80021ac <StartTask02+0x20c>)
 80020a4:	73da      	strb	r2, [r3, #15]
			tx_buffer[16] = flowRateBytes[3];
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	78da      	ldrb	r2, [r3, #3]
 80020aa:	4b40      	ldr	r3, [pc, #256]	; (80021ac <StartTask02+0x20c>)
 80020ac:	741a      	strb	r2, [r3, #16]
			tx_buffer_size = 17;
 80020ae:	4b43      	ldr	r3, [pc, #268]	; (80021bc <StartTask02+0x21c>)
 80020b0:	2211      	movs	r2, #17
 80020b2:	701a      	strb	r2, [r3, #0]
			break;
 80020b4:	e051      	b.n	800215a <StartTask02+0x1ba>
		case FAIL_STATE:
			break;
		case STOP:
			break;
		default:
			tx_buffer[0] = pumpTestsParameters[pump].eNextState;
 80020b6:	4b3b      	ldr	r3, [pc, #236]	; (80021a4 <StartTask02+0x204>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	4619      	mov	r1, r3
 80020bc:	4a3a      	ldr	r2, [pc, #232]	; (80021a8 <StartTask02+0x208>)
 80020be:	460b      	mov	r3, r1
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	440b      	add	r3, r1
 80020c4:	011b      	lsls	r3, r3, #4
 80020c6:	4413      	add	r3, r2
 80020c8:	3318      	adds	r3, #24
 80020ca:	781a      	ldrb	r2, [r3, #0]
 80020cc:	4b37      	ldr	r3, [pc, #220]	; (80021ac <StartTask02+0x20c>)
 80020ce:	701a      	strb	r2, [r3, #0]
			tx_buffer[1] = pump;
 80020d0:	4b34      	ldr	r3, [pc, #208]	; (80021a4 <StartTask02+0x204>)
 80020d2:	781a      	ldrb	r2, [r3, #0]
 80020d4:	4b35      	ldr	r3, [pc, #212]	; (80021ac <StartTask02+0x20c>)
 80020d6:	705a      	strb	r2, [r3, #1]
			tx_buffer[2] = hours;
 80020d8:	4b35      	ldr	r3, [pc, #212]	; (80021b0 <StartTask02+0x210>)
 80020da:	781a      	ldrb	r2, [r3, #0]
 80020dc:	4b33      	ldr	r3, [pc, #204]	; (80021ac <StartTask02+0x20c>)
 80020de:	709a      	strb	r2, [r3, #2]
			tx_buffer[3] = minutes;
 80020e0:	4b34      	ldr	r3, [pc, #208]	; (80021b4 <StartTask02+0x214>)
 80020e2:	781a      	ldrb	r2, [r3, #0]
 80020e4:	4b31      	ldr	r3, [pc, #196]	; (80021ac <StartTask02+0x20c>)
 80020e6:	70da      	strb	r2, [r3, #3]
			tx_buffer[4] = seconds;
 80020e8:	4b33      	ldr	r3, [pc, #204]	; (80021b8 <StartTask02+0x218>)
 80020ea:	781a      	ldrb	r2, [r3, #0]
 80020ec:	4b2f      	ldr	r3, [pc, #188]	; (80021ac <StartTask02+0x20c>)
 80020ee:	711a      	strb	r2, [r3, #4]
			tx_buffer[5] = vacuumScaleBytes[0];	// Torr
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	781a      	ldrb	r2, [r3, #0]
 80020f4:	4b2d      	ldr	r3, [pc, #180]	; (80021ac <StartTask02+0x20c>)
 80020f6:	715a      	strb	r2, [r3, #5]
			tx_buffer[6] = vacuumScaleBytes[1];
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	785a      	ldrb	r2, [r3, #1]
 80020fc:	4b2b      	ldr	r3, [pc, #172]	; (80021ac <StartTask02+0x20c>)
 80020fe:	719a      	strb	r2, [r3, #6]
			tx_buffer[7] = vacuumScaleBytes[2];
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	789a      	ldrb	r2, [r3, #2]
 8002104:	4b29      	ldr	r3, [pc, #164]	; (80021ac <StartTask02+0x20c>)
 8002106:	71da      	strb	r2, [r3, #7]
			tx_buffer[8] = vacuumScaleBytes[3];
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	78da      	ldrb	r2, [r3, #3]
 800210c:	4b27      	ldr	r3, [pc, #156]	; (80021ac <StartTask02+0x20c>)
 800210e:	721a      	strb	r2, [r3, #8]
			tx_buffer[9] = temperatureBytes[0];	// Temperature in C
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	781a      	ldrb	r2, [r3, #0]
 8002114:	4b25      	ldr	r3, [pc, #148]	; (80021ac <StartTask02+0x20c>)
 8002116:	725a      	strb	r2, [r3, #9]
			tx_buffer[10] = temperatureBytes[1];
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	785a      	ldrb	r2, [r3, #1]
 800211c:	4b23      	ldr	r3, [pc, #140]	; (80021ac <StartTask02+0x20c>)
 800211e:	729a      	strb	r2, [r3, #10]
			tx_buffer[11] = temperatureBytes[2];
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	789a      	ldrb	r2, [r3, #2]
 8002124:	4b21      	ldr	r3, [pc, #132]	; (80021ac <StartTask02+0x20c>)
 8002126:	72da      	strb	r2, [r3, #11]
			tx_buffer[12] = temperatureBytes[3];
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	78da      	ldrb	r2, [r3, #3]
 800212c:	4b1f      	ldr	r3, [pc, #124]	; (80021ac <StartTask02+0x20c>)
 800212e:	731a      	strb	r2, [r3, #12]
			tx_buffer[13] = flowRateBytes[0];	// L/min
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	781a      	ldrb	r2, [r3, #0]
 8002134:	4b1d      	ldr	r3, [pc, #116]	; (80021ac <StartTask02+0x20c>)
 8002136:	735a      	strb	r2, [r3, #13]
			tx_buffer[14] = flowRateBytes[1];
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	785a      	ldrb	r2, [r3, #1]
 800213c:	4b1b      	ldr	r3, [pc, #108]	; (80021ac <StartTask02+0x20c>)
 800213e:	739a      	strb	r2, [r3, #14]
			tx_buffer[15] = flowRateBytes[2];
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	789a      	ldrb	r2, [r3, #2]
 8002144:	4b19      	ldr	r3, [pc, #100]	; (80021ac <StartTask02+0x20c>)
 8002146:	73da      	strb	r2, [r3, #15]
			tx_buffer[16] = flowRateBytes[3];
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	78da      	ldrb	r2, [r3, #3]
 800214c:	4b17      	ldr	r3, [pc, #92]	; (80021ac <StartTask02+0x20c>)
 800214e:	741a      	strb	r2, [r3, #16]
			tx_buffer_size = 17;
 8002150:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <StartTask02+0x21c>)
 8002152:	2211      	movs	r2, #17
 8002154:	701a      	strb	r2, [r3, #0]
			break;
 8002156:	e000      	b.n	800215a <StartTask02+0x1ba>
			break;
 8002158:	bf00      	nop
    }
    HAL_UART_Transmit_IT(&huart3, (uint8_t*)tx_buffer, tx_buffer_size);
 800215a:	4b18      	ldr	r3, [pc, #96]	; (80021bc <StartTask02+0x21c>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b29b      	uxth	r3, r3
 8002160:	461a      	mov	r2, r3
 8002162:	4912      	ldr	r1, [pc, #72]	; (80021ac <StartTask02+0x20c>)
 8002164:	4816      	ldr	r0, [pc, #88]	; (80021c0 <StartTask02+0x220>)
 8002166:	f003 ff33 	bl	8005fd0 <HAL_UART_Transmit_IT>
    //HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, tx_buffer_size, HAL_MAX_DELAY);

    // If data no longer needs to be sent
	if(!GET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT)){
 800216a:	4b16      	ldr	r3, [pc, #88]	; (80021c4 <StartTask02+0x224>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10a      	bne.n	800218c <StartTask02+0x1ec>
		osThreadResume(stateMachineHandle);
 8002176:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <StartTask02+0x228>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f005 fc50 	bl	8007a20 <osThreadResume>
		osThreadSuspend(sendDataHandle);
 8002180:	4b12      	ldr	r3, [pc, #72]	; (80021cc <StartTask02+0x22c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4618      	mov	r0, r3
 8002186:	f005 fc17 	bl	80079b8 <osThreadSuspend>
 800218a:	e70d      	b.n	8001fa8 <StartTask02+0x8>
	}else{
		osDelay(1000);
 800218c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002190:	f005 fc7a 	bl	8007a88 <osDelay>
  {
 8002194:	e708      	b.n	8001fa8 <StartTask02+0x8>
 8002196:	bf00      	nop
 8002198:	20000a20 	.word	0x20000a20
 800219c:	20000038 	.word	0x20000038
 80021a0:	20000a1c 	.word	0x20000a1c
 80021a4:	20000a0c 	.word	0x20000a0c
 80021a8:	2000096c 	.word	0x2000096c
 80021ac:	20000a24 	.word	0x20000a24
 80021b0:	20000a3a 	.word	0x20000a3a
 80021b4:	20000a3b 	.word	0x20000a3b
 80021b8:	20000a3c 	.word	0x20000a3c
 80021bc:	20000a38 	.word	0x20000a38
 80021c0:	200003d4 	.word	0x200003d4
 80021c4:	20000a39 	.word	0x20000a39
 80021c8:	20000964 	.word	0x20000964
 80021cc:	20000968 	.word	0x20000968

080021d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a3b      	ldr	r2, [pc, #236]	; (80022cc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d101      	bne.n	80021e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80021e2:	f000 fddb 	bl	8002d9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim == &htim10) { // This a timer period = 1 sec
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a39      	ldr	r2, [pc, #228]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d11f      	bne.n	800222e <HAL_TIM_PeriodElapsedCallback+0x5e>
  		seconds++;
 80021ee:	4b39      	ldr	r3, [pc, #228]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	3301      	adds	r3, #1
 80021f4:	b2da      	uxtb	r2, r3
 80021f6:	4b37      	ldr	r3, [pc, #220]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80021f8:	701a      	strb	r2, [r3, #0]
  		if(seconds == 60){
 80021fa:	4b36      	ldr	r3, [pc, #216]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	2b3c      	cmp	r3, #60	; 0x3c
 8002200:	d115      	bne.n	800222e <HAL_TIM_PeriodElapsedCallback+0x5e>
  			seconds = 0;
 8002202:	4b34      	ldr	r3, [pc, #208]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002204:	2200      	movs	r2, #0
 8002206:	701a      	strb	r2, [r3, #0]
  			minutes++;
 8002208:	4b33      	ldr	r3, [pc, #204]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	3301      	adds	r3, #1
 800220e:	b2da      	uxtb	r2, r3
 8002210:	4b31      	ldr	r3, [pc, #196]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002212:	701a      	strb	r2, [r3, #0]
  			if(minutes == 60){
 8002214:	4b30      	ldr	r3, [pc, #192]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b3c      	cmp	r3, #60	; 0x3c
 800221a:	d108      	bne.n	800222e <HAL_TIM_PeriodElapsedCallback+0x5e>
  				minutes = 0;
 800221c:	4b2e      	ldr	r3, [pc, #184]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800221e:	2200      	movs	r2, #0
 8002220:	701a      	strb	r2, [r3, #0]
  				hours++;
 8002222:	4b2e      	ldr	r3, [pc, #184]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	3301      	adds	r3, #1
 8002228:	b2da      	uxtb	r2, r3
 800222a:	4b2c      	ldr	r3, [pc, #176]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800222c:	701a      	strb	r2, [r3, #0]
  			}
  		}
  	}
  if(htim->Instance == TIM7) { // This is for PWM
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a2b      	ldr	r2, [pc, #172]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d144      	bne.n	80022c2 <HAL_TIM_PeriodElapsedCallback+0xf2>
	  currPos = toggleCount/2;
 8002238:	4b2a      	ldr	r3, [pc, #168]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	085b      	lsrs	r3, r3, #1
 800223e:	b29a      	uxth	r2, r3
 8002240:	4b29      	ldr	r3, [pc, #164]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002242:	801a      	strh	r2, [r3, #0]
	if(steps != currPos || ((toggleCount%2) != 0)){
 8002244:	4b29      	ldr	r3, [pc, #164]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002246:	881a      	ldrh	r2, [r3, #0]
 8002248:	4b27      	ldr	r3, [pc, #156]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800224a:	881b      	ldrh	r3, [r3, #0]
 800224c:	429a      	cmp	r2, r3
 800224e:	d106      	bne.n	800225e <HAL_TIM_PeriodElapsedCallback+0x8e>
 8002250:	4b24      	ldr	r3, [pc, #144]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	b29b      	uxth	r3, r3
 800225a:	2b00      	cmp	r3, #0
 800225c:	d02e      	beq.n	80022bc <HAL_TIM_PeriodElapsedCallback+0xec>
		if(steps > currPos ){
 800225e:	4b23      	ldr	r3, [pc, #140]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002260:	881a      	ldrh	r2, [r3, #0]
 8002262:	4b21      	ldr	r3, [pc, #132]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d90e      	bls.n	8002288 <HAL_TIM_PeriodElapsedCallback+0xb8>
			HAL_GPIO_WritePin(dirGroup, dirPin, SET);
 800226a:	4b21      	ldr	r3, [pc, #132]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a21      	ldr	r2, [pc, #132]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002270:	8811      	ldrh	r1, [r2, #0]
 8002272:	2201      	movs	r2, #1
 8002274:	4618      	mov	r0, r3
 8002276:	f001 fe79 	bl	8003f6c <HAL_GPIO_WritePin>
			toggleCount++;
 800227a:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800227c:	881b      	ldrh	r3, [r3, #0]
 800227e:	3301      	adds	r3, #1
 8002280:	b29a      	uxth	r2, r3
 8002282:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002284:	801a      	strh	r2, [r3, #0]
 8002286:	e00d      	b.n	80022a4 <HAL_TIM_PeriodElapsedCallback+0xd4>
		}
		else {
			HAL_GPIO_WritePin(dirGroup, dirPin, RESET);
 8002288:	4b19      	ldr	r3, [pc, #100]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a19      	ldr	r2, [pc, #100]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800228e:	8811      	ldrh	r1, [r2, #0]
 8002290:	2200      	movs	r2, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f001 fe6a 	bl	8003f6c <HAL_GPIO_WritePin>
			toggleCount--;
 8002298:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800229a:	881b      	ldrh	r3, [r3, #0]
 800229c:	3b01      	subs	r3, #1
 800229e:	b29a      	uxth	r2, r3
 80022a0:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80022a2:	801a      	strh	r2, [r3, #0]
		}
		HAL_GPIO_TogglePin(pulGroup, pulPin);
 80022a4:	4b14      	ldr	r3, [pc, #80]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a14      	ldr	r2, [pc, #80]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80022aa:	8812      	ldrh	r2, [r2, #0]
 80022ac:	4611      	mov	r1, r2
 80022ae:	4618      	mov	r0, r3
 80022b0:	f001 fe75 	bl	8003f9e <HAL_GPIO_TogglePin>
		HAL_TIM_Base_Start_IT(&htim7);
 80022b4:	4812      	ldr	r0, [pc, #72]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80022b6:	f003 f9bb 	bl	8005630 <HAL_TIM_Base_Start_IT>
	}
	 //HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_5);
  }

  /* USER CODE END Callback 1 */
}
 80022ba:	e002      	b.n	80022c2 <HAL_TIM_PeriodElapsedCallback+0xf2>
		HAL_TIM_Base_Stop_IT(&htim7);
 80022bc:	4810      	ldr	r0, [pc, #64]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80022be:	f003 fa2f 	bl	8005720 <HAL_TIM_Base_Stop_IT>
}
 80022c2:	bf00      	nop
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40001000 	.word	0x40001000
 80022d0:	20000300 	.word	0x20000300
 80022d4:	20000a3c 	.word	0x20000a3c
 80022d8:	20000a3b 	.word	0x20000a3b
 80022dc:	20000a3a 	.word	0x20000a3a
 80022e0:	40001400 	.word	0x40001400
 80022e4:	20000250 	.word	0x20000250
 80022e8:	20000252 	.word	0x20000252
 80022ec:	20000254 	.word	0x20000254
 80022f0:	20000030 	.word	0x20000030
 80022f4:	20000034 	.word	0x20000034
 80022f8:	20000028 	.word	0x20000028
 80022fc:	2000002c 	.word	0x2000002c
 8002300:	200002b4 	.word	0x200002b4

08002304 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002308:	b672      	cpsid	i
}
 800230a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800230c:	e7fe      	b.n	800230c <Error_Handler+0x8>
	...

08002310 <dacSet>:
// Static Functions Declaration	----------------------------------------//



// Public Functions		------------------------------------------------//
void dacSet(DAC_HandleTypeDef *dac, uint32_t channel, float volts){
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	ed87 0a01 	vstr	s0, [r7, #4]
	HAL_DAC_Start(dac, channel);
 800231e:	68b9      	ldr	r1, [r7, #8]
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f001 fab1 	bl	8003888 <HAL_DAC_Start>
	dacBitVal = (volts/3.3)*4095;
 8002326:	edd7 7a01 	vldr	s15, [r7, #4]
 800232a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800232e:	ed9f 5b0c 	vldr	d5, [pc, #48]	; 8002360 <dacSet+0x50>
 8002332:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002336:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 8002368 <dacSet+0x58>
 800233a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800233e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002342:	ee17 2a90 	vmov	r2, s15
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <dacSet+0x60>)
 8002348:	601a      	str	r2, [r3, #0]
	HAL_DAC_SetValue(dac, channel, DAC_ALIGN_12B_R, dacBitVal);
 800234a:	4b09      	ldr	r3, [pc, #36]	; (8002370 <dacSet+0x60>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2200      	movs	r2, #0
 8002350:	68b9      	ldr	r1, [r7, #8]
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f001 fb44 	bl	80039e0 <HAL_DAC_SetValue>
}
 8002358:	bf00      	nop
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	66666666 	.word	0x66666666
 8002364:	400a6666 	.word	0x400a6666
 8002368:	00000000 	.word	0x00000000
 800236c:	40affe00 	.word	0x40affe00
 8002370:	20000a40 	.word	0x20000a40
 8002374:	00000000 	.word	0x00000000

08002378 <adcGet>:

float adcGet(ADC_HandleTypeDef *hadc1){
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(hadc1);
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f000 fd93 	bl	8002eac <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1, 1000);
 8002386:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 fe90 	bl	80030b0 <HAL_ADC_PollForConversion>
	adcBitVal = HAL_ADC_GetValue(hadc1);
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 ff18 	bl	80031c6 <HAL_ADC_GetValue>
 8002396:	4603      	mov	r3, r0
 8002398:	b29a      	uxth	r2, r3
 800239a:	4b13      	ldr	r3, [pc, #76]	; (80023e8 <adcGet+0x70>)
 800239c:	801a      	strh	r2, [r3, #0]
	adcVolts = (float)adcBitVal/4095 * 3.3;
 800239e:	4b12      	ldr	r3, [pc, #72]	; (80023e8 <adcGet+0x70>)
 80023a0:	881b      	ldrh	r3, [r3, #0]
 80023a2:	ee07 3a90 	vmov	s15, r3
 80023a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023aa:	eddf 6a10 	vldr	s13, [pc, #64]	; 80023ec <adcGet+0x74>
 80023ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023b6:	ed9f 6b0a 	vldr	d6, [pc, #40]	; 80023e0 <adcGet+0x68>
 80023ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 80023be:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80023c2:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <adcGet+0x78>)
 80023c4:	edc3 7a00 	vstr	s15, [r3]
	HAL_ADC_Stop(hadc1);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f000 fe3d 	bl	8003048 <HAL_ADC_Stop>
	return adcVolts;
 80023ce:	4b08      	ldr	r3, [pc, #32]	; (80023f0 <adcGet+0x78>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	ee07 3a90 	vmov	s15, r3
}
 80023d6:	eeb0 0a67 	vmov.f32	s0, s15
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	66666666 	.word	0x66666666
 80023e4:	400a6666 	.word	0x400a6666
 80023e8:	20000a44 	.word	0x20000a44
 80023ec:	457ff000 	.word	0x457ff000
 80023f0:	20000a48 	.word	0x20000a48

080023f4 <solenoidOneOpen>:
    // Now you can use buffer as a string
    //HAL_UART_Transmit(huart, buffer, strlen((char *)buffer), HAL_MAX_DELAY);

}

void solenoidOneOpen(){
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(solenoidOneGroup, solenoidOnePin, 1);	// 3.3 V
 80023f8:	4b08      	ldr	r3, [pc, #32]	; (800241c <solenoidOneOpen+0x28>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a08      	ldr	r2, [pc, #32]	; (8002420 <solenoidOneOpen+0x2c>)
 80023fe:	8811      	ldrh	r1, [r2, #0]
 8002400:	2201      	movs	r2, #1
 8002402:	4618      	mov	r0, r3
 8002404:	f001 fdb2 	bl	8003f6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(solenoidTwoGroup, solenoidTwoPin, 0);
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <solenoidOneOpen+0x30>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a06      	ldr	r2, [pc, #24]	; (8002428 <solenoidOneOpen+0x34>)
 800240e:	8811      	ldrh	r1, [r2, #0]
 8002410:	2200      	movs	r2, #0
 8002412:	4618      	mov	r0, r3
 8002414:	f001 fdaa 	bl	8003f6c <HAL_GPIO_WritePin>
	return;
 8002418:	bf00      	nop
}
 800241a:	bd80      	pop	{r7, pc}
 800241c:	2000003c 	.word	0x2000003c
 8002420:	20000040 	.word	0x20000040
 8002424:	20000044 	.word	0x20000044
 8002428:	20000048 	.word	0x20000048

0800242c <solenoidTwoOpen>:
void solenoidTwoOpen(){
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(solenoidOneGroup, solenoidOnePin, 0);
 8002430:	4b08      	ldr	r3, [pc, #32]	; (8002454 <solenoidTwoOpen+0x28>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a08      	ldr	r2, [pc, #32]	; (8002458 <solenoidTwoOpen+0x2c>)
 8002436:	8811      	ldrh	r1, [r2, #0]
 8002438:	2200      	movs	r2, #0
 800243a:	4618      	mov	r0, r3
 800243c:	f001 fd96 	bl	8003f6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(solenoidTwoGroup, solenoidTwoPin, 1);
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <solenoidTwoOpen+0x30>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a06      	ldr	r2, [pc, #24]	; (8002460 <solenoidTwoOpen+0x34>)
 8002446:	8811      	ldrh	r1, [r2, #0]
 8002448:	2201      	movs	r2, #1
 800244a:	4618      	mov	r0, r3
 800244c:	f001 fd8e 	bl	8003f6c <HAL_GPIO_WritePin>
	return;
 8002450:	bf00      	nop
}
 8002452:	bd80      	pop	{r7, pc}
 8002454:	2000003c 	.word	0x2000003c
 8002458:	20000040 	.word	0x20000040
 800245c:	20000044 	.word	0x20000044
 8002460:	20000048 	.word	0x20000048

08002464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800246a:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <HAL_MspInit+0x4c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	4a10      	ldr	r2, [pc, #64]	; (80024b0 <HAL_MspInit+0x4c>)
 8002470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002474:	6413      	str	r3, [r2, #64]	; 0x40
 8002476:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <HAL_MspInit+0x4c>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002482:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <HAL_MspInit+0x4c>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002486:	4a0a      	ldr	r2, [pc, #40]	; (80024b0 <HAL_MspInit+0x4c>)
 8002488:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800248c:	6453      	str	r3, [r2, #68]	; 0x44
 800248e:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <HAL_MspInit+0x4c>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002492:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002496:	603b      	str	r3, [r7, #0]
 8002498:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	210f      	movs	r1, #15
 800249e:	f06f 0001 	mvn.w	r0, #1
 80024a2:	f001 f9a5 	bl	80037f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024a6:	bf00      	nop
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40023800 	.word	0x40023800

080024b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b08a      	sub	sp, #40	; 0x28
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024bc:	f107 0314 	add.w	r3, r7, #20
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
 80024ca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a21      	ldr	r2, [pc, #132]	; (8002558 <HAL_ADC_MspInit+0xa4>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d13b      	bne.n	800254e <HAL_ADC_MspInit+0x9a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024d6:	4b21      	ldr	r3, [pc, #132]	; (800255c <HAL_ADC_MspInit+0xa8>)
 80024d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024da:	4a20      	ldr	r2, [pc, #128]	; (800255c <HAL_ADC_MspInit+0xa8>)
 80024dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e0:	6453      	str	r3, [r2, #68]	; 0x44
 80024e2:	4b1e      	ldr	r3, [pc, #120]	; (800255c <HAL_ADC_MspInit+0xa8>)
 80024e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ee:	4b1b      	ldr	r3, [pc, #108]	; (800255c <HAL_ADC_MspInit+0xa8>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	4a1a      	ldr	r2, [pc, #104]	; (800255c <HAL_ADC_MspInit+0xa8>)
 80024f4:	f043 0304 	orr.w	r3, r3, #4
 80024f8:	6313      	str	r3, [r2, #48]	; 0x30
 80024fa:	4b18      	ldr	r3, [pc, #96]	; (800255c <HAL_ADC_MspInit+0xa8>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002506:	4b15      	ldr	r3, [pc, #84]	; (800255c <HAL_ADC_MspInit+0xa8>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	4a14      	ldr	r2, [pc, #80]	; (800255c <HAL_ADC_MspInit+0xa8>)
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	6313      	str	r3, [r2, #48]	; 0x30
 8002512:	4b12      	ldr	r3, [pc, #72]	; (800255c <HAL_ADC_MspInit+0xa8>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	60bb      	str	r3, [r7, #8]
 800251c:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PA3     ------> ADC1_IN3
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800251e:	2301      	movs	r3, #1
 8002520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002522:	2303      	movs	r3, #3
 8002524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002526:	2300      	movs	r3, #0
 8002528:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800252a:	f107 0314 	add.w	r3, r7, #20
 800252e:	4619      	mov	r1, r3
 8002530:	480b      	ldr	r0, [pc, #44]	; (8002560 <HAL_ADC_MspInit+0xac>)
 8002532:	f001 fb6f 	bl	8003c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8002536:	2368      	movs	r3, #104	; 0x68
 8002538:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800253a:	2303      	movs	r3, #3
 800253c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	2300      	movs	r3, #0
 8002540:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002542:	f107 0314 	add.w	r3, r7, #20
 8002546:	4619      	mov	r1, r3
 8002548:	4806      	ldr	r0, [pc, #24]	; (8002564 <HAL_ADC_MspInit+0xb0>)
 800254a:	f001 fb63 	bl	8003c14 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800254e:	bf00      	nop
 8002550:	3728      	adds	r7, #40	; 0x28
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40012000 	.word	0x40012000
 800255c:	40023800 	.word	0x40023800
 8002560:	40020800 	.word	0x40020800
 8002564:	40020000 	.word	0x40020000

08002568 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08a      	sub	sp, #40	; 0x28
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002570:	f107 0314 	add.w	r3, r7, #20
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	605a      	str	r2, [r3, #4]
 800257a:	609a      	str	r2, [r3, #8]
 800257c:	60da      	str	r2, [r3, #12]
 800257e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a19      	ldr	r2, [pc, #100]	; (80025ec <HAL_DAC_MspInit+0x84>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d12b      	bne.n	80025e2 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800258a:	4b19      	ldr	r3, [pc, #100]	; (80025f0 <HAL_DAC_MspInit+0x88>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	4a18      	ldr	r2, [pc, #96]	; (80025f0 <HAL_DAC_MspInit+0x88>)
 8002590:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002594:	6413      	str	r3, [r2, #64]	; 0x40
 8002596:	4b16      	ldr	r3, [pc, #88]	; (80025f0 <HAL_DAC_MspInit+0x88>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a2:	4b13      	ldr	r3, [pc, #76]	; (80025f0 <HAL_DAC_MspInit+0x88>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a12      	ldr	r2, [pc, #72]	; (80025f0 <HAL_DAC_MspInit+0x88>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <HAL_DAC_MspInit+0x88>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80025ba:	2310      	movs	r3, #16
 80025bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025be:	2303      	movs	r3, #3
 80025c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c6:	f107 0314 	add.w	r3, r7, #20
 80025ca:	4619      	mov	r1, r3
 80025cc:	4809      	ldr	r0, [pc, #36]	; (80025f4 <HAL_DAC_MspInit+0x8c>)
 80025ce:	f001 fb21 	bl	8003c14 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80025d2:	2200      	movs	r2, #0
 80025d4:	210f      	movs	r1, #15
 80025d6:	2036      	movs	r0, #54	; 0x36
 80025d8:	f001 f90a 	bl	80037f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80025dc:	2036      	movs	r0, #54	; 0x36
 80025de:	f001 f923 	bl	8003828 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80025e2:	bf00      	nop
 80025e4:	3728      	adds	r7, #40	; 0x28
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40007400 	.word	0x40007400
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40020000 	.word	0x40020000

080025f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a1a      	ldr	r2, [pc, #104]	; (8002670 <HAL_TIM_Base_MspInit+0x78>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d114      	bne.n	8002634 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800260a:	4b1a      	ldr	r3, [pc, #104]	; (8002674 <HAL_TIM_Base_MspInit+0x7c>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	4a19      	ldr	r2, [pc, #100]	; (8002674 <HAL_TIM_Base_MspInit+0x7c>)
 8002610:	f043 0320 	orr.w	r3, r3, #32
 8002614:	6413      	str	r3, [r2, #64]	; 0x40
 8002616:	4b17      	ldr	r3, [pc, #92]	; (8002674 <HAL_TIM_Base_MspInit+0x7c>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	f003 0320 	and.w	r3, r3, #32
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002622:	2200      	movs	r2, #0
 8002624:	2105      	movs	r1, #5
 8002626:	2037      	movs	r0, #55	; 0x37
 8002628:	f001 f8e2 	bl	80037f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800262c:	2037      	movs	r0, #55	; 0x37
 800262e:	f001 f8fb 	bl	8003828 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002632:	e018      	b.n	8002666 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM10)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0f      	ldr	r2, [pc, #60]	; (8002678 <HAL_TIM_Base_MspInit+0x80>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d113      	bne.n	8002666 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800263e:	4b0d      	ldr	r3, [pc, #52]	; (8002674 <HAL_TIM_Base_MspInit+0x7c>)
 8002640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002642:	4a0c      	ldr	r2, [pc, #48]	; (8002674 <HAL_TIM_Base_MspInit+0x7c>)
 8002644:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002648:	6453      	str	r3, [r2, #68]	; 0x44
 800264a:	4b0a      	ldr	r3, [pc, #40]	; (8002674 <HAL_TIM_Base_MspInit+0x7c>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002652:	60bb      	str	r3, [r7, #8]
 8002654:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8002656:	2200      	movs	r2, #0
 8002658:	2105      	movs	r1, #5
 800265a:	2019      	movs	r0, #25
 800265c:	f001 f8c8 	bl	80037f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002660:	2019      	movs	r0, #25
 8002662:	f001 f8e1 	bl	8003828 <HAL_NVIC_EnableIRQ>
}
 8002666:	bf00      	nop
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40001400 	.word	0x40001400
 8002674:	40023800 	.word	0x40023800
 8002678:	40014400 	.word	0x40014400

0800267c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b0b0      	sub	sp, #192	; 0xc0
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002694:	f107 031c 	add.w	r3, r7, #28
 8002698:	2290      	movs	r2, #144	; 0x90
 800269a:	2100      	movs	r1, #0
 800269c:	4618      	mov	r0, r3
 800269e:	f008 fd26 	bl	800b0ee <memset>
  if(huart->Instance==UART5)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a58      	ldr	r2, [pc, #352]	; (8002808 <HAL_UART_MspInit+0x18c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d15f      	bne.n	800276c <HAL_UART_MspInit+0xf0>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80026ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026b0:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80026b2:	2300      	movs	r3, #0
 80026b4:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026b6:	f107 031c 	add.w	r3, r7, #28
 80026ba:	4618      	mov	r0, r3
 80026bc:	f002 fb38 	bl	8004d30 <HAL_RCCEx_PeriphCLKConfig>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80026c6:	f7ff fe1d 	bl	8002304 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80026ca:	4b50      	ldr	r3, [pc, #320]	; (800280c <HAL_UART_MspInit+0x190>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	4a4f      	ldr	r2, [pc, #316]	; (800280c <HAL_UART_MspInit+0x190>)
 80026d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026d4:	6413      	str	r3, [r2, #64]	; 0x40
 80026d6:	4b4d      	ldr	r3, [pc, #308]	; (800280c <HAL_UART_MspInit+0x190>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026de:	61bb      	str	r3, [r7, #24]
 80026e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026e2:	4b4a      	ldr	r3, [pc, #296]	; (800280c <HAL_UART_MspInit+0x190>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	4a49      	ldr	r2, [pc, #292]	; (800280c <HAL_UART_MspInit+0x190>)
 80026e8:	f043 0304 	orr.w	r3, r3, #4
 80026ec:	6313      	str	r3, [r2, #48]	; 0x30
 80026ee:	4b47      	ldr	r3, [pc, #284]	; (800280c <HAL_UART_MspInit+0x190>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	617b      	str	r3, [r7, #20]
 80026f8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026fa:	4b44      	ldr	r3, [pc, #272]	; (800280c <HAL_UART_MspInit+0x190>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	4a43      	ldr	r2, [pc, #268]	; (800280c <HAL_UART_MspInit+0x190>)
 8002700:	f043 0302 	orr.w	r3, r3, #2
 8002704:	6313      	str	r3, [r2, #48]	; 0x30
 8002706:	4b41      	ldr	r3, [pc, #260]	; (800280c <HAL_UART_MspInit+0x190>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	693b      	ldr	r3, [r7, #16]
    PC8     ------> UART5_RTS
    PC9     ------> UART5_CTS
    PB8     ------> UART5_RX
    PB9     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002712:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002716:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271a:	2302      	movs	r3, #2
 800271c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002726:	2303      	movs	r3, #3
 8002728:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 800272c:	2307      	movs	r3, #7
 800272e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002732:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002736:	4619      	mov	r1, r3
 8002738:	4835      	ldr	r0, [pc, #212]	; (8002810 <HAL_UART_MspInit+0x194>)
 800273a:	f001 fa6b 	bl	8003c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800273e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002742:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002746:	2302      	movs	r3, #2
 8002748:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274c:	2300      	movs	r3, #0
 800274e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002752:	2303      	movs	r3, #3
 8002754:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 8002758:	2307      	movs	r3, #7
 800275a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800275e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002762:	4619      	mov	r1, r3
 8002764:	482b      	ldr	r0, [pc, #172]	; (8002814 <HAL_UART_MspInit+0x198>)
 8002766:	f001 fa55 	bl	8003c14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800276a:	e049      	b.n	8002800 <HAL_UART_MspInit+0x184>
  else if(huart->Instance==USART3)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a29      	ldr	r2, [pc, #164]	; (8002818 <HAL_UART_MspInit+0x19c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d144      	bne.n	8002800 <HAL_UART_MspInit+0x184>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002776:	f44f 7380 	mov.w	r3, #256	; 0x100
 800277a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800277c:	2300      	movs	r3, #0
 800277e:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002780:	f107 031c 	add.w	r3, r7, #28
 8002784:	4618      	mov	r0, r3
 8002786:	f002 fad3 	bl	8004d30 <HAL_RCCEx_PeriphCLKConfig>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <HAL_UART_MspInit+0x118>
      Error_Handler();
 8002790:	f7ff fdb8 	bl	8002304 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002794:	4b1d      	ldr	r3, [pc, #116]	; (800280c <HAL_UART_MspInit+0x190>)
 8002796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002798:	4a1c      	ldr	r2, [pc, #112]	; (800280c <HAL_UART_MspInit+0x190>)
 800279a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800279e:	6413      	str	r3, [r2, #64]	; 0x40
 80027a0:	4b1a      	ldr	r3, [pc, #104]	; (800280c <HAL_UART_MspInit+0x190>)
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027ac:	4b17      	ldr	r3, [pc, #92]	; (800280c <HAL_UART_MspInit+0x190>)
 80027ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b0:	4a16      	ldr	r2, [pc, #88]	; (800280c <HAL_UART_MspInit+0x190>)
 80027b2:	f043 0308 	orr.w	r3, r3, #8
 80027b6:	6313      	str	r3, [r2, #48]	; 0x30
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <HAL_UART_MspInit+0x190>)
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	f003 0308 	and.w	r3, r3, #8
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80027c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027cc:	2302      	movs	r3, #2
 80027ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d8:	2303      	movs	r3, #3
 80027da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80027de:	2307      	movs	r3, #7
 80027e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027e4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80027e8:	4619      	mov	r1, r3
 80027ea:	480c      	ldr	r0, [pc, #48]	; (800281c <HAL_UART_MspInit+0x1a0>)
 80027ec:	f001 fa12 	bl	8003c14 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80027f0:	2200      	movs	r2, #0
 80027f2:	2105      	movs	r1, #5
 80027f4:	2027      	movs	r0, #39	; 0x27
 80027f6:	f000 fffb 	bl	80037f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80027fa:	2027      	movs	r0, #39	; 0x27
 80027fc:	f001 f814 	bl	8003828 <HAL_NVIC_EnableIRQ>
}
 8002800:	bf00      	nop
 8002802:	37c0      	adds	r7, #192	; 0xc0
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40005000 	.word	0x40005000
 800280c:	40023800 	.word	0x40023800
 8002810:	40020800 	.word	0x40020800
 8002814:	40020400 	.word	0x40020400
 8002818:	40004800 	.word	0x40004800
 800281c:	40020c00 	.word	0x40020c00

08002820 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b0ae      	sub	sp, #184	; 0xb8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002828:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	605a      	str	r2, [r3, #4]
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	60da      	str	r2, [r3, #12]
 8002836:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002838:	f107 0314 	add.w	r3, r7, #20
 800283c:	2290      	movs	r2, #144	; 0x90
 800283e:	2100      	movs	r1, #0
 8002840:	4618      	mov	r0, r3
 8002842:	f008 fc54 	bl	800b0ee <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800284e:	d159      	bne.n	8002904 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002850:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002854:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002856:	2300      	movs	r3, #0
 8002858:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800285c:	f107 0314 	add.w	r3, r7, #20
 8002860:	4618      	mov	r0, r3
 8002862:	f002 fa65 	bl	8004d30 <HAL_RCCEx_PeriphCLKConfig>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800286c:	f7ff fd4a 	bl	8002304 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002870:	4b26      	ldr	r3, [pc, #152]	; (800290c <HAL_PCD_MspInit+0xec>)
 8002872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002874:	4a25      	ldr	r2, [pc, #148]	; (800290c <HAL_PCD_MspInit+0xec>)
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	6313      	str	r3, [r2, #48]	; 0x30
 800287c:	4b23      	ldr	r3, [pc, #140]	; (800290c <HAL_PCD_MspInit+0xec>)
 800287e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002888:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800288c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002890:	2302      	movs	r3, #2
 8002892:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002896:	2300      	movs	r3, #0
 8002898:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800289c:	2303      	movs	r3, #3
 800289e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80028a2:	230a      	movs	r3, #10
 80028a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028ac:	4619      	mov	r1, r3
 80028ae:	4818      	ldr	r0, [pc, #96]	; (8002910 <HAL_PCD_MspInit+0xf0>)
 80028b0:	f001 f9b0 	bl	8003c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80028b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028bc:	2300      	movs	r3, #0
 80028be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80028c8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028cc:	4619      	mov	r1, r3
 80028ce:	4810      	ldr	r0, [pc, #64]	; (8002910 <HAL_PCD_MspInit+0xf0>)
 80028d0:	f001 f9a0 	bl	8003c14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80028d4:	4b0d      	ldr	r3, [pc, #52]	; (800290c <HAL_PCD_MspInit+0xec>)
 80028d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028d8:	4a0c      	ldr	r2, [pc, #48]	; (800290c <HAL_PCD_MspInit+0xec>)
 80028da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028de:	6353      	str	r3, [r2, #52]	; 0x34
 80028e0:	4b0a      	ldr	r3, [pc, #40]	; (800290c <HAL_PCD_MspInit+0xec>)
 80028e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e8:	60fb      	str	r3, [r7, #12]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	4b07      	ldr	r3, [pc, #28]	; (800290c <HAL_PCD_MspInit+0xec>)
 80028ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f0:	4a06      	ldr	r2, [pc, #24]	; (800290c <HAL_PCD_MspInit+0xec>)
 80028f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028f6:	6453      	str	r3, [r2, #68]	; 0x44
 80028f8:	4b04      	ldr	r3, [pc, #16]	; (800290c <HAL_PCD_MspInit+0xec>)
 80028fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002904:	bf00      	nop
 8002906:	37b8      	adds	r7, #184	; 0xb8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40023800 	.word	0x40023800
 8002910:	40020000 	.word	0x40020000

08002914 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b08e      	sub	sp, #56	; 0x38
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002924:	4b33      	ldr	r3, [pc, #204]	; (80029f4 <HAL_InitTick+0xe0>)
 8002926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002928:	4a32      	ldr	r2, [pc, #200]	; (80029f4 <HAL_InitTick+0xe0>)
 800292a:	f043 0310 	orr.w	r3, r3, #16
 800292e:	6413      	str	r3, [r2, #64]	; 0x40
 8002930:	4b30      	ldr	r3, [pc, #192]	; (80029f4 <HAL_InitTick+0xe0>)
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	f003 0310 	and.w	r3, r3, #16
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800293c:	f107 0210 	add.w	r2, r7, #16
 8002940:	f107 0314 	add.w	r3, r7, #20
 8002944:	4611      	mov	r1, r2
 8002946:	4618      	mov	r0, r3
 8002948:	f002 f9c0 	bl	8004ccc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800294c:	6a3b      	ldr	r3, [r7, #32]
 800294e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002952:	2b00      	cmp	r3, #0
 8002954:	d103      	bne.n	800295e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002956:	f002 f991 	bl	8004c7c <HAL_RCC_GetPCLK1Freq>
 800295a:	6378      	str	r0, [r7, #52]	; 0x34
 800295c:	e004      	b.n	8002968 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800295e:	f002 f98d 	bl	8004c7c <HAL_RCC_GetPCLK1Freq>
 8002962:	4603      	mov	r3, r0
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800296a:	4a23      	ldr	r2, [pc, #140]	; (80029f8 <HAL_InitTick+0xe4>)
 800296c:	fba2 2303 	umull	r2, r3, r2, r3
 8002970:	0c9b      	lsrs	r3, r3, #18
 8002972:	3b01      	subs	r3, #1
 8002974:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002976:	4b21      	ldr	r3, [pc, #132]	; (80029fc <HAL_InitTick+0xe8>)
 8002978:	4a21      	ldr	r2, [pc, #132]	; (8002a00 <HAL_InitTick+0xec>)
 800297a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800297c:	4b1f      	ldr	r3, [pc, #124]	; (80029fc <HAL_InitTick+0xe8>)
 800297e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002982:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002984:	4a1d      	ldr	r2, [pc, #116]	; (80029fc <HAL_InitTick+0xe8>)
 8002986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002988:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800298a:	4b1c      	ldr	r3, [pc, #112]	; (80029fc <HAL_InitTick+0xe8>)
 800298c:	2200      	movs	r2, #0
 800298e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002990:	4b1a      	ldr	r3, [pc, #104]	; (80029fc <HAL_InitTick+0xe8>)
 8002992:	2200      	movs	r2, #0
 8002994:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002996:	4b19      	ldr	r3, [pc, #100]	; (80029fc <HAL_InitTick+0xe8>)
 8002998:	2200      	movs	r2, #0
 800299a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800299c:	4817      	ldr	r0, [pc, #92]	; (80029fc <HAL_InitTick+0xe8>)
 800299e:	f002 fdef 	bl	8005580 <HAL_TIM_Base_Init>
 80029a2:	4603      	mov	r3, r0
 80029a4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80029a8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d11b      	bne.n	80029e8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80029b0:	4812      	ldr	r0, [pc, #72]	; (80029fc <HAL_InitTick+0xe8>)
 80029b2:	f002 fe3d 	bl	8005630 <HAL_TIM_Base_Start_IT>
 80029b6:	4603      	mov	r3, r0
 80029b8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80029bc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d111      	bne.n	80029e8 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80029c4:	2036      	movs	r0, #54	; 0x36
 80029c6:	f000 ff2f 	bl	8003828 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2b0f      	cmp	r3, #15
 80029ce:	d808      	bhi.n	80029e2 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80029d0:	2200      	movs	r2, #0
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	2036      	movs	r0, #54	; 0x36
 80029d6:	f000 ff0b 	bl	80037f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029da:	4a0a      	ldr	r2, [pc, #40]	; (8002a04 <HAL_InitTick+0xf0>)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	e002      	b.n	80029e8 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80029e8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3738      	adds	r7, #56	; 0x38
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40023800 	.word	0x40023800
 80029f8:	431bde83 	.word	0x431bde83
 80029fc:	20000a4c 	.word	0x20000a4c
 8002a00:	40001000 	.word	0x40001000
 8002a04:	2000005c 	.word	0x2000005c

08002a08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a0c:	e7fe      	b.n	8002a0c <NMI_Handler+0x4>

08002a0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a12:	e7fe      	b.n	8002a12 <HardFault_Handler+0x4>

08002a14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a18:	e7fe      	b.n	8002a18 <MemManage_Handler+0x4>

08002a1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a1e:	e7fe      	b.n	8002a1e <BusFault_Handler+0x4>

08002a20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a24:	e7fe      	b.n	8002a24 <UsageFault_Handler+0x4>

08002a26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a26:	b480      	push	{r7}
 8002a28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002a38:	4802      	ldr	r0, [pc, #8]	; (8002a44 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002a3a:	f002 fea0 	bl	800577e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000300 	.word	0x20000300

08002a48 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002a4c:	4802      	ldr	r0, [pc, #8]	; (8002a58 <USART3_IRQHandler+0x10>)
 8002a4e:	f003 fb1d 	bl	800608c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	200003d4 	.word	0x200003d4

08002a5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8002a60:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <TIM6_DAC_IRQHandler+0x20>)
 8002a62:	791b      	ldrb	r3, [r3, #4]
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d002      	beq.n	8002a70 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8002a6a:	4804      	ldr	r0, [pc, #16]	; (8002a7c <TIM6_DAC_IRQHandler+0x20>)
 8002a6c:	f000 ff5e 	bl	800392c <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8002a70:	4803      	ldr	r0, [pc, #12]	; (8002a80 <TIM6_DAC_IRQHandler+0x24>)
 8002a72:	f002 fe84 	bl	800577e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	200002a0 	.word	0x200002a0
 8002a80:	20000a4c 	.word	0x20000a4c

08002a84 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002a88:	4802      	ldr	r0, [pc, #8]	; (8002a94 <TIM7_IRQHandler+0x10>)
 8002a8a:	f002 fe78 	bl	800577e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	200002b4 	.word	0x200002b4

08002a98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  return 1;
 8002a9c:	2301      	movs	r3, #1
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <_kill>:

int _kill(int pid, int sig)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ab2:	f008 fbc5 	bl	800b240 <__errno>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2216      	movs	r2, #22
 8002aba:	601a      	str	r2, [r3, #0]
  return -1;
 8002abc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <_exit>:

void _exit (int status)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ffe7 	bl	8002aa8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ada:	e7fe      	b.n	8002ada <_exit+0x12>

08002adc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	e00a      	b.n	8002b04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002aee:	f3af 8000 	nop.w
 8002af2:	4601      	mov	r1, r0
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	60ba      	str	r2, [r7, #8]
 8002afa:	b2ca      	uxtb	r2, r1
 8002afc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	3301      	adds	r3, #1
 8002b02:	617b      	str	r3, [r7, #20]
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	dbf0      	blt.n	8002aee <_read+0x12>
  }

  return len;
 8002b0c:	687b      	ldr	r3, [r7, #4]
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b086      	sub	sp, #24
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	60f8      	str	r0, [r7, #12]
 8002b1e:	60b9      	str	r1, [r7, #8]
 8002b20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	e009      	b.n	8002b3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	1c5a      	adds	r2, r3, #1
 8002b2c:	60ba      	str	r2, [r7, #8]
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	617b      	str	r3, [r7, #20]
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	dbf1      	blt.n	8002b28 <_write+0x12>
  }
  return len;
 8002b44:	687b      	ldr	r3, [r7, #4]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <_close>:

int _close(int file)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b76:	605a      	str	r2, [r3, #4]
  return 0;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <_isatty>:

int _isatty(int file)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b8e:	2301      	movs	r3, #1
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
	...

08002bb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bc0:	4a14      	ldr	r2, [pc, #80]	; (8002c14 <_sbrk+0x5c>)
 8002bc2:	4b15      	ldr	r3, [pc, #84]	; (8002c18 <_sbrk+0x60>)
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bcc:	4b13      	ldr	r3, [pc, #76]	; (8002c1c <_sbrk+0x64>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d102      	bne.n	8002bda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bd4:	4b11      	ldr	r3, [pc, #68]	; (8002c1c <_sbrk+0x64>)
 8002bd6:	4a12      	ldr	r2, [pc, #72]	; (8002c20 <_sbrk+0x68>)
 8002bd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bda:	4b10      	ldr	r3, [pc, #64]	; (8002c1c <_sbrk+0x64>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4413      	add	r3, r2
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d207      	bcs.n	8002bf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002be8:	f008 fb2a 	bl	800b240 <__errno>
 8002bec:	4603      	mov	r3, r0
 8002bee:	220c      	movs	r2, #12
 8002bf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bf6:	e009      	b.n	8002c0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bf8:	4b08      	ldr	r3, [pc, #32]	; (8002c1c <_sbrk+0x64>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bfe:	4b07      	ldr	r3, [pc, #28]	; (8002c1c <_sbrk+0x64>)
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4413      	add	r3, r2
 8002c06:	4a05      	ldr	r2, [pc, #20]	; (8002c1c <_sbrk+0x64>)
 8002c08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3718      	adds	r7, #24
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20080000 	.word	0x20080000
 8002c18:	00000400 	.word	0x00000400
 8002c1c:	20000a98 	.word	0x20000a98
 8002c20:	200055d0 	.word	0x200055d0

08002c24 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c28:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <SystemInit+0x20>)
 8002c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c2e:	4a05      	ldr	r2, [pc, #20]	; (8002c44 <SystemInit+0x20>)
 8002c30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <vacuumGaugeADC>:
// Static Functions Declaration	----------------------------------------//



// Public Functions		------------------------------------------------//
void vacuumGaugeADC(ADC_HandleTypeDef* hadc){
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002c50:	f107 0308 	add.w	r3, r7, #8
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	605a      	str	r2, [r3, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
 8002c5c:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_10;
 8002c5e:	230a      	movs	r3, #10
 8002c60:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c62:	2301      	movs	r3, #1
 8002c64:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002c66:	2303      	movs	r3, #3
 8002c68:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002c6a:	f107 0308 	add.w	r3, r7, #8
 8002c6e:	4619      	mov	r1, r3
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 fab5 	bl	80031e0 <HAL_ADC_ConfigChannel>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d002      	beq.n	8002c82 <vacuumGaugeADC+0x3a>
	{
	  Error_Handler();
 8002c7c:	f7ff fb42 	bl	8002304 <Error_Handler>
	}
	return;
 8002c80:	bf00      	nop
 8002c82:	bf00      	nop
}
 8002c84:	3718      	adds	r7, #24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	0000      	movs	r0, r0
 8002c8c:	0000      	movs	r0, r0
	...

08002c90 <readVacuum>:

float readVacuum(float voltage){
 8002c90:	b580      	push	{r7, lr}
 8002c92:	ed2d 8b02 	vpush	{d8}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	ed87 0a01 	vstr	s0, [r7, #4]

	float exponent = (voltage * 3.13 - referenceVoltage)/scalingFactor;
 8002c9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ca2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ca6:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 8002d18 <readVacuum+0x88>
 8002caa:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002cae:	4b1c      	ldr	r3, [pc, #112]	; (8002d20 <readVacuum+0x90>)
 8002cb0:	edd3 7a00 	vldr	s15, [r3]
 8002cb4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cb8:	ee36 5b47 	vsub.f64	d5, d6, d7
 8002cbc:	4b19      	ldr	r3, [pc, #100]	; (8002d24 <readVacuum+0x94>)
 8002cbe:	edd3 7a00 	vldr	s15, [r3]
 8002cc2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002cc6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002cca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002cce:	edc7 7a03 	vstr	s15, [r7, #12]
	pressure = referencePressure * pow(10, exponent);
 8002cd2:	4b15      	ldr	r3, [pc, #84]	; (8002d28 <readVacuum+0x98>)
 8002cd4:	edd3 7a00 	vldr	s15, [r3]
 8002cd8:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002cdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ce0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ce4:	eeb0 1b47 	vmov.f64	d1, d7
 8002ce8:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8002cec:	f00a f954 	bl	800cf98 <pow>
 8002cf0:	eeb0 7b40 	vmov.f64	d7, d0
 8002cf4:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002cf8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	; (8002d2c <readVacuum+0x9c>)
 8002cfe:	edc3 7a00 	vstr	s15, [r3]

	return pressure;
 8002d02:	4b0a      	ldr	r3, [pc, #40]	; (8002d2c <readVacuum+0x9c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	ee07 3a90 	vmov	s15, r3
}
 8002d0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	ecbd 8b02 	vpop	{d8}
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	70a3d70a 	.word	0x70a3d70a
 8002d1c:	40090a3d 	.word	0x40090a3d
 8002d20:	20000054 	.word	0x20000054
 8002d24:	20000058 	.word	0x20000058
 8002d28:	20000050 	.word	0x20000050
 8002d2c:	20000a9c 	.word	0x20000a9c

08002d30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d68 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d34:	480d      	ldr	r0, [pc, #52]	; (8002d6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d36:	490e      	ldr	r1, [pc, #56]	; (8002d70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d38:	4a0e      	ldr	r2, [pc, #56]	; (8002d74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d3c:	e002      	b.n	8002d44 <LoopCopyDataInit>

08002d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d42:	3304      	adds	r3, #4

08002d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d48:	d3f9      	bcc.n	8002d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d4a:	4a0b      	ldr	r2, [pc, #44]	; (8002d78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d4c:	4c0b      	ldr	r4, [pc, #44]	; (8002d7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d50:	e001      	b.n	8002d56 <LoopFillZerobss>

08002d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d54:	3204      	adds	r2, #4

08002d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d58:	d3fb      	bcc.n	8002d52 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d5a:	f7ff ff63 	bl	8002c24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d5e:	f008 fa75 	bl	800b24c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d62:	f7fd fd5b 	bl	800081c <main>
  bx  lr    
 8002d66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d68:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002d6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d70:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 8002d74:	0800f200 	.word	0x0800f200
  ldr r2, =_sbss
 8002d78:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8002d7c:	200055d0 	.word	0x200055d0

08002d80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d80:	e7fe      	b.n	8002d80 <ADC_IRQHandler>

08002d82 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d86:	2003      	movs	r0, #3
 8002d88:	f000 fd27 	bl	80037da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d8c:	200f      	movs	r0, #15
 8002d8e:	f7ff fdc1 	bl	8002914 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d92:	f7ff fb67 	bl	8002464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002da0:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <HAL_IncTick+0x20>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <HAL_IncTick+0x24>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4413      	add	r3, r2
 8002dac:	4a04      	ldr	r2, [pc, #16]	; (8002dc0 <HAL_IncTick+0x24>)
 8002dae:	6013      	str	r3, [r2, #0]
}
 8002db0:	bf00      	nop
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	20000060 	.word	0x20000060
 8002dc0:	20000aa0 	.word	0x20000aa0

08002dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002dc8:	4b03      	ldr	r3, [pc, #12]	; (8002dd8 <HAL_GetTick+0x14>)
 8002dca:	681b      	ldr	r3, [r3, #0]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	20000aa0 	.word	0x20000aa0

08002ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002de4:	f7ff ffee 	bl	8002dc4 <HAL_GetTick>
 8002de8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df4:	d005      	beq.n	8002e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002df6:	4b0a      	ldr	r3, [pc, #40]	; (8002e20 <HAL_Delay+0x44>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4413      	add	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e02:	bf00      	nop
 8002e04:	f7ff ffde 	bl	8002dc4 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d8f7      	bhi.n	8002e04 <HAL_Delay+0x28>
  {
  }
}
 8002e14:	bf00      	nop
 8002e16:	bf00      	nop
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20000060 	.word	0x20000060

08002e24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e031      	b.n	8002e9e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d109      	bne.n	8002e56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7ff fb36 	bl	80024b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	f003 0310 	and.w	r3, r3, #16
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d116      	bne.n	8002e90 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e66:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <HAL_ADC_Init+0x84>)
 8002e68:	4013      	ands	r3, r2
 8002e6a:	f043 0202 	orr.w	r2, r3, #2
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 fb0a 	bl	800348c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f023 0303 	bic.w	r3, r3, #3
 8002e86:	f043 0201 	orr.w	r2, r3, #1
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	641a      	str	r2, [r3, #64]	; 0x40
 8002e8e:	e001      	b.n	8002e94 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	ffffeefd 	.word	0xffffeefd

08002eac <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d101      	bne.n	8002ec6 <HAL_ADC_Start+0x1a>
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	e0ad      	b.n	8003022 <HAL_ADC_Start+0x176>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d018      	beq.n	8002f0e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f042 0201 	orr.w	r2, r2, #1
 8002eea:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002eec:	4b50      	ldr	r3, [pc, #320]	; (8003030 <HAL_ADC_Start+0x184>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a50      	ldr	r2, [pc, #320]	; (8003034 <HAL_ADC_Start+0x188>)
 8002ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef6:	0c9a      	lsrs	r2, r3, #18
 8002ef8:	4613      	mov	r3, r2
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	4413      	add	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002f00:	e002      	b.n	8002f08 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	3b01      	subs	r3, #1
 8002f06:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f9      	bne.n	8002f02 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d175      	bne.n	8003008 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f20:	4b45      	ldr	r3, [pc, #276]	; (8003038 <HAL_ADC_Start+0x18c>)
 8002f22:	4013      	ands	r3, r2
 8002f24:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d007      	beq.n	8002f4a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f42:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f56:	d106      	bne.n	8002f66 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5c:	f023 0206 	bic.w	r2, r3, #6
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	645a      	str	r2, [r3, #68]	; 0x44
 8002f64:	e002      	b.n	8002f6c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002f7c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002f7e:	4b2f      	ldr	r3, [pc, #188]	; (800303c <HAL_ADC_Start+0x190>)
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f003 031f 	and.w	r3, r3, #31
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10f      	bne.n	8002faa <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d143      	bne.n	8003020 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	e03a      	b.n	8003020 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a24      	ldr	r2, [pc, #144]	; (8003040 <HAL_ADC_Start+0x194>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d10e      	bne.n	8002fd2 <HAL_ADC_Start+0x126>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d107      	bne.n	8002fd2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002fd0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002fd2:	4b1a      	ldr	r3, [pc, #104]	; (800303c <HAL_ADC_Start+0x190>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f003 0310 	and.w	r3, r3, #16
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d120      	bne.n	8003020 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a18      	ldr	r2, [pc, #96]	; (8003044 <HAL_ADC_Start+0x198>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d11b      	bne.n	8003020 <HAL_ADC_Start+0x174>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d114      	bne.n	8003020 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003004:	609a      	str	r2, [r3, #8]
 8003006:	e00b      	b.n	8003020 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300c:	f043 0210 	orr.w	r2, r3, #16
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003018:	f043 0201 	orr.w	r2, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3714      	adds	r7, #20
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	2000004c 	.word	0x2000004c
 8003034:	431bde83 	.word	0x431bde83
 8003038:	fffff8fe 	.word	0xfffff8fe
 800303c:	40012300 	.word	0x40012300
 8003040:	40012000 	.word	0x40012000
 8003044:	40012200 	.word	0x40012200

08003048 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <HAL_ADC_Stop+0x16>
 800305a:	2302      	movs	r3, #2
 800305c:	e01f      	b.n	800309e <HAL_ADC_Stop+0x56>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f022 0201 	bic.w	r2, r2, #1
 8003074:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	2b00      	cmp	r3, #0
 8003082:	d107      	bne.n	8003094 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003088:	4b08      	ldr	r3, [pc, #32]	; (80030ac <HAL_ADC_Stop+0x64>)
 800308a:	4013      	ands	r3, r2
 800308c:	f043 0201 	orr.w	r2, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	ffffeefe 	.word	0xffffeefe

080030b0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030cc:	d113      	bne.n	80030f6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80030d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030dc:	d10b      	bne.n	80030f6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	f043 0220 	orr.w	r2, r3, #32
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e063      	b.n	80031be <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80030f6:	f7ff fe65 	bl	8002dc4 <HAL_GetTick>
 80030fa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80030fc:	e021      	b.n	8003142 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003104:	d01d      	beq.n	8003142 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d007      	beq.n	800311c <HAL_ADC_PollForConversion+0x6c>
 800310c:	f7ff fe5a 	bl	8002dc4 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	429a      	cmp	r2, r3
 800311a:	d212      	bcs.n	8003142 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b02      	cmp	r3, #2
 8003128:	d00b      	beq.n	8003142 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	f043 0204 	orr.w	r2, r3, #4
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e03d      	b.n	80031be <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b02      	cmp	r3, #2
 800314e:	d1d6      	bne.n	80030fe <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f06f 0212 	mvn.w	r2, #18
 8003158:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d123      	bne.n	80031bc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003178:	2b00      	cmp	r3, #0
 800317a:	d11f      	bne.n	80031bc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003182:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003186:	2b00      	cmp	r3, #0
 8003188:	d006      	beq.n	8003198 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003194:	2b00      	cmp	r3, #0
 8003196:	d111      	bne.n	80031bc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d105      	bne.n	80031bc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	f043 0201 	orr.w	r2, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80031ea:	2300      	movs	r3, #0
 80031ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d101      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x1c>
 80031f8:	2302      	movs	r3, #2
 80031fa:	e136      	b.n	800346a <HAL_ADC_ConfigChannel+0x28a>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b09      	cmp	r3, #9
 800320a:	d93a      	bls.n	8003282 <HAL_ADC_ConfigChannel+0xa2>
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003214:	d035      	beq.n	8003282 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68d9      	ldr	r1, [r3, #12]
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	b29b      	uxth	r3, r3
 8003222:	461a      	mov	r2, r3
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	3b1e      	subs	r3, #30
 800322c:	2207      	movs	r2, #7
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43da      	mvns	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	400a      	ands	r2, r1
 800323a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a8d      	ldr	r2, [pc, #564]	; (8003478 <HAL_ADC_ConfigChannel+0x298>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d10a      	bne.n	800325c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68d9      	ldr	r1, [r3, #12]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	061a      	lsls	r2, r3, #24
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800325a:	e035      	b.n	80032c8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68d9      	ldr	r1, [r3, #12]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	b29b      	uxth	r3, r3
 800326c:	4618      	mov	r0, r3
 800326e:	4603      	mov	r3, r0
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	4403      	add	r3, r0
 8003274:	3b1e      	subs	r3, #30
 8003276:	409a      	lsls	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	430a      	orrs	r2, r1
 800327e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003280:	e022      	b.n	80032c8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6919      	ldr	r1, [r3, #16]
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	b29b      	uxth	r3, r3
 800328e:	461a      	mov	r2, r3
 8003290:	4613      	mov	r3, r2
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	4413      	add	r3, r2
 8003296:	2207      	movs	r2, #7
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	43da      	mvns	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	400a      	ands	r2, r1
 80032a4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6919      	ldr	r1, [r3, #16]
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	4618      	mov	r0, r3
 80032b8:	4603      	mov	r3, r0
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	4403      	add	r3, r0
 80032be:	409a      	lsls	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	430a      	orrs	r2, r1
 80032c6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b06      	cmp	r3, #6
 80032ce:	d824      	bhi.n	800331a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685a      	ldr	r2, [r3, #4]
 80032da:	4613      	mov	r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	4413      	add	r3, r2
 80032e0:	3b05      	subs	r3, #5
 80032e2:	221f      	movs	r2, #31
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43da      	mvns	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	400a      	ands	r2, r1
 80032f0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	4618      	mov	r0, r3
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	4613      	mov	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4413      	add	r3, r2
 800330a:	3b05      	subs	r3, #5
 800330c:	fa00 f203 	lsl.w	r2, r0, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	430a      	orrs	r2, r1
 8003316:	635a      	str	r2, [r3, #52]	; 0x34
 8003318:	e04c      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2b0c      	cmp	r3, #12
 8003320:	d824      	bhi.n	800336c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	4613      	mov	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	3b23      	subs	r3, #35	; 0x23
 8003334:	221f      	movs	r2, #31
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43da      	mvns	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	400a      	ands	r2, r1
 8003342:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	b29b      	uxth	r3, r3
 8003350:	4618      	mov	r0, r3
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	4613      	mov	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	4413      	add	r3, r2
 800335c:	3b23      	subs	r3, #35	; 0x23
 800335e:	fa00 f203 	lsl.w	r2, r0, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	631a      	str	r2, [r3, #48]	; 0x30
 800336a:	e023      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	4413      	add	r3, r2
 800337c:	3b41      	subs	r3, #65	; 0x41
 800337e:	221f      	movs	r2, #31
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43da      	mvns	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	400a      	ands	r2, r1
 800338c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	b29b      	uxth	r3, r3
 800339a:	4618      	mov	r0, r3
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	4613      	mov	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	3b41      	subs	r3, #65	; 0x41
 80033a8:	fa00 f203 	lsl.w	r2, r0, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a30      	ldr	r2, [pc, #192]	; (800347c <HAL_ADC_ConfigChannel+0x29c>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d10a      	bne.n	80033d4 <HAL_ADC_ConfigChannel+0x1f4>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80033c6:	d105      	bne.n	80033d4 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80033c8:	4b2d      	ldr	r3, [pc, #180]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	4a2c      	ldr	r2, [pc, #176]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 80033ce:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80033d2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a28      	ldr	r2, [pc, #160]	; (800347c <HAL_ADC_ConfigChannel+0x29c>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d10f      	bne.n	80033fe <HAL_ADC_ConfigChannel+0x21e>
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b12      	cmp	r3, #18
 80033e4:	d10b      	bne.n	80033fe <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80033e6:	4b26      	ldr	r3, [pc, #152]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	4a25      	ldr	r2, [pc, #148]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 80033ec:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80033f0:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80033f2:	4b23      	ldr	r3, [pc, #140]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	4a22      	ldr	r2, [pc, #136]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 80033f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80033fc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a1e      	ldr	r2, [pc, #120]	; (800347c <HAL_ADC_ConfigChannel+0x29c>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d12b      	bne.n	8003460 <HAL_ADC_ConfigChannel+0x280>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a1a      	ldr	r2, [pc, #104]	; (8003478 <HAL_ADC_ConfigChannel+0x298>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d003      	beq.n	800341a <HAL_ADC_ConfigChannel+0x23a>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b11      	cmp	r3, #17
 8003418:	d122      	bne.n	8003460 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800341a:	4b19      	ldr	r3, [pc, #100]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4a18      	ldr	r2, [pc, #96]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 8003420:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003424:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003426:	4b16      	ldr	r3, [pc, #88]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	4a15      	ldr	r2, [pc, #84]	; (8003480 <HAL_ADC_ConfigChannel+0x2a0>)
 800342c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003430:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a10      	ldr	r2, [pc, #64]	; (8003478 <HAL_ADC_ConfigChannel+0x298>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d111      	bne.n	8003460 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800343c:	4b11      	ldr	r3, [pc, #68]	; (8003484 <HAL_ADC_ConfigChannel+0x2a4>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a11      	ldr	r2, [pc, #68]	; (8003488 <HAL_ADC_ConfigChannel+0x2a8>)
 8003442:	fba2 2303 	umull	r2, r3, r2, r3
 8003446:	0c9a      	lsrs	r2, r3, #18
 8003448:	4613      	mov	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	4413      	add	r3, r2
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003452:	e002      	b.n	800345a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	3b01      	subs	r3, #1
 8003458:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1f9      	bne.n	8003454 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	10000012 	.word	0x10000012
 800347c:	40012000 	.word	0x40012000
 8003480:	40012300 	.word	0x40012300
 8003484:	2000004c 	.word	0x2000004c
 8003488:	431bde83 	.word	0x431bde83

0800348c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003494:	4b78      	ldr	r3, [pc, #480]	; (8003678 <ADC_Init+0x1ec>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	4a77      	ldr	r2, [pc, #476]	; (8003678 <ADC_Init+0x1ec>)
 800349a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800349e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80034a0:	4b75      	ldr	r3, [pc, #468]	; (8003678 <ADC_Init+0x1ec>)
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	4973      	ldr	r1, [pc, #460]	; (8003678 <ADC_Init+0x1ec>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6859      	ldr	r1, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	021a      	lsls	r2, r3, #8
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80034e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	6859      	ldr	r1, [r3, #4]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003502:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6899      	ldr	r1, [r3, #8]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800351a:	4a58      	ldr	r2, [pc, #352]	; (800367c <ADC_Init+0x1f0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d022      	beq.n	8003566 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800352e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6899      	ldr	r1, [r3, #8]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003550:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6899      	ldr	r1, [r3, #8]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	609a      	str	r2, [r3, #8]
 8003564:	e00f      	b.n	8003586 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003574:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003584:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0202 	bic.w	r2, r2, #2
 8003594:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	6899      	ldr	r1, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	005a      	lsls	r2, r3, #1
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d01b      	beq.n	80035ec <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685a      	ldr	r2, [r3, #4]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035c2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	685a      	ldr	r2, [r3, #4]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80035d2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6859      	ldr	r1, [r3, #4]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035de:	3b01      	subs	r3, #1
 80035e0:	035a      	lsls	r2, r3, #13
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	e007      	b.n	80035fc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800360a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	3b01      	subs	r3, #1
 8003618:	051a      	lsls	r2, r3, #20
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003630:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6899      	ldr	r1, [r3, #8]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800363e:	025a      	lsls	r2, r3, #9
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689a      	ldr	r2, [r3, #8]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003656:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6899      	ldr	r1, [r3, #8]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	029a      	lsls	r2, r3, #10
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	609a      	str	r2, [r3, #8]
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	40012300 	.word	0x40012300
 800367c:	0f000001 	.word	0x0f000001

08003680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003690:	4b0b      	ldr	r3, [pc, #44]	; (80036c0 <__NVIC_SetPriorityGrouping+0x40>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800369c:	4013      	ands	r3, r2
 800369e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80036a8:	4b06      	ldr	r3, [pc, #24]	; (80036c4 <__NVIC_SetPriorityGrouping+0x44>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ae:	4a04      	ldr	r2, [pc, #16]	; (80036c0 <__NVIC_SetPriorityGrouping+0x40>)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	60d3      	str	r3, [r2, #12]
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	e000ed00 	.word	0xe000ed00
 80036c4:	05fa0000 	.word	0x05fa0000

080036c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036cc:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <__NVIC_GetPriorityGrouping+0x18>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	0a1b      	lsrs	r3, r3, #8
 80036d2:	f003 0307 	and.w	r3, r3, #7
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	e000ed00 	.word	0xe000ed00

080036e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	db0b      	blt.n	800370e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	f003 021f 	and.w	r2, r3, #31
 80036fc:	4907      	ldr	r1, [pc, #28]	; (800371c <__NVIC_EnableIRQ+0x38>)
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	2001      	movs	r0, #1
 8003706:	fa00 f202 	lsl.w	r2, r0, r2
 800370a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	e000e100 	.word	0xe000e100

08003720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	4603      	mov	r3, r0
 8003728:	6039      	str	r1, [r7, #0]
 800372a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800372c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003730:	2b00      	cmp	r3, #0
 8003732:	db0a      	blt.n	800374a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	b2da      	uxtb	r2, r3
 8003738:	490c      	ldr	r1, [pc, #48]	; (800376c <__NVIC_SetPriority+0x4c>)
 800373a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373e:	0112      	lsls	r2, r2, #4
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	440b      	add	r3, r1
 8003744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003748:	e00a      	b.n	8003760 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	b2da      	uxtb	r2, r3
 800374e:	4908      	ldr	r1, [pc, #32]	; (8003770 <__NVIC_SetPriority+0x50>)
 8003750:	79fb      	ldrb	r3, [r7, #7]
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	3b04      	subs	r3, #4
 8003758:	0112      	lsls	r2, r2, #4
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	440b      	add	r3, r1
 800375e:	761a      	strb	r2, [r3, #24]
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	e000e100 	.word	0xe000e100
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	; 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	f1c3 0307 	rsb	r3, r3, #7
 800378e:	2b04      	cmp	r3, #4
 8003790:	bf28      	it	cs
 8003792:	2304      	movcs	r3, #4
 8003794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	3304      	adds	r3, #4
 800379a:	2b06      	cmp	r3, #6
 800379c:	d902      	bls.n	80037a4 <NVIC_EncodePriority+0x30>
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3b03      	subs	r3, #3
 80037a2:	e000      	b.n	80037a6 <NVIC_EncodePriority+0x32>
 80037a4:	2300      	movs	r3, #0
 80037a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a8:	f04f 32ff 	mov.w	r2, #4294967295
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43da      	mvns	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	401a      	ands	r2, r3
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037bc:	f04f 31ff 	mov.w	r1, #4294967295
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	fa01 f303 	lsl.w	r3, r1, r3
 80037c6:	43d9      	mvns	r1, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037cc:	4313      	orrs	r3, r2
         );
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3724      	adds	r7, #36	; 0x24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b082      	sub	sp, #8
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7ff ff4c 	bl	8003680 <__NVIC_SetPriorityGrouping>
}
 80037e8:	bf00      	nop
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
 80037fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80037fe:	2300      	movs	r3, #0
 8003800:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003802:	f7ff ff61 	bl	80036c8 <__NVIC_GetPriorityGrouping>
 8003806:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	68b9      	ldr	r1, [r7, #8]
 800380c:	6978      	ldr	r0, [r7, #20]
 800380e:	f7ff ffb1 	bl	8003774 <NVIC_EncodePriority>
 8003812:	4602      	mov	r2, r0
 8003814:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003818:	4611      	mov	r1, r2
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff ff80 	bl	8003720 <__NVIC_SetPriority>
}
 8003820:	bf00      	nop
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff ff54 	bl	80036e4 <__NVIC_EnableIRQ>
}
 800383c:	bf00      	nop
 800383e:	3708      	adds	r7, #8
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e014      	b.n	8003880 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	791b      	ldrb	r3, [r3, #4]
 800385a:	b2db      	uxtb	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d105      	bne.n	800386c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f7fe fe7e 	bl	8002568 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	795b      	ldrb	r3, [r3, #5]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d101      	bne.n	800389e <HAL_DAC_Start+0x16>
 800389a:	2302      	movs	r3, #2
 800389c:	e040      	b.n	8003920 <HAL_DAC_Start+0x98>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2202      	movs	r2, #2
 80038a8:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	6819      	ldr	r1, [r3, #0]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	f003 0310 	and.w	r3, r3, #16
 80038b6:	2201      	movs	r2, #1
 80038b8:	409a      	lsls	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10f      	bne.n	80038e8 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80038d2:	2b3c      	cmp	r3, #60	; 0x3c
 80038d4:	d11d      	bne.n	8003912 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f042 0201 	orr.w	r2, r2, #1
 80038e4:	605a      	str	r2, [r3, #4]
 80038e6:	e014      	b.n	8003912 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	213c      	movs	r1, #60	; 0x3c
 80038fa:	fa01 f303 	lsl.w	r3, r1, r3
 80038fe:	429a      	cmp	r2, r3
 8003900:	d107      	bne.n	8003912 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f042 0202 	orr.w	r2, r2, #2
 8003910:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2201      	movs	r2, #1
 8003916:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800393e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003942:	d120      	bne.n	8003986 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800394a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800394e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003952:	d118      	bne.n	8003986 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2204      	movs	r2, #4
 8003958:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	f043 0201 	orr.w	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800396e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800397e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 f852 	bl	8003a2a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003990:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003994:	d120      	bne.n	80039d8 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800399c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039a4:	d118      	bne.n	80039d8 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2204      	movs	r2, #4
 80039aa:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	f043 0202 	orr.w	r2, r3, #2
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80039c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80039d0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 f882 	bl	8003adc <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80039d8:	bf00      	nop
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
 80039ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80039ee:	2300      	movs	r3, #0
 80039f0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d105      	bne.n	8003a0a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4413      	add	r3, r2
 8003a04:	3308      	adds	r3, #8
 8003a06:	617b      	str	r3, [r7, #20]
 8003a08:	e004      	b.n	8003a14 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4413      	add	r3, r2
 8003a10:	3314      	adds	r3, #20
 8003a12:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	461a      	mov	r2, r3
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	371c      	adds	r7, #28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr

08003a2a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	b083      	sub	sp, #12
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003a32:	bf00      	nop
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr

08003a3e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b087      	sub	sp, #28
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	60b9      	str	r1, [r7, #8]
 8003a48:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	795b      	ldrb	r3, [r3, #5]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d101      	bne.n	8003a56 <HAL_DAC_ConfigChannel+0x18>
 8003a52:	2302      	movs	r3, #2
 8003a54:	e03c      	b.n	8003ad0 <HAL_DAC_ConfigChannel+0x92>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f003 0310 	and.w	r3, r3, #16
 8003a70:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003a74:	fa02 f303 	lsl.w	r3, r2, r3
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f003 0310 	and.w	r3, r3, #16
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6819      	ldr	r1, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f003 0310 	and.w	r3, r3, #16
 8003ab2:	22c0      	movs	r2, #192	; 0xc0
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43da      	mvns	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	400a      	ands	r2, r1
 8003ac0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	371c      	adds	r7, #28
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003afe:	f7ff f961 	bl	8002dc4 <HAL_GetTick>
 8003b02:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d008      	beq.n	8003b22 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2280      	movs	r2, #128	; 0x80
 8003b14:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e052      	b.n	8003bc8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0216 	bic.w	r2, r2, #22
 8003b30:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695a      	ldr	r2, [r3, #20]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b40:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d103      	bne.n	8003b52 <HAL_DMA_Abort+0x62>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d007      	beq.n	8003b62 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 0208 	bic.w	r2, r2, #8
 8003b60:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0201 	bic.w	r2, r2, #1
 8003b70:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b72:	e013      	b.n	8003b9c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b74:	f7ff f926 	bl	8002dc4 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b05      	cmp	r3, #5
 8003b80:	d90c      	bls.n	8003b9c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2220      	movs	r2, #32
 8003b86:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2203      	movs	r2, #3
 8003b8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e015      	b.n	8003bc8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1e4      	bne.n	8003b74 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bae:	223f      	movs	r2, #63	; 0x3f
 8003bb0:	409a      	lsls	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d004      	beq.n	8003bee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2280      	movs	r2, #128	; 0x80
 8003be8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e00c      	b.n	8003c08 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2205      	movs	r2, #5
 8003bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0201 	bic.w	r2, r2, #1
 8003c04:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b089      	sub	sp, #36	; 0x24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003c26:	2300      	movs	r3, #0
 8003c28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c2e:	2300      	movs	r3, #0
 8003c30:	61fb      	str	r3, [r7, #28]
 8003c32:	e175      	b.n	8003f20 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003c34:	2201      	movs	r2, #1
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	4013      	ands	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c48:	693a      	ldr	r2, [r7, #16]
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	f040 8164 	bne.w	8003f1a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d005      	beq.n	8003c6a <HAL_GPIO_Init+0x56>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d130      	bne.n	8003ccc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	2203      	movs	r2, #3
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	68da      	ldr	r2, [r3, #12]
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8e:	69ba      	ldr	r2, [r7, #24]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	091b      	lsrs	r3, r3, #4
 8003cb6:	f003 0201 	and.w	r2, r3, #1
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f003 0303 	and.w	r3, r3, #3
 8003cd4:	2b03      	cmp	r3, #3
 8003cd6:	d017      	beq.n	8003d08 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	2203      	movs	r2, #3
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	4013      	ands	r3, r2
 8003cee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f003 0303 	and.w	r3, r3, #3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d123      	bne.n	8003d5c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	08da      	lsrs	r2, r3, #3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	3208      	adds	r2, #8
 8003d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	f003 0307 	and.w	r3, r3, #7
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	220f      	movs	r2, #15
 8003d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d30:	43db      	mvns	r3, r3
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	4013      	ands	r3, r2
 8003d36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	691a      	ldr	r2, [r3, #16]
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	08da      	lsrs	r2, r3, #3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	3208      	adds	r2, #8
 8003d56:	69b9      	ldr	r1, [r7, #24]
 8003d58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	2203      	movs	r2, #3
 8003d68:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	4013      	ands	r3, r2
 8003d72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f003 0203 	and.w	r2, r3, #3
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	fa02 f303 	lsl.w	r3, r2, r3
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	69ba      	ldr	r2, [r7, #24]
 8003d8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 80be 	beq.w	8003f1a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d9e:	4b66      	ldr	r3, [pc, #408]	; (8003f38 <HAL_GPIO_Init+0x324>)
 8003da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003da2:	4a65      	ldr	r2, [pc, #404]	; (8003f38 <HAL_GPIO_Init+0x324>)
 8003da4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003da8:	6453      	str	r3, [r2, #68]	; 0x44
 8003daa:	4b63      	ldr	r3, [pc, #396]	; (8003f38 <HAL_GPIO_Init+0x324>)
 8003dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003db6:	4a61      	ldr	r2, [pc, #388]	; (8003f3c <HAL_GPIO_Init+0x328>)
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	089b      	lsrs	r3, r3, #2
 8003dbc:	3302      	adds	r3, #2
 8003dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	f003 0303 	and.w	r3, r3, #3
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	220f      	movs	r2, #15
 8003dce:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd2:	43db      	mvns	r3, r3
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a58      	ldr	r2, [pc, #352]	; (8003f40 <HAL_GPIO_Init+0x32c>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d037      	beq.n	8003e52 <HAL_GPIO_Init+0x23e>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a57      	ldr	r2, [pc, #348]	; (8003f44 <HAL_GPIO_Init+0x330>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d031      	beq.n	8003e4e <HAL_GPIO_Init+0x23a>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a56      	ldr	r2, [pc, #344]	; (8003f48 <HAL_GPIO_Init+0x334>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d02b      	beq.n	8003e4a <HAL_GPIO_Init+0x236>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a55      	ldr	r2, [pc, #340]	; (8003f4c <HAL_GPIO_Init+0x338>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d025      	beq.n	8003e46 <HAL_GPIO_Init+0x232>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a54      	ldr	r2, [pc, #336]	; (8003f50 <HAL_GPIO_Init+0x33c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d01f      	beq.n	8003e42 <HAL_GPIO_Init+0x22e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a53      	ldr	r2, [pc, #332]	; (8003f54 <HAL_GPIO_Init+0x340>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d019      	beq.n	8003e3e <HAL_GPIO_Init+0x22a>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a52      	ldr	r2, [pc, #328]	; (8003f58 <HAL_GPIO_Init+0x344>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d013      	beq.n	8003e3a <HAL_GPIO_Init+0x226>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a51      	ldr	r2, [pc, #324]	; (8003f5c <HAL_GPIO_Init+0x348>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d00d      	beq.n	8003e36 <HAL_GPIO_Init+0x222>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a50      	ldr	r2, [pc, #320]	; (8003f60 <HAL_GPIO_Init+0x34c>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d007      	beq.n	8003e32 <HAL_GPIO_Init+0x21e>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a4f      	ldr	r2, [pc, #316]	; (8003f64 <HAL_GPIO_Init+0x350>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d101      	bne.n	8003e2e <HAL_GPIO_Init+0x21a>
 8003e2a:	2309      	movs	r3, #9
 8003e2c:	e012      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e2e:	230a      	movs	r3, #10
 8003e30:	e010      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e32:	2308      	movs	r3, #8
 8003e34:	e00e      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e36:	2307      	movs	r3, #7
 8003e38:	e00c      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e3a:	2306      	movs	r3, #6
 8003e3c:	e00a      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e3e:	2305      	movs	r3, #5
 8003e40:	e008      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e42:	2304      	movs	r3, #4
 8003e44:	e006      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e46:	2303      	movs	r3, #3
 8003e48:	e004      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	e002      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e000      	b.n	8003e54 <HAL_GPIO_Init+0x240>
 8003e52:	2300      	movs	r3, #0
 8003e54:	69fa      	ldr	r2, [r7, #28]
 8003e56:	f002 0203 	and.w	r2, r2, #3
 8003e5a:	0092      	lsls	r2, r2, #2
 8003e5c:	4093      	lsls	r3, r2
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003e64:	4935      	ldr	r1, [pc, #212]	; (8003f3c <HAL_GPIO_Init+0x328>)
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	089b      	lsrs	r3, r3, #2
 8003e6a:	3302      	adds	r3, #2
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e72:	4b3d      	ldr	r3, [pc, #244]	; (8003f68 <HAL_GPIO_Init+0x354>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d003      	beq.n	8003e96 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e96:	4a34      	ldr	r2, [pc, #208]	; (8003f68 <HAL_GPIO_Init+0x354>)
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e9c:	4b32      	ldr	r3, [pc, #200]	; (8003f68 <HAL_GPIO_Init+0x354>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ec0:	4a29      	ldr	r2, [pc, #164]	; (8003f68 <HAL_GPIO_Init+0x354>)
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ec6:	4b28      	ldr	r3, [pc, #160]	; (8003f68 <HAL_GPIO_Init+0x354>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003eea:	4a1f      	ldr	r2, [pc, #124]	; (8003f68 <HAL_GPIO_Init+0x354>)
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ef0:	4b1d      	ldr	r3, [pc, #116]	; (8003f68 <HAL_GPIO_Init+0x354>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	4013      	ands	r3, r2
 8003efe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f14:	4a14      	ldr	r2, [pc, #80]	; (8003f68 <HAL_GPIO_Init+0x354>)
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	61fb      	str	r3, [r7, #28]
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	2b0f      	cmp	r3, #15
 8003f24:	f67f ae86 	bls.w	8003c34 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003f28:	bf00      	nop
 8003f2a:	bf00      	nop
 8003f2c:	3724      	adds	r7, #36	; 0x24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40023800 	.word	0x40023800
 8003f3c:	40013800 	.word	0x40013800
 8003f40:	40020000 	.word	0x40020000
 8003f44:	40020400 	.word	0x40020400
 8003f48:	40020800 	.word	0x40020800
 8003f4c:	40020c00 	.word	0x40020c00
 8003f50:	40021000 	.word	0x40021000
 8003f54:	40021400 	.word	0x40021400
 8003f58:	40021800 	.word	0x40021800
 8003f5c:	40021c00 	.word	0x40021c00
 8003f60:	40022000 	.word	0x40022000
 8003f64:	40022400 	.word	0x40022400
 8003f68:	40013c00 	.word	0x40013c00

08003f6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	460b      	mov	r3, r1
 8003f76:	807b      	strh	r3, [r7, #2]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f7c:	787b      	ldrb	r3, [r7, #1]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f82:	887a      	ldrh	r2, [r7, #2]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003f88:	e003      	b.n	8003f92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003f8a:	887b      	ldrh	r3, [r7, #2]
 8003f8c:	041a      	lsls	r2, r3, #16
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	619a      	str	r2, [r3, #24]
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	b085      	sub	sp, #20
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003fb0:	887a      	ldrh	r2, [r7, #2]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	041a      	lsls	r2, r3, #16
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	43d9      	mvns	r1, r3
 8003fbc:	887b      	ldrh	r3, [r7, #2]
 8003fbe:	400b      	ands	r3, r1
 8003fc0:	431a      	orrs	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	619a      	str	r2, [r3, #24]
}
 8003fc6:	bf00      	nop
 8003fc8:	3714      	adds	r7, #20
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr

08003fd2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003fd2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fd4:	b08f      	sub	sp, #60	; 0x3c
 8003fd6:	af0a      	add	r7, sp, #40	; 0x28
 8003fd8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e116      	b.n	8004212 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d106      	bne.n	8004004 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f7fe fc0e 	bl	8002820 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2203      	movs	r2, #3
 8004008:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004014:	2b00      	cmp	r3, #0
 8004016:	d102      	bne.n	800401e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f003 f914 	bl	8007250 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	603b      	str	r3, [r7, #0]
 800402e:	687e      	ldr	r6, [r7, #4]
 8004030:	466d      	mov	r5, sp
 8004032:	f106 0410 	add.w	r4, r6, #16
 8004036:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004038:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800403a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800403c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800403e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004042:	e885 0003 	stmia.w	r5, {r0, r1}
 8004046:	1d33      	adds	r3, r6, #4
 8004048:	cb0e      	ldmia	r3, {r1, r2, r3}
 800404a:	6838      	ldr	r0, [r7, #0]
 800404c:	f003 f8a8 	bl	80071a0 <USB_CoreInit>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d005      	beq.n	8004062 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2202      	movs	r2, #2
 800405a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e0d7      	b.n	8004212 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2100      	movs	r1, #0
 8004068:	4618      	mov	r0, r3
 800406a:	f003 f902 	bl	8007272 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800406e:	2300      	movs	r3, #0
 8004070:	73fb      	strb	r3, [r7, #15]
 8004072:	e04a      	b.n	800410a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004074:	7bfa      	ldrb	r2, [r7, #15]
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	4613      	mov	r3, r2
 800407a:	00db      	lsls	r3, r3, #3
 800407c:	4413      	add	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	333d      	adds	r3, #61	; 0x3d
 8004084:	2201      	movs	r2, #1
 8004086:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004088:	7bfa      	ldrb	r2, [r7, #15]
 800408a:	6879      	ldr	r1, [r7, #4]
 800408c:	4613      	mov	r3, r2
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	4413      	add	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	440b      	add	r3, r1
 8004096:	333c      	adds	r3, #60	; 0x3c
 8004098:	7bfa      	ldrb	r2, [r7, #15]
 800409a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800409c:	7bfa      	ldrb	r2, [r7, #15]
 800409e:	7bfb      	ldrb	r3, [r7, #15]
 80040a0:	b298      	uxth	r0, r3
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	4613      	mov	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4413      	add	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	440b      	add	r3, r1
 80040ae:	3344      	adds	r3, #68	; 0x44
 80040b0:	4602      	mov	r2, r0
 80040b2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80040b4:	7bfa      	ldrb	r2, [r7, #15]
 80040b6:	6879      	ldr	r1, [r7, #4]
 80040b8:	4613      	mov	r3, r2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	4413      	add	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	440b      	add	r3, r1
 80040c2:	3340      	adds	r3, #64	; 0x40
 80040c4:	2200      	movs	r2, #0
 80040c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80040c8:	7bfa      	ldrb	r2, [r7, #15]
 80040ca:	6879      	ldr	r1, [r7, #4]
 80040cc:	4613      	mov	r3, r2
 80040ce:	00db      	lsls	r3, r3, #3
 80040d0:	4413      	add	r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	440b      	add	r3, r1
 80040d6:	3348      	adds	r3, #72	; 0x48
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80040dc:	7bfa      	ldrb	r2, [r7, #15]
 80040de:	6879      	ldr	r1, [r7, #4]
 80040e0:	4613      	mov	r3, r2
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	4413      	add	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	440b      	add	r3, r1
 80040ea:	334c      	adds	r3, #76	; 0x4c
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80040f0:	7bfa      	ldrb	r2, [r7, #15]
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	4613      	mov	r3, r2
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	4413      	add	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	440b      	add	r3, r1
 80040fe:	3354      	adds	r3, #84	; 0x54
 8004100:	2200      	movs	r2, #0
 8004102:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004104:	7bfb      	ldrb	r3, [r7, #15]
 8004106:	3301      	adds	r3, #1
 8004108:	73fb      	strb	r3, [r7, #15]
 800410a:	7bfa      	ldrb	r2, [r7, #15]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	429a      	cmp	r2, r3
 8004112:	d3af      	bcc.n	8004074 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004114:	2300      	movs	r3, #0
 8004116:	73fb      	strb	r3, [r7, #15]
 8004118:	e044      	b.n	80041a4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800411a:	7bfa      	ldrb	r2, [r7, #15]
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	4613      	mov	r3, r2
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	4413      	add	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	440b      	add	r3, r1
 8004128:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800412c:	2200      	movs	r2, #0
 800412e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004130:	7bfa      	ldrb	r2, [r7, #15]
 8004132:	6879      	ldr	r1, [r7, #4]
 8004134:	4613      	mov	r3, r2
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	4413      	add	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	440b      	add	r3, r1
 800413e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004142:	7bfa      	ldrb	r2, [r7, #15]
 8004144:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004146:	7bfa      	ldrb	r2, [r7, #15]
 8004148:	6879      	ldr	r1, [r7, #4]
 800414a:	4613      	mov	r3, r2
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	4413      	add	r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	440b      	add	r3, r1
 8004154:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004158:	2200      	movs	r2, #0
 800415a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800415c:	7bfa      	ldrb	r2, [r7, #15]
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	4613      	mov	r3, r2
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	4413      	add	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	440b      	add	r3, r1
 800416a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004172:	7bfa      	ldrb	r2, [r7, #15]
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	4613      	mov	r3, r2
 8004178:	00db      	lsls	r3, r3, #3
 800417a:	4413      	add	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	440b      	add	r3, r1
 8004180:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004184:	2200      	movs	r2, #0
 8004186:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004188:	7bfa      	ldrb	r2, [r7, #15]
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	4613      	mov	r3, r2
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	4413      	add	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	440b      	add	r3, r1
 8004196:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	3301      	adds	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
 80041a4:	7bfa      	ldrb	r2, [r7, #15]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d3b5      	bcc.n	800411a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	603b      	str	r3, [r7, #0]
 80041b4:	687e      	ldr	r6, [r7, #4]
 80041b6:	466d      	mov	r5, sp
 80041b8:	f106 0410 	add.w	r4, r6, #16
 80041bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80041c8:	e885 0003 	stmia.w	r5, {r0, r1}
 80041cc:	1d33      	adds	r3, r6, #4
 80041ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041d0:	6838      	ldr	r0, [r7, #0]
 80041d2:	f003 f89b 	bl	800730c <USB_DevInit>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d005      	beq.n	80041e8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2202      	movs	r2, #2
 80041e0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e014      	b.n	8004212 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d102      	bne.n	8004206 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 f80b 	bl	800421c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4618      	mov	r0, r3
 800420c:	f003 fa59 	bl	80076c2 <USB_DevDisconnect>

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800421c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2201      	movs	r2, #1
 800422e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800424a:	4b05      	ldr	r3, [pc, #20]	; (8004260 <HAL_PCDEx_ActivateLPM+0x44>)
 800424c:	4313      	orrs	r3, r2
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3714      	adds	r7, #20
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	10000003 	.word	0x10000003

08004264 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004268:	4b05      	ldr	r3, [pc, #20]	; (8004280 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a04      	ldr	r2, [pc, #16]	; (8004280 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800426e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004272:	6013      	str	r3, [r2, #0]
}
 8004274:	bf00      	nop
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40007000 	.word	0x40007000

08004284 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800428a:	2300      	movs	r3, #0
 800428c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800428e:	4b23      	ldr	r3, [pc, #140]	; (800431c <HAL_PWREx_EnableOverDrive+0x98>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	4a22      	ldr	r2, [pc, #136]	; (800431c <HAL_PWREx_EnableOverDrive+0x98>)
 8004294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004298:	6413      	str	r3, [r2, #64]	; 0x40
 800429a:	4b20      	ldr	r3, [pc, #128]	; (800431c <HAL_PWREx_EnableOverDrive+0x98>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80042a6:	4b1e      	ldr	r3, [pc, #120]	; (8004320 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a1d      	ldr	r2, [pc, #116]	; (8004320 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042b0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042b2:	f7fe fd87 	bl	8002dc4 <HAL_GetTick>
 80042b6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042b8:	e009      	b.n	80042ce <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042ba:	f7fe fd83 	bl	8002dc4 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042c8:	d901      	bls.n	80042ce <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e022      	b.n	8004314 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80042ce:	4b14      	ldr	r3, [pc, #80]	; (8004320 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042da:	d1ee      	bne.n	80042ba <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80042dc:	4b10      	ldr	r3, [pc, #64]	; (8004320 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a0f      	ldr	r2, [pc, #60]	; (8004320 <HAL_PWREx_EnableOverDrive+0x9c>)
 80042e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042e6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042e8:	f7fe fd6c 	bl	8002dc4 <HAL_GetTick>
 80042ec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042ee:	e009      	b.n	8004304 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042f0:	f7fe fd68 	bl	8002dc4 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042fe:	d901      	bls.n	8004304 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e007      	b.n	8004314 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004304:	4b06      	ldr	r3, [pc, #24]	; (8004320 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004310:	d1ee      	bne.n	80042f0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40023800 	.word	0x40023800
 8004320:	40007000 	.word	0x40007000

08004324 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800432c:	2300      	movs	r3, #0
 800432e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e29b      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 8087 	beq.w	8004456 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004348:	4b96      	ldr	r3, [pc, #600]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f003 030c 	and.w	r3, r3, #12
 8004350:	2b04      	cmp	r3, #4
 8004352:	d00c      	beq.n	800436e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004354:	4b93      	ldr	r3, [pc, #588]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f003 030c 	and.w	r3, r3, #12
 800435c:	2b08      	cmp	r3, #8
 800435e:	d112      	bne.n	8004386 <HAL_RCC_OscConfig+0x62>
 8004360:	4b90      	ldr	r3, [pc, #576]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004368:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800436c:	d10b      	bne.n	8004386 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800436e:	4b8d      	ldr	r3, [pc, #564]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d06c      	beq.n	8004454 <HAL_RCC_OscConfig+0x130>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d168      	bne.n	8004454 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e275      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800438e:	d106      	bne.n	800439e <HAL_RCC_OscConfig+0x7a>
 8004390:	4b84      	ldr	r3, [pc, #528]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a83      	ldr	r2, [pc, #524]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004396:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800439a:	6013      	str	r3, [r2, #0]
 800439c:	e02e      	b.n	80043fc <HAL_RCC_OscConfig+0xd8>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10c      	bne.n	80043c0 <HAL_RCC_OscConfig+0x9c>
 80043a6:	4b7f      	ldr	r3, [pc, #508]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a7e      	ldr	r2, [pc, #504]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043b0:	6013      	str	r3, [r2, #0]
 80043b2:	4b7c      	ldr	r3, [pc, #496]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a7b      	ldr	r2, [pc, #492]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043bc:	6013      	str	r3, [r2, #0]
 80043be:	e01d      	b.n	80043fc <HAL_RCC_OscConfig+0xd8>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043c8:	d10c      	bne.n	80043e4 <HAL_RCC_OscConfig+0xc0>
 80043ca:	4b76      	ldr	r3, [pc, #472]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a75      	ldr	r2, [pc, #468]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043d4:	6013      	str	r3, [r2, #0]
 80043d6:	4b73      	ldr	r3, [pc, #460]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a72      	ldr	r2, [pc, #456]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043e0:	6013      	str	r3, [r2, #0]
 80043e2:	e00b      	b.n	80043fc <HAL_RCC_OscConfig+0xd8>
 80043e4:	4b6f      	ldr	r3, [pc, #444]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a6e      	ldr	r2, [pc, #440]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043ee:	6013      	str	r3, [r2, #0]
 80043f0:	4b6c      	ldr	r3, [pc, #432]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a6b      	ldr	r2, [pc, #428]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80043f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d013      	beq.n	800442c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004404:	f7fe fcde 	bl	8002dc4 <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800440c:	f7fe fcda 	bl	8002dc4 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b64      	cmp	r3, #100	; 0x64
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e229      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800441e:	4b61      	ldr	r3, [pc, #388]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0f0      	beq.n	800440c <HAL_RCC_OscConfig+0xe8>
 800442a:	e014      	b.n	8004456 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442c:	f7fe fcca 	bl	8002dc4 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004434:	f7fe fcc6 	bl	8002dc4 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	; 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e215      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004446:	4b57      	ldr	r3, [pc, #348]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1f0      	bne.n	8004434 <HAL_RCC_OscConfig+0x110>
 8004452:	e000      	b.n	8004456 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d069      	beq.n	8004536 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004462:	4b50      	ldr	r3, [pc, #320]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00b      	beq.n	8004486 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800446e:	4b4d      	ldr	r3, [pc, #308]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 030c 	and.w	r3, r3, #12
 8004476:	2b08      	cmp	r3, #8
 8004478:	d11c      	bne.n	80044b4 <HAL_RCC_OscConfig+0x190>
 800447a:	4b4a      	ldr	r3, [pc, #296]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d116      	bne.n	80044b4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004486:	4b47      	ldr	r3, [pc, #284]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d005      	beq.n	800449e <HAL_RCC_OscConfig+0x17a>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d001      	beq.n	800449e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e1e9      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800449e:	4b41      	ldr	r3, [pc, #260]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	493d      	ldr	r1, [pc, #244]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044b2:	e040      	b.n	8004536 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d023      	beq.n	8004504 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044bc:	4b39      	ldr	r3, [pc, #228]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a38      	ldr	r2, [pc, #224]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c8:	f7fe fc7c 	bl	8002dc4 <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044d0:	f7fe fc78 	bl	8002dc4 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e1c7      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e2:	4b30      	ldr	r3, [pc, #192]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0f0      	beq.n	80044d0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ee:	4b2d      	ldr	r3, [pc, #180]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	00db      	lsls	r3, r3, #3
 80044fc:	4929      	ldr	r1, [pc, #164]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	600b      	str	r3, [r1, #0]
 8004502:	e018      	b.n	8004536 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004504:	4b27      	ldr	r3, [pc, #156]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a26      	ldr	r2, [pc, #152]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 800450a:	f023 0301 	bic.w	r3, r3, #1
 800450e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004510:	f7fe fc58 	bl	8002dc4 <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004518:	f7fe fc54 	bl	8002dc4 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e1a3      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800452a:	4b1e      	ldr	r3, [pc, #120]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1f0      	bne.n	8004518 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0308 	and.w	r3, r3, #8
 800453e:	2b00      	cmp	r3, #0
 8004540:	d038      	beq.n	80045b4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d019      	beq.n	800457e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800454a:	4b16      	ldr	r3, [pc, #88]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 800454c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800454e:	4a15      	ldr	r2, [pc, #84]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004550:	f043 0301 	orr.w	r3, r3, #1
 8004554:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004556:	f7fe fc35 	bl	8002dc4 <HAL_GetTick>
 800455a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800455c:	e008      	b.n	8004570 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800455e:	f7fe fc31 	bl	8002dc4 <HAL_GetTick>
 8004562:	4602      	mov	r2, r0
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	2b02      	cmp	r3, #2
 800456a:	d901      	bls.n	8004570 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e180      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004570:	4b0c      	ldr	r3, [pc, #48]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004572:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0f0      	beq.n	800455e <HAL_RCC_OscConfig+0x23a>
 800457c:	e01a      	b.n	80045b4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800457e:	4b09      	ldr	r3, [pc, #36]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004580:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004582:	4a08      	ldr	r2, [pc, #32]	; (80045a4 <HAL_RCC_OscConfig+0x280>)
 8004584:	f023 0301 	bic.w	r3, r3, #1
 8004588:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800458a:	f7fe fc1b 	bl	8002dc4 <HAL_GetTick>
 800458e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004590:	e00a      	b.n	80045a8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004592:	f7fe fc17 	bl	8002dc4 <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d903      	bls.n	80045a8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e166      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
 80045a4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045a8:	4b92      	ldr	r3, [pc, #584]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80045aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1ee      	bne.n	8004592 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 80a4 	beq.w	800470a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045c2:	4b8c      	ldr	r3, [pc, #560]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80045c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10d      	bne.n	80045ea <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80045ce:	4b89      	ldr	r3, [pc, #548]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80045d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d2:	4a88      	ldr	r2, [pc, #544]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80045d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045d8:	6413      	str	r3, [r2, #64]	; 0x40
 80045da:	4b86      	ldr	r3, [pc, #536]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80045dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045e2:	60bb      	str	r3, [r7, #8]
 80045e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045e6:	2301      	movs	r3, #1
 80045e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045ea:	4b83      	ldr	r3, [pc, #524]	; (80047f8 <HAL_RCC_OscConfig+0x4d4>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d118      	bne.n	8004628 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80045f6:	4b80      	ldr	r3, [pc, #512]	; (80047f8 <HAL_RCC_OscConfig+0x4d4>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a7f      	ldr	r2, [pc, #508]	; (80047f8 <HAL_RCC_OscConfig+0x4d4>)
 80045fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004600:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004602:	f7fe fbdf 	bl	8002dc4 <HAL_GetTick>
 8004606:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004608:	e008      	b.n	800461c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800460a:	f7fe fbdb 	bl	8002dc4 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b64      	cmp	r3, #100	; 0x64
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e12a      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800461c:	4b76      	ldr	r3, [pc, #472]	; (80047f8 <HAL_RCC_OscConfig+0x4d4>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004624:	2b00      	cmp	r3, #0
 8004626:	d0f0      	beq.n	800460a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	2b01      	cmp	r3, #1
 800462e:	d106      	bne.n	800463e <HAL_RCC_OscConfig+0x31a>
 8004630:	4b70      	ldr	r3, [pc, #448]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004634:	4a6f      	ldr	r2, [pc, #444]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004636:	f043 0301 	orr.w	r3, r3, #1
 800463a:	6713      	str	r3, [r2, #112]	; 0x70
 800463c:	e02d      	b.n	800469a <HAL_RCC_OscConfig+0x376>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10c      	bne.n	8004660 <HAL_RCC_OscConfig+0x33c>
 8004646:	4b6b      	ldr	r3, [pc, #428]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464a:	4a6a      	ldr	r2, [pc, #424]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 800464c:	f023 0301 	bic.w	r3, r3, #1
 8004650:	6713      	str	r3, [r2, #112]	; 0x70
 8004652:	4b68      	ldr	r3, [pc, #416]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004656:	4a67      	ldr	r2, [pc, #412]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004658:	f023 0304 	bic.w	r3, r3, #4
 800465c:	6713      	str	r3, [r2, #112]	; 0x70
 800465e:	e01c      	b.n	800469a <HAL_RCC_OscConfig+0x376>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	2b05      	cmp	r3, #5
 8004666:	d10c      	bne.n	8004682 <HAL_RCC_OscConfig+0x35e>
 8004668:	4b62      	ldr	r3, [pc, #392]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 800466a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466c:	4a61      	ldr	r2, [pc, #388]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 800466e:	f043 0304 	orr.w	r3, r3, #4
 8004672:	6713      	str	r3, [r2, #112]	; 0x70
 8004674:	4b5f      	ldr	r3, [pc, #380]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004678:	4a5e      	ldr	r2, [pc, #376]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 800467a:	f043 0301 	orr.w	r3, r3, #1
 800467e:	6713      	str	r3, [r2, #112]	; 0x70
 8004680:	e00b      	b.n	800469a <HAL_RCC_OscConfig+0x376>
 8004682:	4b5c      	ldr	r3, [pc, #368]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004686:	4a5b      	ldr	r2, [pc, #364]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004688:	f023 0301 	bic.w	r3, r3, #1
 800468c:	6713      	str	r3, [r2, #112]	; 0x70
 800468e:	4b59      	ldr	r3, [pc, #356]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004692:	4a58      	ldr	r2, [pc, #352]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004694:	f023 0304 	bic.w	r3, r3, #4
 8004698:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d015      	beq.n	80046ce <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a2:	f7fe fb8f 	bl	8002dc4 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046a8:	e00a      	b.n	80046c0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046aa:	f7fe fb8b 	bl	8002dc4 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e0d8      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046c0:	4b4c      	ldr	r3, [pc, #304]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80046c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d0ee      	beq.n	80046aa <HAL_RCC_OscConfig+0x386>
 80046cc:	e014      	b.n	80046f8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ce:	f7fe fb79 	bl	8002dc4 <HAL_GetTick>
 80046d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046d4:	e00a      	b.n	80046ec <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046d6:	f7fe fb75 	bl	8002dc4 <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e0c2      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ec:	4b41      	ldr	r3, [pc, #260]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80046ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1ee      	bne.n	80046d6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046f8:	7dfb      	ldrb	r3, [r7, #23]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d105      	bne.n	800470a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046fe:	4b3d      	ldr	r3, [pc, #244]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	4a3c      	ldr	r2, [pc, #240]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004704:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004708:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	2b00      	cmp	r3, #0
 8004710:	f000 80ae 	beq.w	8004870 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004714:	4b37      	ldr	r3, [pc, #220]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f003 030c 	and.w	r3, r3, #12
 800471c:	2b08      	cmp	r3, #8
 800471e:	d06d      	beq.n	80047fc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	2b02      	cmp	r3, #2
 8004726:	d14b      	bne.n	80047c0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004728:	4b32      	ldr	r3, [pc, #200]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a31      	ldr	r2, [pc, #196]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 800472e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004732:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004734:	f7fe fb46 	bl	8002dc4 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800473c:	f7fe fb42 	bl	8002dc4 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e091      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800474e:	4b29      	ldr	r3, [pc, #164]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1f0      	bne.n	800473c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	69da      	ldr	r2, [r3, #28]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a1b      	ldr	r3, [r3, #32]
 8004762:	431a      	orrs	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004768:	019b      	lsls	r3, r3, #6
 800476a:	431a      	orrs	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004770:	085b      	lsrs	r3, r3, #1
 8004772:	3b01      	subs	r3, #1
 8004774:	041b      	lsls	r3, r3, #16
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477c:	061b      	lsls	r3, r3, #24
 800477e:	431a      	orrs	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004784:	071b      	lsls	r3, r3, #28
 8004786:	491b      	ldr	r1, [pc, #108]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004788:	4313      	orrs	r3, r2
 800478a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800478c:	4b19      	ldr	r3, [pc, #100]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a18      	ldr	r2, [pc, #96]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 8004792:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004796:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004798:	f7fe fb14 	bl	8002dc4 <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800479e:	e008      	b.n	80047b2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a0:	f7fe fb10 	bl	8002dc4 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e05f      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047b2:	4b10      	ldr	r3, [pc, #64]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d0f0      	beq.n	80047a0 <HAL_RCC_OscConfig+0x47c>
 80047be:	e057      	b.n	8004870 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047c0:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a0b      	ldr	r2, [pc, #44]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80047c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047cc:	f7fe fafa 	bl	8002dc4 <HAL_GetTick>
 80047d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047d2:	e008      	b.n	80047e6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d4:	f7fe faf6 	bl	8002dc4 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e045      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047e6:	4b03      	ldr	r3, [pc, #12]	; (80047f4 <HAL_RCC_OscConfig+0x4d0>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1f0      	bne.n	80047d4 <HAL_RCC_OscConfig+0x4b0>
 80047f2:	e03d      	b.n	8004870 <HAL_RCC_OscConfig+0x54c>
 80047f4:	40023800 	.word	0x40023800
 80047f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80047fc:	4b1f      	ldr	r3, [pc, #124]	; (800487c <HAL_RCC_OscConfig+0x558>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d030      	beq.n	800486c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004814:	429a      	cmp	r2, r3
 8004816:	d129      	bne.n	800486c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004822:	429a      	cmp	r2, r3
 8004824:	d122      	bne.n	800486c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800482c:	4013      	ands	r3, r2
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004832:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004834:	4293      	cmp	r3, r2
 8004836:	d119      	bne.n	800486c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004842:	085b      	lsrs	r3, r3, #1
 8004844:	3b01      	subs	r3, #1
 8004846:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004848:	429a      	cmp	r2, r3
 800484a:	d10f      	bne.n	800486c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004856:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004858:	429a      	cmp	r2, r3
 800485a:	d107      	bne.n	800486c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004866:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004868:	429a      	cmp	r2, r3
 800486a:	d001      	beq.n	8004870 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e000      	b.n	8004872 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	40023800 	.word	0x40023800

08004880 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800488a:	2300      	movs	r3, #0
 800488c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e0d0      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004898:	4b6a      	ldr	r3, [pc, #424]	; (8004a44 <HAL_RCC_ClockConfig+0x1c4>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 030f 	and.w	r3, r3, #15
 80048a0:	683a      	ldr	r2, [r7, #0]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d910      	bls.n	80048c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048a6:	4b67      	ldr	r3, [pc, #412]	; (8004a44 <HAL_RCC_ClockConfig+0x1c4>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f023 020f 	bic.w	r2, r3, #15
 80048ae:	4965      	ldr	r1, [pc, #404]	; (8004a44 <HAL_RCC_ClockConfig+0x1c4>)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048b6:	4b63      	ldr	r3, [pc, #396]	; (8004a44 <HAL_RCC_ClockConfig+0x1c4>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 030f 	and.w	r3, r3, #15
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d001      	beq.n	80048c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e0b8      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d020      	beq.n	8004916 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d005      	beq.n	80048ec <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048e0:	4b59      	ldr	r3, [pc, #356]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	4a58      	ldr	r2, [pc, #352]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 80048e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80048ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0308 	and.w	r3, r3, #8
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d005      	beq.n	8004904 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048f8:	4b53      	ldr	r3, [pc, #332]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	4a52      	ldr	r2, [pc, #328]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 80048fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004902:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004904:	4b50      	ldr	r3, [pc, #320]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	494d      	ldr	r1, [pc, #308]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004912:	4313      	orrs	r3, r2
 8004914:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d040      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d107      	bne.n	800493a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800492a:	4b47      	ldr	r3, [pc, #284]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d115      	bne.n	8004962 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e07f      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	2b02      	cmp	r3, #2
 8004940:	d107      	bne.n	8004952 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004942:	4b41      	ldr	r3, [pc, #260]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d109      	bne.n	8004962 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e073      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004952:	4b3d      	ldr	r3, [pc, #244]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e06b      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004962:	4b39      	ldr	r3, [pc, #228]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f023 0203 	bic.w	r2, r3, #3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	4936      	ldr	r1, [pc, #216]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004970:	4313      	orrs	r3, r2
 8004972:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004974:	f7fe fa26 	bl	8002dc4 <HAL_GetTick>
 8004978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800497a:	e00a      	b.n	8004992 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800497c:	f7fe fa22 	bl	8002dc4 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	f241 3288 	movw	r2, #5000	; 0x1388
 800498a:	4293      	cmp	r3, r2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e053      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004992:	4b2d      	ldr	r3, [pc, #180]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 020c 	and.w	r2, r3, #12
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d1eb      	bne.n	800497c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049a4:	4b27      	ldr	r3, [pc, #156]	; (8004a44 <HAL_RCC_ClockConfig+0x1c4>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 030f 	and.w	r3, r3, #15
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d210      	bcs.n	80049d4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049b2:	4b24      	ldr	r3, [pc, #144]	; (8004a44 <HAL_RCC_ClockConfig+0x1c4>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f023 020f 	bic.w	r2, r3, #15
 80049ba:	4922      	ldr	r1, [pc, #136]	; (8004a44 <HAL_RCC_ClockConfig+0x1c4>)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	4313      	orrs	r3, r2
 80049c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c2:	4b20      	ldr	r3, [pc, #128]	; (8004a44 <HAL_RCC_ClockConfig+0x1c4>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 030f 	and.w	r3, r3, #15
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d001      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e032      	b.n	8004a3a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0304 	and.w	r3, r3, #4
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d008      	beq.n	80049f2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049e0:	4b19      	ldr	r3, [pc, #100]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	4916      	ldr	r1, [pc, #88]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0308 	and.w	r3, r3, #8
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d009      	beq.n	8004a12 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80049fe:	4b12      	ldr	r3, [pc, #72]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	490e      	ldr	r1, [pc, #56]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a12:	f000 f821 	bl	8004a58 <HAL_RCC_GetSysClockFreq>
 8004a16:	4602      	mov	r2, r0
 8004a18:	4b0b      	ldr	r3, [pc, #44]	; (8004a48 <HAL_RCC_ClockConfig+0x1c8>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	091b      	lsrs	r3, r3, #4
 8004a1e:	f003 030f 	and.w	r3, r3, #15
 8004a22:	490a      	ldr	r1, [pc, #40]	; (8004a4c <HAL_RCC_ClockConfig+0x1cc>)
 8004a24:	5ccb      	ldrb	r3, [r1, r3]
 8004a26:	fa22 f303 	lsr.w	r3, r2, r3
 8004a2a:	4a09      	ldr	r2, [pc, #36]	; (8004a50 <HAL_RCC_ClockConfig+0x1d0>)
 8004a2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a2e:	4b09      	ldr	r3, [pc, #36]	; (8004a54 <HAL_RCC_ClockConfig+0x1d4>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7fd ff6e 	bl	8002914 <HAL_InitTick>

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	40023c00 	.word	0x40023c00
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	0800d5ac 	.word	0x0800d5ac
 8004a50:	2000004c 	.word	0x2000004c
 8004a54:	2000005c 	.word	0x2000005c

08004a58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a5c:	b094      	sub	sp, #80	; 0x50
 8004a5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004a60:	2300      	movs	r3, #0
 8004a62:	647b      	str	r3, [r7, #68]	; 0x44
 8004a64:	2300      	movs	r3, #0
 8004a66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a68:	2300      	movs	r3, #0
 8004a6a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a70:	4b79      	ldr	r3, [pc, #484]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f003 030c 	and.w	r3, r3, #12
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d00d      	beq.n	8004a98 <HAL_RCC_GetSysClockFreq+0x40>
 8004a7c:	2b08      	cmp	r3, #8
 8004a7e:	f200 80e1 	bhi.w	8004c44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d002      	beq.n	8004a8c <HAL_RCC_GetSysClockFreq+0x34>
 8004a86:	2b04      	cmp	r3, #4
 8004a88:	d003      	beq.n	8004a92 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a8a:	e0db      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a8c:	4b73      	ldr	r3, [pc, #460]	; (8004c5c <HAL_RCC_GetSysClockFreq+0x204>)
 8004a8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a90:	e0db      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a92:	4b73      	ldr	r3, [pc, #460]	; (8004c60 <HAL_RCC_GetSysClockFreq+0x208>)
 8004a94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004a96:	e0d8      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a98:	4b6f      	ldr	r3, [pc, #444]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004aa0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004aa2:	4b6d      	ldr	r3, [pc, #436]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d063      	beq.n	8004b76 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aae:	4b6a      	ldr	r3, [pc, #424]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	099b      	lsrs	r3, r3, #6
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ab8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004abc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ac0:	633b      	str	r3, [r7, #48]	; 0x30
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ac6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004aca:	4622      	mov	r2, r4
 8004acc:	462b      	mov	r3, r5
 8004ace:	f04f 0000 	mov.w	r0, #0
 8004ad2:	f04f 0100 	mov.w	r1, #0
 8004ad6:	0159      	lsls	r1, r3, #5
 8004ad8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004adc:	0150      	lsls	r0, r2, #5
 8004ade:	4602      	mov	r2, r0
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	4621      	mov	r1, r4
 8004ae4:	1a51      	subs	r1, r2, r1
 8004ae6:	6139      	str	r1, [r7, #16]
 8004ae8:	4629      	mov	r1, r5
 8004aea:	eb63 0301 	sbc.w	r3, r3, r1
 8004aee:	617b      	str	r3, [r7, #20]
 8004af0:	f04f 0200 	mov.w	r2, #0
 8004af4:	f04f 0300 	mov.w	r3, #0
 8004af8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004afc:	4659      	mov	r1, fp
 8004afe:	018b      	lsls	r3, r1, #6
 8004b00:	4651      	mov	r1, sl
 8004b02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b06:	4651      	mov	r1, sl
 8004b08:	018a      	lsls	r2, r1, #6
 8004b0a:	4651      	mov	r1, sl
 8004b0c:	ebb2 0801 	subs.w	r8, r2, r1
 8004b10:	4659      	mov	r1, fp
 8004b12:	eb63 0901 	sbc.w	r9, r3, r1
 8004b16:	f04f 0200 	mov.w	r2, #0
 8004b1a:	f04f 0300 	mov.w	r3, #0
 8004b1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b2a:	4690      	mov	r8, r2
 8004b2c:	4699      	mov	r9, r3
 8004b2e:	4623      	mov	r3, r4
 8004b30:	eb18 0303 	adds.w	r3, r8, r3
 8004b34:	60bb      	str	r3, [r7, #8]
 8004b36:	462b      	mov	r3, r5
 8004b38:	eb49 0303 	adc.w	r3, r9, r3
 8004b3c:	60fb      	str	r3, [r7, #12]
 8004b3e:	f04f 0200 	mov.w	r2, #0
 8004b42:	f04f 0300 	mov.w	r3, #0
 8004b46:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b4a:	4629      	mov	r1, r5
 8004b4c:	024b      	lsls	r3, r1, #9
 8004b4e:	4621      	mov	r1, r4
 8004b50:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b54:	4621      	mov	r1, r4
 8004b56:	024a      	lsls	r2, r1, #9
 8004b58:	4610      	mov	r0, r2
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b5e:	2200      	movs	r2, #0
 8004b60:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b68:	f7fb fbc2 	bl	80002f0 <__aeabi_uldivmod>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4613      	mov	r3, r2
 8004b72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b74:	e058      	b.n	8004c28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b76:	4b38      	ldr	r3, [pc, #224]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	099b      	lsrs	r3, r3, #6
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	4618      	mov	r0, r3
 8004b80:	4611      	mov	r1, r2
 8004b82:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b86:	623b      	str	r3, [r7, #32]
 8004b88:	2300      	movs	r3, #0
 8004b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8004b8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b90:	4642      	mov	r2, r8
 8004b92:	464b      	mov	r3, r9
 8004b94:	f04f 0000 	mov.w	r0, #0
 8004b98:	f04f 0100 	mov.w	r1, #0
 8004b9c:	0159      	lsls	r1, r3, #5
 8004b9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ba2:	0150      	lsls	r0, r2, #5
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4641      	mov	r1, r8
 8004baa:	ebb2 0a01 	subs.w	sl, r2, r1
 8004bae:	4649      	mov	r1, r9
 8004bb0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004bb4:	f04f 0200 	mov.w	r2, #0
 8004bb8:	f04f 0300 	mov.w	r3, #0
 8004bbc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bc0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bc4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004bc8:	ebb2 040a 	subs.w	r4, r2, sl
 8004bcc:	eb63 050b 	sbc.w	r5, r3, fp
 8004bd0:	f04f 0200 	mov.w	r2, #0
 8004bd4:	f04f 0300 	mov.w	r3, #0
 8004bd8:	00eb      	lsls	r3, r5, #3
 8004bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bde:	00e2      	lsls	r2, r4, #3
 8004be0:	4614      	mov	r4, r2
 8004be2:	461d      	mov	r5, r3
 8004be4:	4643      	mov	r3, r8
 8004be6:	18e3      	adds	r3, r4, r3
 8004be8:	603b      	str	r3, [r7, #0]
 8004bea:	464b      	mov	r3, r9
 8004bec:	eb45 0303 	adc.w	r3, r5, r3
 8004bf0:	607b      	str	r3, [r7, #4]
 8004bf2:	f04f 0200 	mov.w	r2, #0
 8004bf6:	f04f 0300 	mov.w	r3, #0
 8004bfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bfe:	4629      	mov	r1, r5
 8004c00:	028b      	lsls	r3, r1, #10
 8004c02:	4621      	mov	r1, r4
 8004c04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c08:	4621      	mov	r1, r4
 8004c0a:	028a      	lsls	r2, r1, #10
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	4619      	mov	r1, r3
 8004c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c12:	2200      	movs	r2, #0
 8004c14:	61bb      	str	r3, [r7, #24]
 8004c16:	61fa      	str	r2, [r7, #28]
 8004c18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c1c:	f7fb fb68 	bl	80002f0 <__aeabi_uldivmod>
 8004c20:	4602      	mov	r2, r0
 8004c22:	460b      	mov	r3, r1
 8004c24:	4613      	mov	r3, r2
 8004c26:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004c28:	4b0b      	ldr	r3, [pc, #44]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	0c1b      	lsrs	r3, r3, #16
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	3301      	adds	r3, #1
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004c38:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c40:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c42:	e002      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c44:	4b05      	ldr	r3, [pc, #20]	; (8004c5c <HAL_RCC_GetSysClockFreq+0x204>)
 8004c46:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3750      	adds	r7, #80	; 0x50
 8004c50:	46bd      	mov	sp, r7
 8004c52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c56:	bf00      	nop
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	00f42400 	.word	0x00f42400
 8004c60:	007a1200 	.word	0x007a1200

08004c64 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c68:	4b03      	ldr	r3, [pc, #12]	; (8004c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	2000004c 	.word	0x2000004c

08004c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c80:	f7ff fff0 	bl	8004c64 <HAL_RCC_GetHCLKFreq>
 8004c84:	4602      	mov	r2, r0
 8004c86:	4b05      	ldr	r3, [pc, #20]	; (8004c9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	0a9b      	lsrs	r3, r3, #10
 8004c8c:	f003 0307 	and.w	r3, r3, #7
 8004c90:	4903      	ldr	r1, [pc, #12]	; (8004ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c92:	5ccb      	ldrb	r3, [r1, r3]
 8004c94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	40023800 	.word	0x40023800
 8004ca0:	0800d5bc 	.word	0x0800d5bc

08004ca4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ca8:	f7ff ffdc 	bl	8004c64 <HAL_RCC_GetHCLKFreq>
 8004cac:	4602      	mov	r2, r0
 8004cae:	4b05      	ldr	r3, [pc, #20]	; (8004cc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	0b5b      	lsrs	r3, r3, #13
 8004cb4:	f003 0307 	and.w	r3, r3, #7
 8004cb8:	4903      	ldr	r1, [pc, #12]	; (8004cc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cba:	5ccb      	ldrb	r3, [r1, r3]
 8004cbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	40023800 	.word	0x40023800
 8004cc8:	0800d5bc 	.word	0x0800d5bc

08004ccc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	220f      	movs	r2, #15
 8004cda:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004cdc:	4b12      	ldr	r3, [pc, #72]	; (8004d28 <HAL_RCC_GetClockConfig+0x5c>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 0203 	and.w	r2, r3, #3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ce8:	4b0f      	ldr	r3, [pc, #60]	; (8004d28 <HAL_RCC_GetClockConfig+0x5c>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004cf4:	4b0c      	ldr	r3, [pc, #48]	; (8004d28 <HAL_RCC_GetClockConfig+0x5c>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004d00:	4b09      	ldr	r3, [pc, #36]	; (8004d28 <HAL_RCC_GetClockConfig+0x5c>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	08db      	lsrs	r3, r3, #3
 8004d06:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004d0e:	4b07      	ldr	r3, [pc, #28]	; (8004d2c <HAL_RCC_GetClockConfig+0x60>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 020f 	and.w	r2, r3, #15
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	601a      	str	r2, [r3, #0]
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	40023800 	.word	0x40023800
 8004d2c:	40023c00 	.word	0x40023c00

08004d30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b088      	sub	sp, #32
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004d40:	2300      	movs	r3, #0
 8004d42:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004d44:	2300      	movs	r3, #0
 8004d46:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d012      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004d58:	4b69      	ldr	r3, [pc, #420]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	4a68      	ldr	r2, [pc, #416]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d5e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d62:	6093      	str	r3, [r2, #8]
 8004d64:	4b66      	ldr	r3, [pc, #408]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d6c:	4964      	ldr	r1, [pc, #400]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d017      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d8a:	4b5d      	ldr	r3, [pc, #372]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d90:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d98:	4959      	ldr	r1, [pc, #356]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004da8:	d101      	bne.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004daa:	2301      	movs	r3, #1
 8004dac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004db6:	2301      	movs	r3, #1
 8004db8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d017      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004dc6:	4b4e      	ldr	r3, [pc, #312]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dcc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd4:	494a      	ldr	r1, [pc, #296]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004de4:	d101      	bne.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004de6:	2301      	movs	r3, #1
 8004de8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004df2:	2301      	movs	r3, #1
 8004df4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004e02:	2301      	movs	r3, #1
 8004e04:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	f000 808b 	beq.w	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e14:	4b3a      	ldr	r3, [pc, #232]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e18:	4a39      	ldr	r2, [pc, #228]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e1e:	6413      	str	r3, [r2, #64]	; 0x40
 8004e20:	4b37      	ldr	r3, [pc, #220]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e28:	60bb      	str	r3, [r7, #8]
 8004e2a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e2c:	4b35      	ldr	r3, [pc, #212]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a34      	ldr	r2, [pc, #208]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e38:	f7fd ffc4 	bl	8002dc4 <HAL_GetTick>
 8004e3c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e40:	f7fd ffc0 	bl	8002dc4 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b64      	cmp	r3, #100	; 0x64
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e38f      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e52:	4b2c      	ldr	r3, [pc, #176]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f0      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e5e:	4b28      	ldr	r3, [pc, #160]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e66:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d035      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e76:	693a      	ldr	r2, [r7, #16]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d02e      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e7c:	4b20      	ldr	r3, [pc, #128]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e84:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e86:	4b1e      	ldr	r3, [pc, #120]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e8a:	4a1d      	ldr	r2, [pc, #116]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e90:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e92:	4b1b      	ldr	r3, [pc, #108]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e96:	4a1a      	ldr	r2, [pc, #104]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e9c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004e9e:	4a18      	ldr	r2, [pc, #96]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ea4:	4b16      	ldr	r3, [pc, #88]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d114      	bne.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb0:	f7fd ff88 	bl	8002dc4 <HAL_GetTick>
 8004eb4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eb6:	e00a      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004eb8:	f7fd ff84 	bl	8002dc4 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e351      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ece:	4b0c      	ldr	r3, [pc, #48]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d0ee      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ede:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ee2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ee6:	d111      	bne.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004ee8:	4b05      	ldr	r3, [pc, #20]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ef4:	4b04      	ldr	r3, [pc, #16]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004ef6:	400b      	ands	r3, r1
 8004ef8:	4901      	ldr	r1, [pc, #4]	; (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efa:	4313      	orrs	r3, r2
 8004efc:	608b      	str	r3, [r1, #8]
 8004efe:	e00b      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004f00:	40023800 	.word	0x40023800
 8004f04:	40007000 	.word	0x40007000
 8004f08:	0ffffcff 	.word	0x0ffffcff
 8004f0c:	4bac      	ldr	r3, [pc, #688]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	4aab      	ldr	r2, [pc, #684]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f12:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f16:	6093      	str	r3, [r2, #8]
 8004f18:	4ba9      	ldr	r3, [pc, #676]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f1a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f24:	49a6      	ldr	r1, [pc, #664]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0310 	and.w	r3, r3, #16
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d010      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f36:	4ba2      	ldr	r3, [pc, #648]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f3c:	4aa0      	ldr	r2, [pc, #640]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f42:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f46:	4b9e      	ldr	r3, [pc, #632]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f48:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f50:	499b      	ldr	r1, [pc, #620]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00a      	beq.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f64:	4b96      	ldr	r3, [pc, #600]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f6a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f72:	4993      	ldr	r1, [pc, #588]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f86:	4b8e      	ldr	r3, [pc, #568]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f8c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f94:	498a      	ldr	r1, [pc, #552]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00a      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004fa8:	4b85      	ldr	r3, [pc, #532]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fb6:	4982      	ldr	r1, [pc, #520]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004fca:	4b7d      	ldr	r3, [pc, #500]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fd0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fd8:	4979      	ldr	r1, [pc, #484]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fec:	4b74      	ldr	r3, [pc, #464]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff2:	f023 0203 	bic.w	r2, r3, #3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ffa:	4971      	ldr	r1, [pc, #452]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800500e:	4b6c      	ldr	r3, [pc, #432]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005010:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005014:	f023 020c 	bic.w	r2, r3, #12
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800501c:	4968      	ldr	r1, [pc, #416]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00a      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005030:	4b63      	ldr	r3, [pc, #396]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005036:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800503e:	4960      	ldr	r1, [pc, #384]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005040:	4313      	orrs	r3, r2
 8005042:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00a      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005052:	4b5b      	ldr	r3, [pc, #364]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005058:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005060:	4957      	ldr	r1, [pc, #348]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005074:	4b52      	ldr	r3, [pc, #328]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800507a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005082:	494f      	ldr	r1, [pc, #316]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005096:	4b4a      	ldr	r3, [pc, #296]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a4:	4946      	ldr	r1, [pc, #280]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80050b8:	4b41      	ldr	r3, [pc, #260]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050be:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c6:	493e      	ldr	r1, [pc, #248]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80050da:	4b39      	ldr	r3, [pc, #228]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050e8:	4935      	ldr	r1, [pc, #212]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00a      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80050fc:	4b30      	ldr	r3, [pc, #192]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005102:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800510a:	492d      	ldr	r1, [pc, #180]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d011      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800511e:	4b28      	ldr	r3, [pc, #160]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005124:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800512c:	4924      	ldr	r1, [pc, #144]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005138:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800513c:	d101      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800513e:	2301      	movs	r3, #1
 8005140:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0308 	and.w	r3, r3, #8
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800514e:	2301      	movs	r3, #1
 8005150:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00a      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800515e:	4b18      	ldr	r3, [pc, #96]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005164:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800516c:	4914      	ldr	r1, [pc, #80]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800516e:	4313      	orrs	r3, r2
 8005170:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00b      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005180:	4b0f      	ldr	r3, [pc, #60]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005186:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005190:	490b      	ldr	r1, [pc, #44]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005192:	4313      	orrs	r3, r2
 8005194:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00f      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80051a4:	4b06      	ldr	r3, [pc, #24]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051aa:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051b4:	4902      	ldr	r1, [pc, #8]	; (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80051bc:	e002      	b.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80051be:	bf00      	nop
 80051c0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00b      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80051d0:	4b8a      	ldr	r3, [pc, #552]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051e0:	4986      	ldr	r1, [pc, #536]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00b      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80051f4:	4b81      	ldr	r3, [pc, #516]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051fa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005204:	497d      	ldr	r1, [pc, #500]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005206:	4313      	orrs	r3, r2
 8005208:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d006      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800521a:	2b00      	cmp	r3, #0
 800521c:	f000 80d6 	beq.w	80053cc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005220:	4b76      	ldr	r3, [pc, #472]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a75      	ldr	r2, [pc, #468]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005226:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800522a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800522c:	f7fd fdca 	bl	8002dc4 <HAL_GetTick>
 8005230:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005232:	e008      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005234:	f7fd fdc6 	bl	8002dc4 <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	2b64      	cmp	r3, #100	; 0x64
 8005240:	d901      	bls.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e195      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005246:	4b6d      	ldr	r3, [pc, #436]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1f0      	bne.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	d021      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005262:	2b00      	cmp	r3, #0
 8005264:	d11d      	bne.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005266:	4b65      	ldr	r3, [pc, #404]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005268:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800526c:	0c1b      	lsrs	r3, r3, #16
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005274:	4b61      	ldr	r3, [pc, #388]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005276:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800527a:	0e1b      	lsrs	r3, r3, #24
 800527c:	f003 030f 	and.w	r3, r3, #15
 8005280:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	019a      	lsls	r2, r3, #6
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	041b      	lsls	r3, r3, #16
 800528c:	431a      	orrs	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	061b      	lsls	r3, r3, #24
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	071b      	lsls	r3, r3, #28
 800529a:	4958      	ldr	r1, [pc, #352]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800529c:	4313      	orrs	r3, r2
 800529e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d004      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052b6:	d00a      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d02e      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052cc:	d129      	bne.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052ce:	4b4b      	ldr	r3, [pc, #300]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052d4:	0c1b      	lsrs	r3, r3, #16
 80052d6:	f003 0303 	and.w	r3, r3, #3
 80052da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80052dc:	4b47      	ldr	r3, [pc, #284]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052e2:	0f1b      	lsrs	r3, r3, #28
 80052e4:	f003 0307 	and.w	r3, r3, #7
 80052e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	019a      	lsls	r2, r3, #6
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	041b      	lsls	r3, r3, #16
 80052f4:	431a      	orrs	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	061b      	lsls	r3, r3, #24
 80052fc:	431a      	orrs	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	071b      	lsls	r3, r3, #28
 8005302:	493e      	ldr	r1, [pc, #248]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005304:	4313      	orrs	r3, r2
 8005306:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800530a:	4b3c      	ldr	r3, [pc, #240]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800530c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005310:	f023 021f 	bic.w	r2, r3, #31
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005318:	3b01      	subs	r3, #1
 800531a:	4938      	ldr	r1, [pc, #224]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d01d      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800532e:	4b33      	ldr	r3, [pc, #204]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005330:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005334:	0e1b      	lsrs	r3, r3, #24
 8005336:	f003 030f 	and.w	r3, r3, #15
 800533a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800533c:	4b2f      	ldr	r3, [pc, #188]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800533e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005342:	0f1b      	lsrs	r3, r3, #28
 8005344:	f003 0307 	and.w	r3, r3, #7
 8005348:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	019a      	lsls	r2, r3, #6
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	041b      	lsls	r3, r3, #16
 8005356:	431a      	orrs	r2, r3
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	061b      	lsls	r3, r3, #24
 800535c:	431a      	orrs	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	071b      	lsls	r3, r3, #28
 8005362:	4926      	ldr	r1, [pc, #152]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005364:	4313      	orrs	r3, r2
 8005366:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005372:	2b00      	cmp	r3, #0
 8005374:	d011      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	019a      	lsls	r2, r3, #6
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	041b      	lsls	r3, r3, #16
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	061b      	lsls	r3, r3, #24
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	071b      	lsls	r3, r3, #28
 8005392:	491a      	ldr	r1, [pc, #104]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005394:	4313      	orrs	r3, r2
 8005396:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800539a:	4b18      	ldr	r3, [pc, #96]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a17      	ldr	r2, [pc, #92]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053a6:	f7fd fd0d 	bl	8002dc4 <HAL_GetTick>
 80053aa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053ac:	e008      	b.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053ae:	f7fd fd09 	bl	8002dc4 <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	2b64      	cmp	r3, #100	; 0x64
 80053ba:	d901      	bls.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e0d8      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053c0:	4b0e      	ldr	r3, [pc, #56]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d0f0      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	f040 80ce 	bne.w	8005570 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80053d4:	4b09      	ldr	r3, [pc, #36]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a08      	ldr	r2, [pc, #32]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053e0:	f7fd fcf0 	bl	8002dc4 <HAL_GetTick>
 80053e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80053e6:	e00b      	b.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80053e8:	f7fd fcec 	bl	8002dc4 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	2b64      	cmp	r3, #100	; 0x64
 80053f4:	d904      	bls.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e0bb      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80053fa:	bf00      	nop
 80053fc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005400:	4b5e      	ldr	r3, [pc, #376]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005408:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800540c:	d0ec      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800541e:	2b00      	cmp	r3, #0
 8005420:	d009      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800542a:	2b00      	cmp	r3, #0
 800542c:	d02e      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005432:	2b00      	cmp	r3, #0
 8005434:	d12a      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005436:	4b51      	ldr	r3, [pc, #324]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800543c:	0c1b      	lsrs	r3, r3, #16
 800543e:	f003 0303 	and.w	r3, r3, #3
 8005442:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005444:	4b4d      	ldr	r3, [pc, #308]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800544a:	0f1b      	lsrs	r3, r3, #28
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	019a      	lsls	r2, r3, #6
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	041b      	lsls	r3, r3, #16
 800545c:	431a      	orrs	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	061b      	lsls	r3, r3, #24
 8005464:	431a      	orrs	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	071b      	lsls	r3, r3, #28
 800546a:	4944      	ldr	r1, [pc, #272]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800546c:	4313      	orrs	r3, r2
 800546e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005472:	4b42      	ldr	r3, [pc, #264]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005474:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005478:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005480:	3b01      	subs	r3, #1
 8005482:	021b      	lsls	r3, r3, #8
 8005484:	493d      	ldr	r1, [pc, #244]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005486:	4313      	orrs	r3, r2
 8005488:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d022      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800549c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054a0:	d11d      	bne.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054a2:	4b36      	ldr	r3, [pc, #216]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a8:	0e1b      	lsrs	r3, r3, #24
 80054aa:	f003 030f 	and.w	r3, r3, #15
 80054ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054b0:	4b32      	ldr	r3, [pc, #200]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b6:	0f1b      	lsrs	r3, r3, #28
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	019a      	lsls	r2, r3, #6
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	041b      	lsls	r3, r3, #16
 80054ca:	431a      	orrs	r2, r3
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	061b      	lsls	r3, r3, #24
 80054d0:	431a      	orrs	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	071b      	lsls	r3, r3, #28
 80054d6:	4929      	ldr	r1, [pc, #164]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0308 	and.w	r3, r3, #8
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d028      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054ea:	4b24      	ldr	r3, [pc, #144]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054f0:	0e1b      	lsrs	r3, r3, #24
 80054f2:	f003 030f 	and.w	r3, r3, #15
 80054f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80054f8:	4b20      	ldr	r3, [pc, #128]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054fe:	0c1b      	lsrs	r3, r3, #16
 8005500:	f003 0303 	and.w	r3, r3, #3
 8005504:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	019a      	lsls	r2, r3, #6
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	041b      	lsls	r3, r3, #16
 8005510:	431a      	orrs	r2, r3
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	061b      	lsls	r3, r3, #24
 8005516:	431a      	orrs	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	071b      	lsls	r3, r3, #28
 800551e:	4917      	ldr	r1, [pc, #92]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005520:	4313      	orrs	r3, r2
 8005522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005526:	4b15      	ldr	r3, [pc, #84]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005528:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800552c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005534:	4911      	ldr	r1, [pc, #68]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005536:	4313      	orrs	r3, r2
 8005538:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800553c:	4b0f      	ldr	r3, [pc, #60]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a0e      	ldr	r2, [pc, #56]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005542:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005546:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005548:	f7fd fc3c 	bl	8002dc4 <HAL_GetTick>
 800554c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800554e:	e008      	b.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005550:	f7fd fc38 	bl	8002dc4 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b64      	cmp	r3, #100	; 0x64
 800555c:	d901      	bls.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e007      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005562:	4b06      	ldr	r3, [pc, #24]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800556a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800556e:	d1ef      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3720      	adds	r7, #32
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	40023800 	.word	0x40023800

08005580 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e049      	b.n	8005626 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005598:	b2db      	uxtb	r3, r3
 800559a:	2b00      	cmp	r3, #0
 800559c:	d106      	bne.n	80055ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f7fd f826 	bl	80025f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2202      	movs	r2, #2
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	3304      	adds	r3, #4
 80055bc:	4619      	mov	r1, r3
 80055be:	4610      	mov	r0, r2
 80055c0:	f000 fa24 	bl	8005a0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3708      	adds	r7, #8
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
	...

08005630 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800563e:	b2db      	uxtb	r3, r3
 8005640:	2b01      	cmp	r3, #1
 8005642:	d001      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e054      	b.n	80056f2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a26      	ldr	r2, [pc, #152]	; (8005700 <HAL_TIM_Base_Start_IT+0xd0>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d022      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005672:	d01d      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a22      	ldr	r2, [pc, #136]	; (8005704 <HAL_TIM_Base_Start_IT+0xd4>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d018      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a21      	ldr	r2, [pc, #132]	; (8005708 <HAL_TIM_Base_Start_IT+0xd8>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d013      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a1f      	ldr	r2, [pc, #124]	; (800570c <HAL_TIM_Base_Start_IT+0xdc>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d00e      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a1e      	ldr	r2, [pc, #120]	; (8005710 <HAL_TIM_Base_Start_IT+0xe0>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d009      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a1c      	ldr	r2, [pc, #112]	; (8005714 <HAL_TIM_Base_Start_IT+0xe4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d004      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a1b      	ldr	r2, [pc, #108]	; (8005718 <HAL_TIM_Base_Start_IT+0xe8>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d115      	bne.n	80056dc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689a      	ldr	r2, [r3, #8]
 80056b6:	4b19      	ldr	r3, [pc, #100]	; (800571c <HAL_TIM_Base_Start_IT+0xec>)
 80056b8:	4013      	ands	r3, r2
 80056ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2b06      	cmp	r3, #6
 80056c0:	d015      	beq.n	80056ee <HAL_TIM_Base_Start_IT+0xbe>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056c8:	d011      	beq.n	80056ee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f042 0201 	orr.w	r2, r2, #1
 80056d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056da:	e008      	b.n	80056ee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0201 	orr.w	r2, r2, #1
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	e000      	b.n	80056f0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3714      	adds	r7, #20
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	40010000 	.word	0x40010000
 8005704:	40000400 	.word	0x40000400
 8005708:	40000800 	.word	0x40000800
 800570c:	40000c00 	.word	0x40000c00
 8005710:	40010400 	.word	0x40010400
 8005714:	40014000 	.word	0x40014000
 8005718:	40001800 	.word	0x40001800
 800571c:	00010007 	.word	0x00010007

08005720 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68da      	ldr	r2, [r3, #12]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f022 0201 	bic.w	r2, r2, #1
 8005736:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6a1a      	ldr	r2, [r3, #32]
 800573e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005742:	4013      	ands	r3, r2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d10f      	bne.n	8005768 <HAL_TIM_Base_Stop_IT+0x48>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6a1a      	ldr	r2, [r3, #32]
 800574e:	f240 4344 	movw	r3, #1092	; 0x444
 8005752:	4013      	ands	r3, r2
 8005754:	2b00      	cmp	r3, #0
 8005756:	d107      	bne.n	8005768 <HAL_TIM_Base_Stop_IT+0x48>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 0201 	bic.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b082      	sub	sp, #8
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b02      	cmp	r3, #2
 8005792:	d122      	bne.n	80057da <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	f003 0302 	and.w	r3, r3, #2
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d11b      	bne.n	80057da <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f06f 0202 	mvn.w	r2, #2
 80057aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	f003 0303 	and.w	r3, r3, #3
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d003      	beq.n	80057c8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 f905 	bl	80059d0 <HAL_TIM_IC_CaptureCallback>
 80057c6:	e005      	b.n	80057d4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 f8f7 	bl	80059bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f908 	bl	80059e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	f003 0304 	and.w	r3, r3, #4
 80057e4:	2b04      	cmp	r3, #4
 80057e6:	d122      	bne.n	800582e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f003 0304 	and.w	r3, r3, #4
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d11b      	bne.n	800582e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f06f 0204 	mvn.w	r2, #4
 80057fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005810:	2b00      	cmp	r3, #0
 8005812:	d003      	beq.n	800581c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 f8db 	bl	80059d0 <HAL_TIM_IC_CaptureCallback>
 800581a:	e005      	b.n	8005828 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f000 f8cd 	bl	80059bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f8de 	bl	80059e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	f003 0308 	and.w	r3, r3, #8
 8005838:	2b08      	cmp	r3, #8
 800583a:	d122      	bne.n	8005882 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	f003 0308 	and.w	r3, r3, #8
 8005846:	2b08      	cmp	r3, #8
 8005848:	d11b      	bne.n	8005882 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f06f 0208 	mvn.w	r2, #8
 8005852:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2204      	movs	r2, #4
 8005858:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69db      	ldr	r3, [r3, #28]
 8005860:	f003 0303 	and.w	r3, r3, #3
 8005864:	2b00      	cmp	r3, #0
 8005866:	d003      	beq.n	8005870 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 f8b1 	bl	80059d0 <HAL_TIM_IC_CaptureCallback>
 800586e:	e005      	b.n	800587c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 f8a3 	bl	80059bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f8b4 	bl	80059e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	f003 0310 	and.w	r3, r3, #16
 800588c:	2b10      	cmp	r3, #16
 800588e:	d122      	bne.n	80058d6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	f003 0310 	and.w	r3, r3, #16
 800589a:	2b10      	cmp	r3, #16
 800589c:	d11b      	bne.n	80058d6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f06f 0210 	mvn.w	r2, #16
 80058a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2208      	movs	r2, #8
 80058ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	69db      	ldr	r3, [r3, #28]
 80058b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 f887 	bl	80059d0 <HAL_TIM_IC_CaptureCallback>
 80058c2:	e005      	b.n	80058d0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 f879 	bl	80059bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 f88a 	bl	80059e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	f003 0301 	and.w	r3, r3, #1
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d10e      	bne.n	8005902 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d107      	bne.n	8005902 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f06f 0201 	mvn.w	r2, #1
 80058fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f7fc fc67 	bl	80021d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800590c:	2b80      	cmp	r3, #128	; 0x80
 800590e:	d10e      	bne.n	800592e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800591a:	2b80      	cmp	r3, #128	; 0x80
 800591c:	d107      	bne.n	800592e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005926:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f9a7 	bl	8005c7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005938:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800593c:	d10e      	bne.n	800595c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005948:	2b80      	cmp	r3, #128	; 0x80
 800594a:	d107      	bne.n	800595c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f99a 	bl	8005c90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005966:	2b40      	cmp	r3, #64	; 0x40
 8005968:	d10e      	bne.n	8005988 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005974:	2b40      	cmp	r3, #64	; 0x40
 8005976:	d107      	bne.n	8005988 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f838 	bl	80059f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	f003 0320 	and.w	r3, r3, #32
 8005992:	2b20      	cmp	r3, #32
 8005994:	d10e      	bne.n	80059b4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	f003 0320 	and.w	r3, r3, #32
 80059a0:	2b20      	cmp	r3, #32
 80059a2:	d107      	bne.n	80059b4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f06f 0220 	mvn.w	r2, #32
 80059ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f95a 	bl	8005c68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059b4:	bf00      	nop
 80059b6:	3708      	adds	r7, #8
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4a40      	ldr	r2, [pc, #256]	; (8005b20 <TIM_Base_SetConfig+0x114>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d013      	beq.n	8005a4c <TIM_Base_SetConfig+0x40>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a2a:	d00f      	beq.n	8005a4c <TIM_Base_SetConfig+0x40>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a3d      	ldr	r2, [pc, #244]	; (8005b24 <TIM_Base_SetConfig+0x118>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d00b      	beq.n	8005a4c <TIM_Base_SetConfig+0x40>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a3c      	ldr	r2, [pc, #240]	; (8005b28 <TIM_Base_SetConfig+0x11c>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d007      	beq.n	8005a4c <TIM_Base_SetConfig+0x40>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a3b      	ldr	r2, [pc, #236]	; (8005b2c <TIM_Base_SetConfig+0x120>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d003      	beq.n	8005a4c <TIM_Base_SetConfig+0x40>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a3a      	ldr	r2, [pc, #232]	; (8005b30 <TIM_Base_SetConfig+0x124>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d108      	bne.n	8005a5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a2f      	ldr	r2, [pc, #188]	; (8005b20 <TIM_Base_SetConfig+0x114>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d02b      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a6c:	d027      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a2c      	ldr	r2, [pc, #176]	; (8005b24 <TIM_Base_SetConfig+0x118>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d023      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a2b      	ldr	r2, [pc, #172]	; (8005b28 <TIM_Base_SetConfig+0x11c>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d01f      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a2a      	ldr	r2, [pc, #168]	; (8005b2c <TIM_Base_SetConfig+0x120>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d01b      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a29      	ldr	r2, [pc, #164]	; (8005b30 <TIM_Base_SetConfig+0x124>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d017      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a28      	ldr	r2, [pc, #160]	; (8005b34 <TIM_Base_SetConfig+0x128>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d013      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a27      	ldr	r2, [pc, #156]	; (8005b38 <TIM_Base_SetConfig+0x12c>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d00f      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a26      	ldr	r2, [pc, #152]	; (8005b3c <TIM_Base_SetConfig+0x130>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d00b      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a25      	ldr	r2, [pc, #148]	; (8005b40 <TIM_Base_SetConfig+0x134>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d007      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a24      	ldr	r2, [pc, #144]	; (8005b44 <TIM_Base_SetConfig+0x138>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d003      	beq.n	8005abe <TIM_Base_SetConfig+0xb2>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a23      	ldr	r2, [pc, #140]	; (8005b48 <TIM_Base_SetConfig+0x13c>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d108      	bne.n	8005ad0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ac4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a0a      	ldr	r2, [pc, #40]	; (8005b20 <TIM_Base_SetConfig+0x114>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d003      	beq.n	8005b04 <TIM_Base_SetConfig+0xf8>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a0c      	ldr	r2, [pc, #48]	; (8005b30 <TIM_Base_SetConfig+0x124>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d103      	bne.n	8005b0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	615a      	str	r2, [r3, #20]
}
 8005b12:	bf00      	nop
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	40010000 	.word	0x40010000
 8005b24:	40000400 	.word	0x40000400
 8005b28:	40000800 	.word	0x40000800
 8005b2c:	40000c00 	.word	0x40000c00
 8005b30:	40010400 	.word	0x40010400
 8005b34:	40014000 	.word	0x40014000
 8005b38:	40014400 	.word	0x40014400
 8005b3c:	40014800 	.word	0x40014800
 8005b40:	40001800 	.word	0x40001800
 8005b44:	40001c00 	.word	0x40001c00
 8005b48:	40002000 	.word	0x40002000

08005b4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b085      	sub	sp, #20
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d101      	bne.n	8005b64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b60:	2302      	movs	r3, #2
 8005b62:	e06d      	b.n	8005c40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2202      	movs	r2, #2
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a30      	ldr	r2, [pc, #192]	; (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d004      	beq.n	8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a2f      	ldr	r2, [pc, #188]	; (8005c50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d108      	bne.n	8005baa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b9e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bb0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a20      	ldr	r2, [pc, #128]	; (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d022      	beq.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd6:	d01d      	beq.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a1d      	ldr	r2, [pc, #116]	; (8005c54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d018      	beq.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a1c      	ldr	r2, [pc, #112]	; (8005c58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d013      	beq.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a1a      	ldr	r2, [pc, #104]	; (8005c5c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00e      	beq.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a15      	ldr	r2, [pc, #84]	; (8005c50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d009      	beq.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a16      	ldr	r2, [pc, #88]	; (8005c60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d004      	beq.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a15      	ldr	r2, [pc, #84]	; (8005c64 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d10c      	bne.n	8005c2e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	68ba      	ldr	r2, [r7, #8]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3714      	adds	r7, #20
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr
 8005c4c:	40010000 	.word	0x40010000
 8005c50:	40010400 	.word	0x40010400
 8005c54:	40000400 	.word	0x40000400
 8005c58:	40000800 	.word	0x40000800
 8005c5c:	40000c00 	.word	0x40000c00
 8005c60:	40014000 	.word	0x40014000
 8005c64:	40001800 	.word	0x40001800

08005c68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c70:	bf00      	nop
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c84:	bf00      	nop
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e040      	b.n	8005d38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d106      	bne.n	8005ccc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f7fc fcd8 	bl	800267c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2224      	movs	r2, #36	; 0x24
 8005cd0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f022 0201 	bic.w	r2, r2, #1
 8005ce0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 fce4 	bl	80066b0 <UART_SetConfig>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d101      	bne.n	8005cf2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e022      	b.n	8005d38 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d002      	beq.n	8005d00 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 ff3c 	bl	8006b78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685a      	ldr	r2, [r3, #4]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	689a      	ldr	r2, [r3, #8]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f042 0201 	orr.w	r2, r2, #1
 8005d2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f000 ffc3 	bl	8006cbc <UART_CheckIdleState>
 8005d36:	4603      	mov	r3, r0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3708      	adds	r7, #8
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b08a      	sub	sp, #40	; 0x28
 8005d44:	af02      	add	r7, sp, #8
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	603b      	str	r3, [r7, #0]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d54:	2b20      	cmp	r3, #32
 8005d56:	d171      	bne.n	8005e3c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d002      	beq.n	8005d64 <HAL_UART_Transmit+0x24>
 8005d5e:	88fb      	ldrh	r3, [r7, #6]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e06a      	b.n	8005e3e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2221      	movs	r2, #33	; 0x21
 8005d74:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d76:	f7fd f825 	bl	8002dc4 <HAL_GetTick>
 8005d7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	88fa      	ldrh	r2, [r7, #6]
 8005d80:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	88fa      	ldrh	r2, [r7, #6]
 8005d88:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d94:	d108      	bne.n	8005da8 <HAL_UART_Transmit+0x68>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d104      	bne.n	8005da8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	61bb      	str	r3, [r7, #24]
 8005da6:	e003      	b.n	8005db0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dac:	2300      	movs	r3, #0
 8005dae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005db0:	e02c      	b.n	8005e0c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	2200      	movs	r2, #0
 8005dba:	2180      	movs	r1, #128	; 0x80
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 ffca 	bl	8006d56 <UART_WaitOnFlagUntilTimeout>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e038      	b.n	8005e3e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10b      	bne.n	8005dea <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005de0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	3302      	adds	r3, #2
 8005de6:	61bb      	str	r3, [r7, #24]
 8005de8:	e007      	b.n	8005dfa <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	781a      	ldrb	r2, [r3, #0]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	3301      	adds	r3, #1
 8005df8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	3b01      	subs	r3, #1
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1cc      	bne.n	8005db2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	2140      	movs	r1, #64	; 0x40
 8005e22:	68f8      	ldr	r0, [r7, #12]
 8005e24:	f000 ff97 	bl	8006d56 <UART_WaitOnFlagUntilTimeout>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d001      	beq.n	8005e32 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e005      	b.n	8005e3e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2220      	movs	r2, #32
 8005e36:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	e000      	b.n	8005e3e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005e3c:	2302      	movs	r3, #2
  }
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3720      	adds	r7, #32
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b08a      	sub	sp, #40	; 0x28
 8005e4a:	af02      	add	r7, sp, #8
 8005e4c:	60f8      	str	r0, [r7, #12]
 8005e4e:	60b9      	str	r1, [r7, #8]
 8005e50:	603b      	str	r3, [r7, #0]
 8005e52:	4613      	mov	r3, r2
 8005e54:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e5c:	2b20      	cmp	r3, #32
 8005e5e:	f040 80b1 	bne.w	8005fc4 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d002      	beq.n	8005e6e <HAL_UART_Receive+0x28>
 8005e68:	88fb      	ldrh	r3, [r7, #6]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e0a9      	b.n	8005fc6 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2222      	movs	r2, #34	; 0x22
 8005e7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e88:	f7fc ff9c 	bl	8002dc4 <HAL_GetTick>
 8005e8c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	88fa      	ldrh	r2, [r7, #6]
 8005e92:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	88fa      	ldrh	r2, [r7, #6]
 8005e9a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ea6:	d10e      	bne.n	8005ec6 <HAL_UART_Receive+0x80>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	691b      	ldr	r3, [r3, #16]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d105      	bne.n	8005ebc <HAL_UART_Receive+0x76>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005eb6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005eba:	e02d      	b.n	8005f18 <HAL_UART_Receive+0xd2>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	22ff      	movs	r2, #255	; 0xff
 8005ec0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ec4:	e028      	b.n	8005f18 <HAL_UART_Receive+0xd2>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d10d      	bne.n	8005eea <HAL_UART_Receive+0xa4>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d104      	bne.n	8005ee0 <HAL_UART_Receive+0x9a>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	22ff      	movs	r2, #255	; 0xff
 8005eda:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ede:	e01b      	b.n	8005f18 <HAL_UART_Receive+0xd2>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	227f      	movs	r2, #127	; 0x7f
 8005ee4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ee8:	e016      	b.n	8005f18 <HAL_UART_Receive+0xd2>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005ef2:	d10d      	bne.n	8005f10 <HAL_UART_Receive+0xca>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	691b      	ldr	r3, [r3, #16]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d104      	bne.n	8005f06 <HAL_UART_Receive+0xc0>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	227f      	movs	r2, #127	; 0x7f
 8005f00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f04:	e008      	b.n	8005f18 <HAL_UART_Receive+0xd2>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	223f      	movs	r2, #63	; 0x3f
 8005f0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f0e:	e003      	b.n	8005f18 <HAL_UART_Receive+0xd2>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005f1e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f28:	d108      	bne.n	8005f3c <HAL_UART_Receive+0xf6>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d104      	bne.n	8005f3c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005f32:	2300      	movs	r3, #0
 8005f34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	61bb      	str	r3, [r7, #24]
 8005f3a:	e003      	b.n	8005f44 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f40:	2300      	movs	r3, #0
 8005f42:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005f44:	e032      	b.n	8005fac <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	9300      	str	r3, [sp, #0]
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	2120      	movs	r1, #32
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f000 ff00 	bl	8006d56 <UART_WaitOnFlagUntilTimeout>
 8005f56:	4603      	mov	r3, r0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d001      	beq.n	8005f60 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e032      	b.n	8005fc6 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10c      	bne.n	8005f80 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	8a7b      	ldrh	r3, [r7, #18]
 8005f70:	4013      	ands	r3, r2
 8005f72:	b29a      	uxth	r2, r3
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	3302      	adds	r3, #2
 8005f7c:	61bb      	str	r3, [r7, #24]
 8005f7e:	e00c      	b.n	8005f9a <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f86:	b2da      	uxtb	r2, r3
 8005f88:	8a7b      	ldrh	r3, [r7, #18]
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	b2da      	uxtb	r2, r3
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	3301      	adds	r3, #1
 8005f98:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1c6      	bne.n	8005f46 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2220      	movs	r2, #32
 8005fbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	e000      	b.n	8005fc6 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8005fc4:	2302      	movs	r3, #2
  }
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3720      	adds	r7, #32
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b08b      	sub	sp, #44	; 0x2c
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	4613      	mov	r3, r2
 8005fdc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fe2:	2b20      	cmp	r3, #32
 8005fe4:	d147      	bne.n	8006076 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d002      	beq.n	8005ff2 <HAL_UART_Transmit_IT+0x22>
 8005fec:	88fb      	ldrh	r3, [r7, #6]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d101      	bne.n	8005ff6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e040      	b.n	8006078 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	88fa      	ldrh	r2, [r7, #6]
 8006000:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	88fa      	ldrh	r2, [r7, #6]
 8006008:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2221      	movs	r2, #33	; 0x21
 800601e:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006028:	d107      	bne.n	800603a <HAL_UART_Transmit_IT+0x6a>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d103      	bne.n	800603a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	4a13      	ldr	r2, [pc, #76]	; (8006084 <HAL_UART_Transmit_IT+0xb4>)
 8006036:	66da      	str	r2, [r3, #108]	; 0x6c
 8006038:	e002      	b.n	8006040 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	4a12      	ldr	r2, [pc, #72]	; (8006088 <HAL_UART_Transmit_IT+0xb8>)
 800603e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	e853 3f00 	ldrex	r3, [r3]
 800604c:	613b      	str	r3, [r7, #16]
   return(result);
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006054:	627b      	str	r3, [r7, #36]	; 0x24
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	461a      	mov	r2, r3
 800605c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605e:	623b      	str	r3, [r7, #32]
 8006060:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006062:	69f9      	ldr	r1, [r7, #28]
 8006064:	6a3a      	ldr	r2, [r7, #32]
 8006066:	e841 2300 	strex	r3, r2, [r1]
 800606a:	61bb      	str	r3, [r7, #24]
   return(result);
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1e6      	bne.n	8006040 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8006072:	2300      	movs	r3, #0
 8006074:	e000      	b.n	8006078 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8006076:	2302      	movs	r3, #2
  }
}
 8006078:	4618      	mov	r0, r3
 800607a:	372c      	adds	r7, #44	; 0x2c
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	0800708d 	.word	0x0800708d
 8006088:	08006fd7 	.word	0x08006fd7

0800608c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b0ba      	sub	sp, #232	; 0xe8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80060b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80060b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80060ba:	4013      	ands	r3, r2
 80060bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80060c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d115      	bne.n	80060f4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80060c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060cc:	f003 0320 	and.w	r3, r3, #32
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d00f      	beq.n	80060f4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80060d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060d8:	f003 0320 	and.w	r3, r3, #32
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d009      	beq.n	80060f4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	f000 82ac 	beq.w	8006642 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	4798      	blx	r3
      }
      return;
 80060f2:	e2a6      	b.n	8006642 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80060f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	f000 8117 	beq.w	800632c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80060fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d106      	bne.n	8006118 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800610a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800610e:	4b85      	ldr	r3, [pc, #532]	; (8006324 <HAL_UART_IRQHandler+0x298>)
 8006110:	4013      	ands	r3, r2
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 810a 	beq.w	800632c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006118:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	2b00      	cmp	r3, #0
 8006122:	d011      	beq.n	8006148 <HAL_UART_IRQHandler+0xbc>
 8006124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00b      	beq.n	8006148 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2201      	movs	r2, #1
 8006136:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800613e:	f043 0201 	orr.w	r2, r3, #1
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800614c:	f003 0302 	and.w	r3, r3, #2
 8006150:	2b00      	cmp	r3, #0
 8006152:	d011      	beq.n	8006178 <HAL_UART_IRQHandler+0xec>
 8006154:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00b      	beq.n	8006178 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2202      	movs	r2, #2
 8006166:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800616e:	f043 0204 	orr.w	r2, r3, #4
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800617c:	f003 0304 	and.w	r3, r3, #4
 8006180:	2b00      	cmp	r3, #0
 8006182:	d011      	beq.n	80061a8 <HAL_UART_IRQHandler+0x11c>
 8006184:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00b      	beq.n	80061a8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2204      	movs	r2, #4
 8006196:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800619e:	f043 0202 	orr.w	r2, r3, #2
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80061a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ac:	f003 0308 	and.w	r3, r3, #8
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d017      	beq.n	80061e4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061b8:	f003 0320 	and.w	r3, r3, #32
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d105      	bne.n	80061cc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80061c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061c4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d00b      	beq.n	80061e4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2208      	movs	r2, #8
 80061d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061da:	f043 0208 	orr.w	r2, r3, #8
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d012      	beq.n	8006216 <HAL_UART_IRQHandler+0x18a>
 80061f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00c      	beq.n	8006216 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006204:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800620c:	f043 0220 	orr.w	r2, r3, #32
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 8212 	beq.w	8006646 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006226:	f003 0320 	and.w	r3, r3, #32
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00d      	beq.n	800624a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800622e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006232:	f003 0320 	and.w	r3, r3, #32
 8006236:	2b00      	cmp	r3, #0
 8006238:	d007      	beq.n	800624a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800623e:	2b00      	cmp	r3, #0
 8006240:	d003      	beq.n	800624a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006250:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625e:	2b40      	cmp	r3, #64	; 0x40
 8006260:	d005      	beq.n	800626e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006262:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006266:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800626a:	2b00      	cmp	r3, #0
 800626c:	d04f      	beq.n	800630e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 fe37 	bl	8006ee2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627e:	2b40      	cmp	r3, #64	; 0x40
 8006280:	d141      	bne.n	8006306 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	3308      	adds	r3, #8
 8006288:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006290:	e853 3f00 	ldrex	r3, [r3]
 8006294:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006298:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800629c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	3308      	adds	r3, #8
 80062aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80062ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80062b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80062ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80062be:	e841 2300 	strex	r3, r2, [r1]
 80062c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80062c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1d9      	bne.n	8006282 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d013      	beq.n	80062fe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062da:	4a13      	ldr	r2, [pc, #76]	; (8006328 <HAL_UART_IRQHandler+0x29c>)
 80062dc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7fd fc74 	bl	8003bd0 <HAL_DMA_Abort_IT>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d017      	beq.n	800631e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80062f8:	4610      	mov	r0, r2
 80062fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062fc:	e00f      	b.n	800631e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 f9b6 	bl	8006670 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006304:	e00b      	b.n	800631e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f9b2 	bl	8006670 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800630c:	e007      	b.n	800631e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f9ae 	bl	8006670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2200      	movs	r2, #0
 8006318:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800631c:	e193      	b.n	8006646 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800631e:	bf00      	nop
    return;
 8006320:	e191      	b.n	8006646 <HAL_UART_IRQHandler+0x5ba>
 8006322:	bf00      	nop
 8006324:	04000120 	.word	0x04000120
 8006328:	08006fab 	.word	0x08006fab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006330:	2b01      	cmp	r3, #1
 8006332:	f040 814c 	bne.w	80065ce <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800633a:	f003 0310 	and.w	r3, r3, #16
 800633e:	2b00      	cmp	r3, #0
 8006340:	f000 8145 	beq.w	80065ce <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006348:	f003 0310 	and.w	r3, r3, #16
 800634c:	2b00      	cmp	r3, #0
 800634e:	f000 813e 	beq.w	80065ce <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2210      	movs	r2, #16
 8006358:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006364:	2b40      	cmp	r3, #64	; 0x40
 8006366:	f040 80b6 	bne.w	80064d6 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006376:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 8165 	beq.w	800664a <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006386:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800638a:	429a      	cmp	r2, r3
 800638c:	f080 815d 	bcs.w	800664a <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006396:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800639e:	69db      	ldr	r3, [r3, #28]
 80063a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063a4:	f000 8086 	beq.w	80064b4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80063b4:	e853 3f00 	ldrex	r3, [r3]
 80063b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80063bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80063c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	461a      	mov	r2, r3
 80063ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80063d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80063d6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80063de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80063e2:	e841 2300 	strex	r3, r2, [r1]
 80063e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80063ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1da      	bne.n	80063a8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	3308      	adds	r3, #8
 80063f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063fc:	e853 3f00 	ldrex	r3, [r3]
 8006400:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006402:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006404:	f023 0301 	bic.w	r3, r3, #1
 8006408:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	3308      	adds	r3, #8
 8006412:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006416:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800641a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800641e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006422:	e841 2300 	strex	r3, r2, [r1]
 8006426:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006428:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1e1      	bne.n	80063f2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	3308      	adds	r3, #8
 8006434:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006436:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006438:	e853 3f00 	ldrex	r3, [r3]
 800643c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800643e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006440:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006444:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3308      	adds	r3, #8
 800644e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006452:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006454:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006456:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006458:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800645a:	e841 2300 	strex	r3, r2, [r1]
 800645e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006460:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1e3      	bne.n	800642e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2220      	movs	r2, #32
 800646a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800647c:	e853 3f00 	ldrex	r3, [r3]
 8006480:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006482:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006484:	f023 0310 	bic.w	r3, r3, #16
 8006488:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006496:	65bb      	str	r3, [r7, #88]	; 0x58
 8006498:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800649c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800649e:	e841 2300 	strex	r3, r2, [r1]
 80064a2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80064a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1e4      	bne.n	8006474 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7fd fb1e 	bl	8003af0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2202      	movs	r2, #2
 80064b8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	4619      	mov	r1, r3
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 f8d8 	bl	8006684 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064d4:	e0b9      	b.n	800664a <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	f000 80ab 	beq.w	800664e <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80064f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 80a6 	beq.w	800664e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800650a:	e853 3f00 	ldrex	r3, [r3]
 800650e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006512:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006516:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	461a      	mov	r2, r3
 8006520:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006524:	647b      	str	r3, [r7, #68]	; 0x44
 8006526:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006528:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800652a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800652c:	e841 2300 	strex	r3, r2, [r1]
 8006530:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006534:	2b00      	cmp	r3, #0
 8006536:	d1e4      	bne.n	8006502 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	3308      	adds	r3, #8
 800653e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006542:	e853 3f00 	ldrex	r3, [r3]
 8006546:	623b      	str	r3, [r7, #32]
   return(result);
 8006548:	6a3b      	ldr	r3, [r7, #32]
 800654a:	f023 0301 	bic.w	r3, r3, #1
 800654e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	3308      	adds	r3, #8
 8006558:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800655c:	633a      	str	r2, [r7, #48]	; 0x30
 800655e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006560:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006562:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006564:	e841 2300 	strex	r3, r2, [r1]
 8006568:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800656a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800656c:	2b00      	cmp	r3, #0
 800656e:	d1e3      	bne.n	8006538 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2220      	movs	r2, #32
 8006574:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	e853 3f00 	ldrex	r3, [r3]
 8006590:	60fb      	str	r3, [r7, #12]
   return(result);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f023 0310 	bic.w	r3, r3, #16
 8006598:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	461a      	mov	r2, r3
 80065a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80065a6:	61fb      	str	r3, [r7, #28]
 80065a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065aa:	69b9      	ldr	r1, [r7, #24]
 80065ac:	69fa      	ldr	r2, [r7, #28]
 80065ae:	e841 2300 	strex	r3, r2, [r1]
 80065b2:	617b      	str	r3, [r7, #20]
   return(result);
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1e4      	bne.n	8006584 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2202      	movs	r2, #2
 80065be:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80065c4:	4619      	mov	r1, r3
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f85c 	bl	8006684 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80065cc:	e03f      	b.n	800664e <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80065ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00e      	beq.n	80065f8 <HAL_UART_IRQHandler+0x56c>
 80065da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d008      	beq.n	80065f8 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80065ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f000 f853 	bl	800669c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065f6:	e02d      	b.n	8006654 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80065f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006600:	2b00      	cmp	r3, #0
 8006602:	d00e      	beq.n	8006622 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006604:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800660c:	2b00      	cmp	r3, #0
 800660e:	d008      	beq.n	8006622 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006614:	2b00      	cmp	r3, #0
 8006616:	d01c      	beq.n	8006652 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	4798      	blx	r3
    }
    return;
 8006620:	e017      	b.n	8006652 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800662a:	2b00      	cmp	r3, #0
 800662c:	d012      	beq.n	8006654 <HAL_UART_IRQHandler+0x5c8>
 800662e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00c      	beq.n	8006654 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fd86 	bl	800714c <UART_EndTransmit_IT>
    return;
 8006640:	e008      	b.n	8006654 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006642:	bf00      	nop
 8006644:	e006      	b.n	8006654 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006646:	bf00      	nop
 8006648:	e004      	b.n	8006654 <HAL_UART_IRQHandler+0x5c8>
      return;
 800664a:	bf00      	nop
 800664c:	e002      	b.n	8006654 <HAL_UART_IRQHandler+0x5c8>
      return;
 800664e:	bf00      	nop
 8006650:	e000      	b.n	8006654 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006652:	bf00      	nop
  }

}
 8006654:	37e8      	adds	r7, #232	; 0xe8
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop

0800665c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006678:	bf00      	nop
 800667a:	370c      	adds	r7, #12
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	460b      	mov	r3, r1
 800668e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr

0800669c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b088      	sub	sp, #32
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066b8:	2300      	movs	r3, #0
 80066ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	689a      	ldr	r2, [r3, #8]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	431a      	orrs	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	695b      	ldr	r3, [r3, #20]
 80066ca:	431a      	orrs	r2, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	69db      	ldr	r3, [r3, #28]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	4ba6      	ldr	r3, [pc, #664]	; (8006974 <UART_SetConfig+0x2c4>)
 80066dc:	4013      	ands	r3, r2
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	6812      	ldr	r2, [r2, #0]
 80066e2:	6979      	ldr	r1, [r7, #20]
 80066e4:	430b      	orrs	r3, r1
 80066e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	68da      	ldr	r2, [r3, #12]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	430a      	orrs	r2, r1
 80066fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a1b      	ldr	r3, [r3, #32]
 8006708:	697a      	ldr	r2, [r7, #20]
 800670a:	4313      	orrs	r3, r2
 800670c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	697a      	ldr	r2, [r7, #20]
 800671e:	430a      	orrs	r2, r1
 8006720:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a94      	ldr	r2, [pc, #592]	; (8006978 <UART_SetConfig+0x2c8>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d120      	bne.n	800676e <UART_SetConfig+0xbe>
 800672c:	4b93      	ldr	r3, [pc, #588]	; (800697c <UART_SetConfig+0x2cc>)
 800672e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006732:	f003 0303 	and.w	r3, r3, #3
 8006736:	2b03      	cmp	r3, #3
 8006738:	d816      	bhi.n	8006768 <UART_SetConfig+0xb8>
 800673a:	a201      	add	r2, pc, #4	; (adr r2, 8006740 <UART_SetConfig+0x90>)
 800673c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006740:	08006751 	.word	0x08006751
 8006744:	0800675d 	.word	0x0800675d
 8006748:	08006757 	.word	0x08006757
 800674c:	08006763 	.word	0x08006763
 8006750:	2301      	movs	r3, #1
 8006752:	77fb      	strb	r3, [r7, #31]
 8006754:	e150      	b.n	80069f8 <UART_SetConfig+0x348>
 8006756:	2302      	movs	r3, #2
 8006758:	77fb      	strb	r3, [r7, #31]
 800675a:	e14d      	b.n	80069f8 <UART_SetConfig+0x348>
 800675c:	2304      	movs	r3, #4
 800675e:	77fb      	strb	r3, [r7, #31]
 8006760:	e14a      	b.n	80069f8 <UART_SetConfig+0x348>
 8006762:	2308      	movs	r3, #8
 8006764:	77fb      	strb	r3, [r7, #31]
 8006766:	e147      	b.n	80069f8 <UART_SetConfig+0x348>
 8006768:	2310      	movs	r3, #16
 800676a:	77fb      	strb	r3, [r7, #31]
 800676c:	e144      	b.n	80069f8 <UART_SetConfig+0x348>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a83      	ldr	r2, [pc, #524]	; (8006980 <UART_SetConfig+0x2d0>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d132      	bne.n	80067de <UART_SetConfig+0x12e>
 8006778:	4b80      	ldr	r3, [pc, #512]	; (800697c <UART_SetConfig+0x2cc>)
 800677a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800677e:	f003 030c 	and.w	r3, r3, #12
 8006782:	2b0c      	cmp	r3, #12
 8006784:	d828      	bhi.n	80067d8 <UART_SetConfig+0x128>
 8006786:	a201      	add	r2, pc, #4	; (adr r2, 800678c <UART_SetConfig+0xdc>)
 8006788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800678c:	080067c1 	.word	0x080067c1
 8006790:	080067d9 	.word	0x080067d9
 8006794:	080067d9 	.word	0x080067d9
 8006798:	080067d9 	.word	0x080067d9
 800679c:	080067cd 	.word	0x080067cd
 80067a0:	080067d9 	.word	0x080067d9
 80067a4:	080067d9 	.word	0x080067d9
 80067a8:	080067d9 	.word	0x080067d9
 80067ac:	080067c7 	.word	0x080067c7
 80067b0:	080067d9 	.word	0x080067d9
 80067b4:	080067d9 	.word	0x080067d9
 80067b8:	080067d9 	.word	0x080067d9
 80067bc:	080067d3 	.word	0x080067d3
 80067c0:	2300      	movs	r3, #0
 80067c2:	77fb      	strb	r3, [r7, #31]
 80067c4:	e118      	b.n	80069f8 <UART_SetConfig+0x348>
 80067c6:	2302      	movs	r3, #2
 80067c8:	77fb      	strb	r3, [r7, #31]
 80067ca:	e115      	b.n	80069f8 <UART_SetConfig+0x348>
 80067cc:	2304      	movs	r3, #4
 80067ce:	77fb      	strb	r3, [r7, #31]
 80067d0:	e112      	b.n	80069f8 <UART_SetConfig+0x348>
 80067d2:	2308      	movs	r3, #8
 80067d4:	77fb      	strb	r3, [r7, #31]
 80067d6:	e10f      	b.n	80069f8 <UART_SetConfig+0x348>
 80067d8:	2310      	movs	r3, #16
 80067da:	77fb      	strb	r3, [r7, #31]
 80067dc:	e10c      	b.n	80069f8 <UART_SetConfig+0x348>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a68      	ldr	r2, [pc, #416]	; (8006984 <UART_SetConfig+0x2d4>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d120      	bne.n	800682a <UART_SetConfig+0x17a>
 80067e8:	4b64      	ldr	r3, [pc, #400]	; (800697c <UART_SetConfig+0x2cc>)
 80067ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80067f2:	2b30      	cmp	r3, #48	; 0x30
 80067f4:	d013      	beq.n	800681e <UART_SetConfig+0x16e>
 80067f6:	2b30      	cmp	r3, #48	; 0x30
 80067f8:	d814      	bhi.n	8006824 <UART_SetConfig+0x174>
 80067fa:	2b20      	cmp	r3, #32
 80067fc:	d009      	beq.n	8006812 <UART_SetConfig+0x162>
 80067fe:	2b20      	cmp	r3, #32
 8006800:	d810      	bhi.n	8006824 <UART_SetConfig+0x174>
 8006802:	2b00      	cmp	r3, #0
 8006804:	d002      	beq.n	800680c <UART_SetConfig+0x15c>
 8006806:	2b10      	cmp	r3, #16
 8006808:	d006      	beq.n	8006818 <UART_SetConfig+0x168>
 800680a:	e00b      	b.n	8006824 <UART_SetConfig+0x174>
 800680c:	2300      	movs	r3, #0
 800680e:	77fb      	strb	r3, [r7, #31]
 8006810:	e0f2      	b.n	80069f8 <UART_SetConfig+0x348>
 8006812:	2302      	movs	r3, #2
 8006814:	77fb      	strb	r3, [r7, #31]
 8006816:	e0ef      	b.n	80069f8 <UART_SetConfig+0x348>
 8006818:	2304      	movs	r3, #4
 800681a:	77fb      	strb	r3, [r7, #31]
 800681c:	e0ec      	b.n	80069f8 <UART_SetConfig+0x348>
 800681e:	2308      	movs	r3, #8
 8006820:	77fb      	strb	r3, [r7, #31]
 8006822:	e0e9      	b.n	80069f8 <UART_SetConfig+0x348>
 8006824:	2310      	movs	r3, #16
 8006826:	77fb      	strb	r3, [r7, #31]
 8006828:	e0e6      	b.n	80069f8 <UART_SetConfig+0x348>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a56      	ldr	r2, [pc, #344]	; (8006988 <UART_SetConfig+0x2d8>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d120      	bne.n	8006876 <UART_SetConfig+0x1c6>
 8006834:	4b51      	ldr	r3, [pc, #324]	; (800697c <UART_SetConfig+0x2cc>)
 8006836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800683a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800683e:	2bc0      	cmp	r3, #192	; 0xc0
 8006840:	d013      	beq.n	800686a <UART_SetConfig+0x1ba>
 8006842:	2bc0      	cmp	r3, #192	; 0xc0
 8006844:	d814      	bhi.n	8006870 <UART_SetConfig+0x1c0>
 8006846:	2b80      	cmp	r3, #128	; 0x80
 8006848:	d009      	beq.n	800685e <UART_SetConfig+0x1ae>
 800684a:	2b80      	cmp	r3, #128	; 0x80
 800684c:	d810      	bhi.n	8006870 <UART_SetConfig+0x1c0>
 800684e:	2b00      	cmp	r3, #0
 8006850:	d002      	beq.n	8006858 <UART_SetConfig+0x1a8>
 8006852:	2b40      	cmp	r3, #64	; 0x40
 8006854:	d006      	beq.n	8006864 <UART_SetConfig+0x1b4>
 8006856:	e00b      	b.n	8006870 <UART_SetConfig+0x1c0>
 8006858:	2300      	movs	r3, #0
 800685a:	77fb      	strb	r3, [r7, #31]
 800685c:	e0cc      	b.n	80069f8 <UART_SetConfig+0x348>
 800685e:	2302      	movs	r3, #2
 8006860:	77fb      	strb	r3, [r7, #31]
 8006862:	e0c9      	b.n	80069f8 <UART_SetConfig+0x348>
 8006864:	2304      	movs	r3, #4
 8006866:	77fb      	strb	r3, [r7, #31]
 8006868:	e0c6      	b.n	80069f8 <UART_SetConfig+0x348>
 800686a:	2308      	movs	r3, #8
 800686c:	77fb      	strb	r3, [r7, #31]
 800686e:	e0c3      	b.n	80069f8 <UART_SetConfig+0x348>
 8006870:	2310      	movs	r3, #16
 8006872:	77fb      	strb	r3, [r7, #31]
 8006874:	e0c0      	b.n	80069f8 <UART_SetConfig+0x348>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a44      	ldr	r2, [pc, #272]	; (800698c <UART_SetConfig+0x2dc>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d125      	bne.n	80068cc <UART_SetConfig+0x21c>
 8006880:	4b3e      	ldr	r3, [pc, #248]	; (800697c <UART_SetConfig+0x2cc>)
 8006882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006886:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800688a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800688e:	d017      	beq.n	80068c0 <UART_SetConfig+0x210>
 8006890:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006894:	d817      	bhi.n	80068c6 <UART_SetConfig+0x216>
 8006896:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800689a:	d00b      	beq.n	80068b4 <UART_SetConfig+0x204>
 800689c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068a0:	d811      	bhi.n	80068c6 <UART_SetConfig+0x216>
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d003      	beq.n	80068ae <UART_SetConfig+0x1fe>
 80068a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068aa:	d006      	beq.n	80068ba <UART_SetConfig+0x20a>
 80068ac:	e00b      	b.n	80068c6 <UART_SetConfig+0x216>
 80068ae:	2300      	movs	r3, #0
 80068b0:	77fb      	strb	r3, [r7, #31]
 80068b2:	e0a1      	b.n	80069f8 <UART_SetConfig+0x348>
 80068b4:	2302      	movs	r3, #2
 80068b6:	77fb      	strb	r3, [r7, #31]
 80068b8:	e09e      	b.n	80069f8 <UART_SetConfig+0x348>
 80068ba:	2304      	movs	r3, #4
 80068bc:	77fb      	strb	r3, [r7, #31]
 80068be:	e09b      	b.n	80069f8 <UART_SetConfig+0x348>
 80068c0:	2308      	movs	r3, #8
 80068c2:	77fb      	strb	r3, [r7, #31]
 80068c4:	e098      	b.n	80069f8 <UART_SetConfig+0x348>
 80068c6:	2310      	movs	r3, #16
 80068c8:	77fb      	strb	r3, [r7, #31]
 80068ca:	e095      	b.n	80069f8 <UART_SetConfig+0x348>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a2f      	ldr	r2, [pc, #188]	; (8006990 <UART_SetConfig+0x2e0>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d125      	bne.n	8006922 <UART_SetConfig+0x272>
 80068d6:	4b29      	ldr	r3, [pc, #164]	; (800697c <UART_SetConfig+0x2cc>)
 80068d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80068e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068e4:	d017      	beq.n	8006916 <UART_SetConfig+0x266>
 80068e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068ea:	d817      	bhi.n	800691c <UART_SetConfig+0x26c>
 80068ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068f0:	d00b      	beq.n	800690a <UART_SetConfig+0x25a>
 80068f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068f6:	d811      	bhi.n	800691c <UART_SetConfig+0x26c>
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d003      	beq.n	8006904 <UART_SetConfig+0x254>
 80068fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006900:	d006      	beq.n	8006910 <UART_SetConfig+0x260>
 8006902:	e00b      	b.n	800691c <UART_SetConfig+0x26c>
 8006904:	2301      	movs	r3, #1
 8006906:	77fb      	strb	r3, [r7, #31]
 8006908:	e076      	b.n	80069f8 <UART_SetConfig+0x348>
 800690a:	2302      	movs	r3, #2
 800690c:	77fb      	strb	r3, [r7, #31]
 800690e:	e073      	b.n	80069f8 <UART_SetConfig+0x348>
 8006910:	2304      	movs	r3, #4
 8006912:	77fb      	strb	r3, [r7, #31]
 8006914:	e070      	b.n	80069f8 <UART_SetConfig+0x348>
 8006916:	2308      	movs	r3, #8
 8006918:	77fb      	strb	r3, [r7, #31]
 800691a:	e06d      	b.n	80069f8 <UART_SetConfig+0x348>
 800691c:	2310      	movs	r3, #16
 800691e:	77fb      	strb	r3, [r7, #31]
 8006920:	e06a      	b.n	80069f8 <UART_SetConfig+0x348>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a1b      	ldr	r2, [pc, #108]	; (8006994 <UART_SetConfig+0x2e4>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d138      	bne.n	800699e <UART_SetConfig+0x2ee>
 800692c:	4b13      	ldr	r3, [pc, #76]	; (800697c <UART_SetConfig+0x2cc>)
 800692e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006932:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006936:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800693a:	d017      	beq.n	800696c <UART_SetConfig+0x2bc>
 800693c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006940:	d82a      	bhi.n	8006998 <UART_SetConfig+0x2e8>
 8006942:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006946:	d00b      	beq.n	8006960 <UART_SetConfig+0x2b0>
 8006948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800694c:	d824      	bhi.n	8006998 <UART_SetConfig+0x2e8>
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <UART_SetConfig+0x2aa>
 8006952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006956:	d006      	beq.n	8006966 <UART_SetConfig+0x2b6>
 8006958:	e01e      	b.n	8006998 <UART_SetConfig+0x2e8>
 800695a:	2300      	movs	r3, #0
 800695c:	77fb      	strb	r3, [r7, #31]
 800695e:	e04b      	b.n	80069f8 <UART_SetConfig+0x348>
 8006960:	2302      	movs	r3, #2
 8006962:	77fb      	strb	r3, [r7, #31]
 8006964:	e048      	b.n	80069f8 <UART_SetConfig+0x348>
 8006966:	2304      	movs	r3, #4
 8006968:	77fb      	strb	r3, [r7, #31]
 800696a:	e045      	b.n	80069f8 <UART_SetConfig+0x348>
 800696c:	2308      	movs	r3, #8
 800696e:	77fb      	strb	r3, [r7, #31]
 8006970:	e042      	b.n	80069f8 <UART_SetConfig+0x348>
 8006972:	bf00      	nop
 8006974:	efff69f3 	.word	0xefff69f3
 8006978:	40011000 	.word	0x40011000
 800697c:	40023800 	.word	0x40023800
 8006980:	40004400 	.word	0x40004400
 8006984:	40004800 	.word	0x40004800
 8006988:	40004c00 	.word	0x40004c00
 800698c:	40005000 	.word	0x40005000
 8006990:	40011400 	.word	0x40011400
 8006994:	40007800 	.word	0x40007800
 8006998:	2310      	movs	r3, #16
 800699a:	77fb      	strb	r3, [r7, #31]
 800699c:	e02c      	b.n	80069f8 <UART_SetConfig+0x348>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a72      	ldr	r2, [pc, #456]	; (8006b6c <UART_SetConfig+0x4bc>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d125      	bne.n	80069f4 <UART_SetConfig+0x344>
 80069a8:	4b71      	ldr	r3, [pc, #452]	; (8006b70 <UART_SetConfig+0x4c0>)
 80069aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80069b2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80069b6:	d017      	beq.n	80069e8 <UART_SetConfig+0x338>
 80069b8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80069bc:	d817      	bhi.n	80069ee <UART_SetConfig+0x33e>
 80069be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069c2:	d00b      	beq.n	80069dc <UART_SetConfig+0x32c>
 80069c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069c8:	d811      	bhi.n	80069ee <UART_SetConfig+0x33e>
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <UART_SetConfig+0x326>
 80069ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069d2:	d006      	beq.n	80069e2 <UART_SetConfig+0x332>
 80069d4:	e00b      	b.n	80069ee <UART_SetConfig+0x33e>
 80069d6:	2300      	movs	r3, #0
 80069d8:	77fb      	strb	r3, [r7, #31]
 80069da:	e00d      	b.n	80069f8 <UART_SetConfig+0x348>
 80069dc:	2302      	movs	r3, #2
 80069de:	77fb      	strb	r3, [r7, #31]
 80069e0:	e00a      	b.n	80069f8 <UART_SetConfig+0x348>
 80069e2:	2304      	movs	r3, #4
 80069e4:	77fb      	strb	r3, [r7, #31]
 80069e6:	e007      	b.n	80069f8 <UART_SetConfig+0x348>
 80069e8:	2308      	movs	r3, #8
 80069ea:	77fb      	strb	r3, [r7, #31]
 80069ec:	e004      	b.n	80069f8 <UART_SetConfig+0x348>
 80069ee:	2310      	movs	r3, #16
 80069f0:	77fb      	strb	r3, [r7, #31]
 80069f2:	e001      	b.n	80069f8 <UART_SetConfig+0x348>
 80069f4:	2310      	movs	r3, #16
 80069f6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	69db      	ldr	r3, [r3, #28]
 80069fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a00:	d15b      	bne.n	8006aba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006a02:	7ffb      	ldrb	r3, [r7, #31]
 8006a04:	2b08      	cmp	r3, #8
 8006a06:	d828      	bhi.n	8006a5a <UART_SetConfig+0x3aa>
 8006a08:	a201      	add	r2, pc, #4	; (adr r2, 8006a10 <UART_SetConfig+0x360>)
 8006a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a0e:	bf00      	nop
 8006a10:	08006a35 	.word	0x08006a35
 8006a14:	08006a3d 	.word	0x08006a3d
 8006a18:	08006a45 	.word	0x08006a45
 8006a1c:	08006a5b 	.word	0x08006a5b
 8006a20:	08006a4b 	.word	0x08006a4b
 8006a24:	08006a5b 	.word	0x08006a5b
 8006a28:	08006a5b 	.word	0x08006a5b
 8006a2c:	08006a5b 	.word	0x08006a5b
 8006a30:	08006a53 	.word	0x08006a53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a34:	f7fe f922 	bl	8004c7c <HAL_RCC_GetPCLK1Freq>
 8006a38:	61b8      	str	r0, [r7, #24]
        break;
 8006a3a:	e013      	b.n	8006a64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a3c:	f7fe f932 	bl	8004ca4 <HAL_RCC_GetPCLK2Freq>
 8006a40:	61b8      	str	r0, [r7, #24]
        break;
 8006a42:	e00f      	b.n	8006a64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a44:	4b4b      	ldr	r3, [pc, #300]	; (8006b74 <UART_SetConfig+0x4c4>)
 8006a46:	61bb      	str	r3, [r7, #24]
        break;
 8006a48:	e00c      	b.n	8006a64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a4a:	f7fe f805 	bl	8004a58 <HAL_RCC_GetSysClockFreq>
 8006a4e:	61b8      	str	r0, [r7, #24]
        break;
 8006a50:	e008      	b.n	8006a64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a56:	61bb      	str	r3, [r7, #24]
        break;
 8006a58:	e004      	b.n	8006a64 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	77bb      	strb	r3, [r7, #30]
        break;
 8006a62:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d074      	beq.n	8006b54 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	005a      	lsls	r2, r3, #1
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	085b      	lsrs	r3, r3, #1
 8006a74:	441a      	add	r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a7e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	2b0f      	cmp	r3, #15
 8006a84:	d916      	bls.n	8006ab4 <UART_SetConfig+0x404>
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a8c:	d212      	bcs.n	8006ab4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	f023 030f 	bic.w	r3, r3, #15
 8006a96:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	085b      	lsrs	r3, r3, #1
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	f003 0307 	and.w	r3, r3, #7
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	89fb      	ldrh	r3, [r7, #14]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	89fa      	ldrh	r2, [r7, #14]
 8006ab0:	60da      	str	r2, [r3, #12]
 8006ab2:	e04f      	b.n	8006b54 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	77bb      	strb	r3, [r7, #30]
 8006ab8:	e04c      	b.n	8006b54 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006aba:	7ffb      	ldrb	r3, [r7, #31]
 8006abc:	2b08      	cmp	r3, #8
 8006abe:	d828      	bhi.n	8006b12 <UART_SetConfig+0x462>
 8006ac0:	a201      	add	r2, pc, #4	; (adr r2, 8006ac8 <UART_SetConfig+0x418>)
 8006ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac6:	bf00      	nop
 8006ac8:	08006aed 	.word	0x08006aed
 8006acc:	08006af5 	.word	0x08006af5
 8006ad0:	08006afd 	.word	0x08006afd
 8006ad4:	08006b13 	.word	0x08006b13
 8006ad8:	08006b03 	.word	0x08006b03
 8006adc:	08006b13 	.word	0x08006b13
 8006ae0:	08006b13 	.word	0x08006b13
 8006ae4:	08006b13 	.word	0x08006b13
 8006ae8:	08006b0b 	.word	0x08006b0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006aec:	f7fe f8c6 	bl	8004c7c <HAL_RCC_GetPCLK1Freq>
 8006af0:	61b8      	str	r0, [r7, #24]
        break;
 8006af2:	e013      	b.n	8006b1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006af4:	f7fe f8d6 	bl	8004ca4 <HAL_RCC_GetPCLK2Freq>
 8006af8:	61b8      	str	r0, [r7, #24]
        break;
 8006afa:	e00f      	b.n	8006b1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006afc:	4b1d      	ldr	r3, [pc, #116]	; (8006b74 <UART_SetConfig+0x4c4>)
 8006afe:	61bb      	str	r3, [r7, #24]
        break;
 8006b00:	e00c      	b.n	8006b1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b02:	f7fd ffa9 	bl	8004a58 <HAL_RCC_GetSysClockFreq>
 8006b06:	61b8      	str	r0, [r7, #24]
        break;
 8006b08:	e008      	b.n	8006b1c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b0e:	61bb      	str	r3, [r7, #24]
        break;
 8006b10:	e004      	b.n	8006b1c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006b12:	2300      	movs	r3, #0
 8006b14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	77bb      	strb	r3, [r7, #30]
        break;
 8006b1a:	bf00      	nop
    }

    if (pclk != 0U)
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d018      	beq.n	8006b54 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	085a      	lsrs	r2, r3, #1
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	441a      	add	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b34:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	2b0f      	cmp	r3, #15
 8006b3a:	d909      	bls.n	8006b50 <UART_SetConfig+0x4a0>
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b42:	d205      	bcs.n	8006b50 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	b29a      	uxth	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	60da      	str	r2, [r3, #12]
 8006b4e:	e001      	b.n	8006b54 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006b60:	7fbb      	ldrb	r3, [r7, #30]
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3720      	adds	r7, #32
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	40007c00 	.word	0x40007c00
 8006b70:	40023800 	.word	0x40023800
 8006b74:	00f42400 	.word	0x00f42400

08006b78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b84:	f003 0301 	and.w	r3, r3, #1
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d00a      	beq.n	8006ba2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	430a      	orrs	r2, r1
 8006ba0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba6:	f003 0302 	and.w	r3, r3, #2
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00a      	beq.n	8006bc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc8:	f003 0304 	and.w	r3, r3, #4
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d00a      	beq.n	8006be6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	430a      	orrs	r2, r1
 8006be4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bea:	f003 0308 	and.w	r3, r3, #8
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00a      	beq.n	8006c08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	430a      	orrs	r2, r1
 8006c06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0c:	f003 0310 	and.w	r3, r3, #16
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d00a      	beq.n	8006c2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	430a      	orrs	r2, r1
 8006c28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2e:	f003 0320 	and.w	r3, r3, #32
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d00a      	beq.n	8006c4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d01a      	beq.n	8006c8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	430a      	orrs	r2, r1
 8006c6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c76:	d10a      	bne.n	8006c8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	430a      	orrs	r2, r1
 8006c8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00a      	beq.n	8006cb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	430a      	orrs	r2, r1
 8006cae:	605a      	str	r2, [r3, #4]
  }
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af02      	add	r7, sp, #8
 8006cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ccc:	f7fc f87a 	bl	8002dc4 <HAL_GetTick>
 8006cd0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 0308 	and.w	r3, r3, #8
 8006cdc:	2b08      	cmp	r3, #8
 8006cde:	d10e      	bne.n	8006cfe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ce0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f831 	bl	8006d56 <UART_WaitOnFlagUntilTimeout>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d001      	beq.n	8006cfe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006cfa:	2303      	movs	r3, #3
 8006cfc:	e027      	b.n	8006d4e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b04      	cmp	r3, #4
 8006d0a:	d10e      	bne.n	8006d2a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d10:	9300      	str	r3, [sp, #0]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 f81b 	bl	8006d56 <UART_WaitOnFlagUntilTimeout>
 8006d20:	4603      	mov	r3, r0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d001      	beq.n	8006d2a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e011      	b.n	8006d4e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2220      	movs	r2, #32
 8006d34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3710      	adds	r7, #16
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}

08006d56 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d56:	b580      	push	{r7, lr}
 8006d58:	b09c      	sub	sp, #112	; 0x70
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	60f8      	str	r0, [r7, #12]
 8006d5e:	60b9      	str	r1, [r7, #8]
 8006d60:	603b      	str	r3, [r7, #0]
 8006d62:	4613      	mov	r3, r2
 8006d64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d66:	e0a7      	b.n	8006eb8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d6e:	f000 80a3 	beq.w	8006eb8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d72:	f7fc f827 	bl	8002dc4 <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d302      	bcc.n	8006d88 <UART_WaitOnFlagUntilTimeout+0x32>
 8006d82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d13f      	bne.n	8006e08 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d90:	e853 3f00 	ldrex	r3, [r3]
 8006d94:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006d96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d98:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d9c:	667b      	str	r3, [r7, #100]	; 0x64
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	461a      	mov	r2, r3
 8006da4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006da6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006da8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006daa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006dac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006dae:	e841 2300 	strex	r3, r2, [r1]
 8006db2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006db4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1e6      	bne.n	8006d88 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	3308      	adds	r3, #8
 8006dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dc4:	e853 3f00 	ldrex	r3, [r3]
 8006dc8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dcc:	f023 0301 	bic.w	r3, r3, #1
 8006dd0:	663b      	str	r3, [r7, #96]	; 0x60
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	3308      	adds	r3, #8
 8006dd8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006dda:	64ba      	str	r2, [r7, #72]	; 0x48
 8006ddc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dde:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006de0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006de2:	e841 2300 	strex	r3, r2, [r1]
 8006de6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006de8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1e5      	bne.n	8006dba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2220      	movs	r2, #32
 8006df2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2220      	movs	r2, #32
 8006df8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	e068      	b.n	8006eda <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0304 	and.w	r3, r3, #4
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d050      	beq.n	8006eb8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	69db      	ldr	r3, [r3, #28]
 8006e1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e24:	d148      	bne.n	8006eb8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e2e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e38:	e853 3f00 	ldrex	r3, [r3]
 8006e3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e40:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006e44:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e4e:	637b      	str	r3, [r7, #52]	; 0x34
 8006e50:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e56:	e841 2300 	strex	r3, r2, [r1]
 8006e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d1e6      	bne.n	8006e30 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3308      	adds	r3, #8
 8006e68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	e853 3f00 	ldrex	r3, [r3]
 8006e70:	613b      	str	r3, [r7, #16]
   return(result);
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	f023 0301 	bic.w	r3, r3, #1
 8006e78:	66bb      	str	r3, [r7, #104]	; 0x68
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	3308      	adds	r3, #8
 8006e80:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006e82:	623a      	str	r2, [r7, #32]
 8006e84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e86:	69f9      	ldr	r1, [r7, #28]
 8006e88:	6a3a      	ldr	r2, [r7, #32]
 8006e8a:	e841 2300 	strex	r3, r2, [r1]
 8006e8e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1e5      	bne.n	8006e62 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2220      	movs	r2, #32
 8006e9a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2220      	movs	r2, #32
 8006ea0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	e010      	b.n	8006eda <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	69da      	ldr	r2, [r3, #28]
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	bf0c      	ite	eq
 8006ec8:	2301      	moveq	r3, #1
 8006eca:	2300      	movne	r3, #0
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	461a      	mov	r2, r3
 8006ed0:	79fb      	ldrb	r3, [r7, #7]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	f43f af48 	beq.w	8006d68 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3770      	adds	r7, #112	; 0x70
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b095      	sub	sp, #84	; 0x54
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ef2:	e853 3f00 	ldrex	r3, [r3]
 8006ef6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006efe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	461a      	mov	r2, r3
 8006f06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f08:	643b      	str	r3, [r7, #64]	; 0x40
 8006f0a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f0c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006f0e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006f10:	e841 2300 	strex	r3, r2, [r1]
 8006f14:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1e6      	bne.n	8006eea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	3308      	adds	r3, #8
 8006f22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f24:	6a3b      	ldr	r3, [r7, #32]
 8006f26:	e853 3f00 	ldrex	r3, [r3]
 8006f2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	f023 0301 	bic.w	r3, r3, #1
 8006f32:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	3308      	adds	r3, #8
 8006f3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f3c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f44:	e841 2300 	strex	r3, r2, [r1]
 8006f48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1e5      	bne.n	8006f1c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d118      	bne.n	8006f8a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	e853 3f00 	ldrex	r3, [r3]
 8006f64:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	f023 0310 	bic.w	r3, r3, #16
 8006f6c:	647b      	str	r3, [r7, #68]	; 0x44
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	461a      	mov	r2, r3
 8006f74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f76:	61bb      	str	r3, [r7, #24]
 8006f78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7a:	6979      	ldr	r1, [r7, #20]
 8006f7c:	69ba      	ldr	r2, [r7, #24]
 8006f7e:	e841 2300 	strex	r3, r2, [r1]
 8006f82:	613b      	str	r3, [r7, #16]
   return(result);
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1e6      	bne.n	8006f58 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006f9e:	bf00      	nop
 8006fa0:	3754      	adds	r7, #84	; 0x54
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b084      	sub	sp, #16
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f7ff fb51 	bl	8006670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fce:	bf00      	nop
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}

08006fd6 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	b08f      	sub	sp, #60	; 0x3c
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006fe2:	2b21      	cmp	r3, #33	; 0x21
 8006fe4:	d14c      	bne.n	8007080 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d132      	bne.n	8007058 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff8:	6a3b      	ldr	r3, [r7, #32]
 8006ffa:	e853 3f00 	ldrex	r3, [r3]
 8006ffe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007000:	69fb      	ldr	r3, [r7, #28]
 8007002:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007006:	637b      	str	r3, [r7, #52]	; 0x34
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	461a      	mov	r2, r3
 800700e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007010:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007012:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007014:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007016:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007018:	e841 2300 	strex	r3, r2, [r1]
 800701c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800701e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007020:	2b00      	cmp	r3, #0
 8007022:	d1e6      	bne.n	8006ff2 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	e853 3f00 	ldrex	r3, [r3]
 8007030:	60bb      	str	r3, [r7, #8]
   return(result);
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007038:	633b      	str	r3, [r7, #48]	; 0x30
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007042:	61bb      	str	r3, [r7, #24]
 8007044:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	6979      	ldr	r1, [r7, #20]
 8007048:	69ba      	ldr	r2, [r7, #24]
 800704a:	e841 2300 	strex	r3, r2, [r1]
 800704e:	613b      	str	r3, [r7, #16]
   return(result);
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1e6      	bne.n	8007024 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007056:	e013      	b.n	8007080 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800705c:	781a      	ldrb	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007068:	1c5a      	adds	r2, r3, #1
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007074:	b29b      	uxth	r3, r3
 8007076:	3b01      	subs	r3, #1
 8007078:	b29a      	uxth	r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007080:	bf00      	nop
 8007082:	373c      	adds	r7, #60	; 0x3c
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800708c:	b480      	push	{r7}
 800708e:	b091      	sub	sp, #68	; 0x44
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007098:	2b21      	cmp	r3, #33	; 0x21
 800709a:	d151      	bne.n	8007140 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d132      	bne.n	800710e <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b0:	e853 3f00 	ldrex	r3, [r3]
 80070b4:	623b      	str	r3, [r7, #32]
   return(result);
 80070b6:	6a3b      	ldr	r3, [r7, #32]
 80070b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070bc:	63bb      	str	r3, [r7, #56]	; 0x38
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	461a      	mov	r2, r3
 80070c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c6:	633b      	str	r3, [r7, #48]	; 0x30
 80070c8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80070cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ce:	e841 2300 	strex	r3, r2, [r1]
 80070d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80070d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1e6      	bne.n	80070a8 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	e853 3f00 	ldrex	r3, [r3]
 80070e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070ee:	637b      	str	r3, [r7, #52]	; 0x34
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	461a      	mov	r2, r3
 80070f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070f8:	61fb      	str	r3, [r7, #28]
 80070fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fc:	69b9      	ldr	r1, [r7, #24]
 80070fe:	69fa      	ldr	r2, [r7, #28]
 8007100:	e841 2300 	strex	r3, r2, [r1]
 8007104:	617b      	str	r3, [r7, #20]
   return(result);
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d1e6      	bne.n	80070da <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800710c:	e018      	b.n	8007140 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007112:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007114:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007116:	881b      	ldrh	r3, [r3, #0]
 8007118:	461a      	mov	r2, r3
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007122:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007128:	1c9a      	adds	r2, r3, #2
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007134:	b29b      	uxth	r3, r3
 8007136:	3b01      	subs	r3, #1
 8007138:	b29a      	uxth	r2, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007140:	bf00      	nop
 8007142:	3744      	adds	r7, #68	; 0x44
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b088      	sub	sp, #32
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	e853 3f00 	ldrex	r3, [r3]
 8007160:	60bb      	str	r3, [r7, #8]
   return(result);
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007168:	61fb      	str	r3, [r7, #28]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	461a      	mov	r2, r3
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	61bb      	str	r3, [r7, #24]
 8007174:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007176:	6979      	ldr	r1, [r7, #20]
 8007178:	69ba      	ldr	r2, [r7, #24]
 800717a:	e841 2300 	strex	r3, r2, [r1]
 800717e:	613b      	str	r3, [r7, #16]
   return(result);
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1e6      	bne.n	8007154 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2220      	movs	r2, #32
 800718a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f7ff fa62 	bl	800665c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007198:	bf00      	nop
 800719a:	3720      	adds	r7, #32
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80071a0:	b084      	sub	sp, #16
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b084      	sub	sp, #16
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	6078      	str	r0, [r7, #4]
 80071aa:	f107 001c 	add.w	r0, r7, #28
 80071ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d120      	bne.n	80071fa <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071bc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	68da      	ldr	r2, [r3, #12]
 80071c8:	4b20      	ldr	r3, [pc, #128]	; (800724c <USB_CoreInit+0xac>)
 80071ca:	4013      	ands	r3, r2
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80071dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d105      	bne.n	80071ee <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 fa96 	bl	8007720 <USB_CoreReset>
 80071f4:	4603      	mov	r3, r0
 80071f6:	73fb      	strb	r3, [r7, #15]
 80071f8:	e010      	b.n	800721c <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 fa8a 	bl	8007720 <USB_CoreReset>
 800720c:	4603      	mov	r3, r0
 800720e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007214:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800721c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800721e:	2b01      	cmp	r3, #1
 8007220:	d10b      	bne.n	800723a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f043 0206 	orr.w	r2, r3, #6
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f043 0220 	orr.w	r2, r3, #32
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800723a:	7bfb      	ldrb	r3, [r7, #15]
}
 800723c:	4618      	mov	r0, r3
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007246:	b004      	add	sp, #16
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	ffbdffbf 	.word	0xffbdffbf

08007250 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f023 0201 	bic.w	r2, r3, #1
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr

08007272 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b084      	sub	sp, #16
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
 800727a:	460b      	mov	r3, r1
 800727c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800727e:	2300      	movs	r3, #0
 8007280:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800728e:	78fb      	ldrb	r3, [r7, #3]
 8007290:	2b01      	cmp	r3, #1
 8007292:	d115      	bne.n	80072c0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80072a0:	2001      	movs	r0, #1
 80072a2:	f7fb fd9b 	bl	8002ddc <HAL_Delay>
      ms++;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	3301      	adds	r3, #1
 80072aa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 fa29 	bl	8007704 <USB_GetMode>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d01e      	beq.n	80072f6 <USB_SetCurrentMode+0x84>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2b31      	cmp	r3, #49	; 0x31
 80072bc:	d9f0      	bls.n	80072a0 <USB_SetCurrentMode+0x2e>
 80072be:	e01a      	b.n	80072f6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80072c0:	78fb      	ldrb	r3, [r7, #3]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d115      	bne.n	80072f2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80072d2:	2001      	movs	r0, #1
 80072d4:	f7fb fd82 	bl	8002ddc <HAL_Delay>
      ms++;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	3301      	adds	r3, #1
 80072dc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fa10 	bl	8007704 <USB_GetMode>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d005      	beq.n	80072f6 <USB_SetCurrentMode+0x84>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2b31      	cmp	r3, #49	; 0x31
 80072ee:	d9f0      	bls.n	80072d2 <USB_SetCurrentMode+0x60>
 80072f0:	e001      	b.n	80072f6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e005      	b.n	8007302 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2b32      	cmp	r3, #50	; 0x32
 80072fa:	d101      	bne.n	8007300 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	e000      	b.n	8007302 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	3710      	adds	r7, #16
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
	...

0800730c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800730c:	b084      	sub	sp, #16
 800730e:	b580      	push	{r7, lr}
 8007310:	b086      	sub	sp, #24
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
 8007316:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800731a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800731e:	2300      	movs	r3, #0
 8007320:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007326:	2300      	movs	r3, #0
 8007328:	613b      	str	r3, [r7, #16]
 800732a:	e009      	b.n	8007340 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	3340      	adds	r3, #64	; 0x40
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	4413      	add	r3, r2
 8007336:	2200      	movs	r2, #0
 8007338:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	3301      	adds	r3, #1
 800733e:	613b      	str	r3, [r7, #16]
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	2b0e      	cmp	r3, #14
 8007344:	d9f2      	bls.n	800732c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007346:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007348:	2b00      	cmp	r3, #0
 800734a:	d11c      	bne.n	8007386 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	68fa      	ldr	r2, [r7, #12]
 8007356:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800735a:	f043 0302 	orr.w	r3, r3, #2
 800735e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007364:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	e005      	b.n	8007392 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800738a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007398:	461a      	mov	r2, r3
 800739a:	2300      	movs	r3, #0
 800739c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073a4:	4619      	mov	r1, r3
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073ac:	461a      	mov	r2, r3
 80073ae:	680b      	ldr	r3, [r1, #0]
 80073b0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80073b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d10c      	bne.n	80073d2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80073b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d104      	bne.n	80073c8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80073be:	2100      	movs	r1, #0
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 f965 	bl	8007690 <USB_SetDevSpeed>
 80073c6:	e008      	b.n	80073da <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80073c8:	2101      	movs	r1, #1
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f960 	bl	8007690 <USB_SetDevSpeed>
 80073d0:	e003      	b.n	80073da <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80073d2:	2103      	movs	r1, #3
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 f95b 	bl	8007690 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80073da:	2110      	movs	r1, #16
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f8f3 	bl	80075c8 <USB_FlushTxFifo>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d001      	beq.n	80073ec <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f000 f91f 	bl	8007630 <USB_FlushRxFifo>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d001      	beq.n	80073fc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007402:	461a      	mov	r2, r3
 8007404:	2300      	movs	r3, #0
 8007406:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800740e:	461a      	mov	r2, r3
 8007410:	2300      	movs	r3, #0
 8007412:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800741a:	461a      	mov	r2, r3
 800741c:	2300      	movs	r3, #0
 800741e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007420:	2300      	movs	r3, #0
 8007422:	613b      	str	r3, [r7, #16]
 8007424:	e043      	b.n	80074ae <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	015a      	lsls	r2, r3, #5
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	4413      	add	r3, r2
 800742e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007438:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800743c:	d118      	bne.n	8007470 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d10a      	bne.n	800745a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	015a      	lsls	r2, r3, #5
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	4413      	add	r3, r2
 800744c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007450:	461a      	mov	r2, r3
 8007452:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007456:	6013      	str	r3, [r2, #0]
 8007458:	e013      	b.n	8007482 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	015a      	lsls	r2, r3, #5
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	4413      	add	r3, r2
 8007462:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007466:	461a      	mov	r2, r3
 8007468:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800746c:	6013      	str	r3, [r2, #0]
 800746e:	e008      	b.n	8007482 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	015a      	lsls	r2, r3, #5
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	4413      	add	r3, r2
 8007478:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800747c:	461a      	mov	r2, r3
 800747e:	2300      	movs	r3, #0
 8007480:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	015a      	lsls	r2, r3, #5
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	4413      	add	r3, r2
 800748a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800748e:	461a      	mov	r2, r3
 8007490:	2300      	movs	r3, #0
 8007492:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	015a      	lsls	r2, r3, #5
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	4413      	add	r3, r2
 800749c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074a0:	461a      	mov	r2, r3
 80074a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80074a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	3301      	adds	r3, #1
 80074ac:	613b      	str	r3, [r7, #16]
 80074ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b0:	693a      	ldr	r2, [r7, #16]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d3b7      	bcc.n	8007426 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074b6:	2300      	movs	r3, #0
 80074b8:	613b      	str	r3, [r7, #16]
 80074ba:	e043      	b.n	8007544 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074d2:	d118      	bne.n	8007506 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10a      	bne.n	80074f0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	015a      	lsls	r2, r3, #5
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	4413      	add	r3, r2
 80074e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074e6:	461a      	mov	r2, r3
 80074e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80074ec:	6013      	str	r3, [r2, #0]
 80074ee:	e013      	b.n	8007518 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	015a      	lsls	r2, r3, #5
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	4413      	add	r3, r2
 80074f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074fc:	461a      	mov	r2, r3
 80074fe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	e008      	b.n	8007518 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	015a      	lsls	r2, r3, #5
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	4413      	add	r3, r2
 800750e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007512:	461a      	mov	r2, r3
 8007514:	2300      	movs	r3, #0
 8007516:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	015a      	lsls	r2, r3, #5
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	4413      	add	r3, r2
 8007520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007524:	461a      	mov	r2, r3
 8007526:	2300      	movs	r3, #0
 8007528:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	015a      	lsls	r2, r3, #5
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	4413      	add	r3, r2
 8007532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007536:	461a      	mov	r2, r3
 8007538:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800753c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	3301      	adds	r3, #1
 8007542:	613b      	str	r3, [r7, #16]
 8007544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007546:	693a      	ldr	r2, [r7, #16]
 8007548:	429a      	cmp	r2, r3
 800754a:	d3b7      	bcc.n	80074bc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	68fa      	ldr	r2, [r7, #12]
 8007556:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800755a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800755e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800756c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800756e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007570:	2b00      	cmp	r3, #0
 8007572:	d105      	bne.n	8007580 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	f043 0210 	orr.w	r2, r3, #16
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	699a      	ldr	r2, [r3, #24]
 8007584:	4b0e      	ldr	r3, [pc, #56]	; (80075c0 <USB_DevInit+0x2b4>)
 8007586:	4313      	orrs	r3, r2
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800758c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800758e:	2b00      	cmp	r3, #0
 8007590:	d005      	beq.n	800759e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	699b      	ldr	r3, [r3, #24]
 8007596:	f043 0208 	orr.w	r2, r3, #8
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800759e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d105      	bne.n	80075b0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	699a      	ldr	r2, [r3, #24]
 80075a8:	4b06      	ldr	r3, [pc, #24]	; (80075c4 <USB_DevInit+0x2b8>)
 80075aa:	4313      	orrs	r3, r2
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80075b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3718      	adds	r7, #24
 80075b6:	46bd      	mov	sp, r7
 80075b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075bc:	b004      	add	sp, #16
 80075be:	4770      	bx	lr
 80075c0:	803c3800 	.word	0x803c3800
 80075c4:	40000004 	.word	0x40000004

080075c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80075d2:	2300      	movs	r3, #0
 80075d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	3301      	adds	r3, #1
 80075da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	4a13      	ldr	r2, [pc, #76]	; (800762c <USB_FlushTxFifo+0x64>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d901      	bls.n	80075e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80075e4:	2303      	movs	r3, #3
 80075e6:	e01b      	b.n	8007620 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	691b      	ldr	r3, [r3, #16]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	daf2      	bge.n	80075d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80075f0:	2300      	movs	r3, #0
 80075f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	019b      	lsls	r3, r3, #6
 80075f8:	f043 0220 	orr.w	r2, r3, #32
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	3301      	adds	r3, #1
 8007604:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	4a08      	ldr	r2, [pc, #32]	; (800762c <USB_FlushTxFifo+0x64>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d901      	bls.n	8007612 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e006      	b.n	8007620 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	691b      	ldr	r3, [r3, #16]
 8007616:	f003 0320 	and.w	r3, r3, #32
 800761a:	2b20      	cmp	r3, #32
 800761c:	d0f0      	beq.n	8007600 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800761e:	2300      	movs	r3, #0
}
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr
 800762c:	00030d40 	.word	0x00030d40

08007630 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007630:	b480      	push	{r7}
 8007632:	b085      	sub	sp, #20
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007638:	2300      	movs	r3, #0
 800763a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	3301      	adds	r3, #1
 8007640:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	4a11      	ldr	r2, [pc, #68]	; (800768c <USB_FlushRxFifo+0x5c>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d901      	bls.n	800764e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e018      	b.n	8007680 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	2b00      	cmp	r3, #0
 8007654:	daf2      	bge.n	800763c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007656:	2300      	movs	r3, #0
 8007658:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2210      	movs	r2, #16
 800765e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	3301      	adds	r3, #1
 8007664:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	4a08      	ldr	r2, [pc, #32]	; (800768c <USB_FlushRxFifo+0x5c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d901      	bls.n	8007672 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e006      	b.n	8007680 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	f003 0310 	and.w	r3, r3, #16
 800767a:	2b10      	cmp	r3, #16
 800767c:	d0f0      	beq.n	8007660 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800767e:	2300      	movs	r3, #0
}
 8007680:	4618      	mov	r0, r3
 8007682:	3714      	adds	r7, #20
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	00030d40 	.word	0x00030d40

08007690 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007690:	b480      	push	{r7}
 8007692:	b085      	sub	sp, #20
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	460b      	mov	r3, r1
 800769a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	78fb      	ldrb	r3, [r7, #3]
 80076aa:	68f9      	ldr	r1, [r7, #12]
 80076ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076b0:	4313      	orrs	r3, r2
 80076b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3714      	adds	r7, #20
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80076c2:	b480      	push	{r7}
 80076c4:	b085      	sub	sp, #20
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68fa      	ldr	r2, [r7, #12]
 80076d8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80076dc:	f023 0303 	bic.w	r3, r3, #3
 80076e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80076f0:	f043 0302 	orr.w	r3, r3, #2
 80076f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3714      	adds	r7, #20
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	f003 0301 	and.w	r3, r3, #1
}
 8007714:	4618      	mov	r0, r3
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007728:	2300      	movs	r3, #0
 800772a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	3301      	adds	r3, #1
 8007730:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	4a13      	ldr	r2, [pc, #76]	; (8007784 <USB_CoreReset+0x64>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d901      	bls.n	800773e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e01b      	b.n	8007776 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	daf2      	bge.n	800772c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007746:	2300      	movs	r3, #0
 8007748:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	f043 0201 	orr.w	r2, r3, #1
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	3301      	adds	r3, #1
 800775a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	4a09      	ldr	r2, [pc, #36]	; (8007784 <USB_CoreReset+0x64>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d901      	bls.n	8007768 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	e006      	b.n	8007776 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	f003 0301 	and.w	r3, r3, #1
 8007770:	2b01      	cmp	r3, #1
 8007772:	d0f0      	beq.n	8007756 <USB_CoreReset+0x36>

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3714      	adds	r7, #20
 800777a:	46bd      	mov	sp, r7
 800777c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007780:	4770      	bx	lr
 8007782:	bf00      	nop
 8007784:	00030d40 	.word	0x00030d40

08007788 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007788:	b480      	push	{r7}
 800778a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800778c:	bf00      	nop
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
	...

08007798 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007798:	b480      	push	{r7}
 800779a:	b085      	sub	sp, #20
 800779c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800779e:	f3ef 8305 	mrs	r3, IPSR
 80077a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80077a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10f      	bne.n	80077ca <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077aa:	f3ef 8310 	mrs	r3, PRIMASK
 80077ae:	607b      	str	r3, [r7, #4]
  return(result);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d105      	bne.n	80077c2 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80077b6:	f3ef 8311 	mrs	r3, BASEPRI
 80077ba:	603b      	str	r3, [r7, #0]
  return(result);
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d007      	beq.n	80077d2 <osKernelInitialize+0x3a>
 80077c2:	4b0e      	ldr	r3, [pc, #56]	; (80077fc <osKernelInitialize+0x64>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d103      	bne.n	80077d2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80077ca:	f06f 0305 	mvn.w	r3, #5
 80077ce:	60fb      	str	r3, [r7, #12]
 80077d0:	e00c      	b.n	80077ec <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80077d2:	4b0a      	ldr	r3, [pc, #40]	; (80077fc <osKernelInitialize+0x64>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d105      	bne.n	80077e6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80077da:	4b08      	ldr	r3, [pc, #32]	; (80077fc <osKernelInitialize+0x64>)
 80077dc:	2201      	movs	r2, #1
 80077de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80077e0:	2300      	movs	r3, #0
 80077e2:	60fb      	str	r3, [r7, #12]
 80077e4:	e002      	b.n	80077ec <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80077e6:	f04f 33ff 	mov.w	r3, #4294967295
 80077ea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80077ec:	68fb      	ldr	r3, [r7, #12]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3714      	adds	r7, #20
 80077f2:	46bd      	mov	sp, r7
 80077f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop
 80077fc:	20000aa4 	.word	0x20000aa4

08007800 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007806:	f3ef 8305 	mrs	r3, IPSR
 800780a:	60bb      	str	r3, [r7, #8]
  return(result);
 800780c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800780e:	2b00      	cmp	r3, #0
 8007810:	d10f      	bne.n	8007832 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007812:	f3ef 8310 	mrs	r3, PRIMASK
 8007816:	607b      	str	r3, [r7, #4]
  return(result);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d105      	bne.n	800782a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800781e:	f3ef 8311 	mrs	r3, BASEPRI
 8007822:	603b      	str	r3, [r7, #0]
  return(result);
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d007      	beq.n	800783a <osKernelStart+0x3a>
 800782a:	4b0f      	ldr	r3, [pc, #60]	; (8007868 <osKernelStart+0x68>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2b02      	cmp	r3, #2
 8007830:	d103      	bne.n	800783a <osKernelStart+0x3a>
    stat = osErrorISR;
 8007832:	f06f 0305 	mvn.w	r3, #5
 8007836:	60fb      	str	r3, [r7, #12]
 8007838:	e010      	b.n	800785c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800783a:	4b0b      	ldr	r3, [pc, #44]	; (8007868 <osKernelStart+0x68>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2b01      	cmp	r3, #1
 8007840:	d109      	bne.n	8007856 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007842:	f7ff ffa1 	bl	8007788 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007846:	4b08      	ldr	r3, [pc, #32]	; (8007868 <osKernelStart+0x68>)
 8007848:	2202      	movs	r2, #2
 800784a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800784c:	f001 fa3e 	bl	8008ccc <vTaskStartScheduler>
      stat = osOK;
 8007850:	2300      	movs	r3, #0
 8007852:	60fb      	str	r3, [r7, #12]
 8007854:	e002      	b.n	800785c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8007856:	f04f 33ff 	mov.w	r3, #4294967295
 800785a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800785c:	68fb      	ldr	r3, [r7, #12]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	20000aa4 	.word	0x20000aa4

0800786c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800786c:	b580      	push	{r7, lr}
 800786e:	b090      	sub	sp, #64	; 0x40
 8007870:	af04      	add	r7, sp, #16
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	60b9      	str	r1, [r7, #8]
 8007876:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007878:	2300      	movs	r3, #0
 800787a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800787c:	f3ef 8305 	mrs	r3, IPSR
 8007880:	61fb      	str	r3, [r7, #28]
  return(result);
 8007882:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007884:	2b00      	cmp	r3, #0
 8007886:	f040 808f 	bne.w	80079a8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800788a:	f3ef 8310 	mrs	r3, PRIMASK
 800788e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d105      	bne.n	80078a2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007896:	f3ef 8311 	mrs	r3, BASEPRI
 800789a:	617b      	str	r3, [r7, #20]
  return(result);
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <osThreadNew+0x3e>
 80078a2:	4b44      	ldr	r3, [pc, #272]	; (80079b4 <osThreadNew+0x148>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d07e      	beq.n	80079a8 <osThreadNew+0x13c>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d07b      	beq.n	80079a8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80078b0:	2380      	movs	r3, #128	; 0x80
 80078b2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80078b4:	2318      	movs	r3, #24
 80078b6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80078b8:	2300      	movs	r3, #0
 80078ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80078bc:	f04f 33ff 	mov.w	r3, #4294967295
 80078c0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d045      	beq.n	8007954 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d002      	beq.n	80078d6 <osThreadNew+0x6a>
        name = attr->name;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d002      	beq.n	80078e4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80078e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d008      	beq.n	80078fc <osThreadNew+0x90>
 80078ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ec:	2b38      	cmp	r3, #56	; 0x38
 80078ee:	d805      	bhi.n	80078fc <osThreadNew+0x90>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	f003 0301 	and.w	r3, r3, #1
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d001      	beq.n	8007900 <osThreadNew+0x94>
        return (NULL);
 80078fc:	2300      	movs	r3, #0
 80078fe:	e054      	b.n	80079aa <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	695b      	ldr	r3, [r3, #20]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d003      	beq.n	8007910 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	695b      	ldr	r3, [r3, #20]
 800790c:	089b      	lsrs	r3, r3, #2
 800790e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00e      	beq.n	8007936 <osThreadNew+0xca>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	2ba7      	cmp	r3, #167	; 0xa7
 800791e:	d90a      	bls.n	8007936 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007924:	2b00      	cmp	r3, #0
 8007926:	d006      	beq.n	8007936 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d002      	beq.n	8007936 <osThreadNew+0xca>
        mem = 1;
 8007930:	2301      	movs	r3, #1
 8007932:	623b      	str	r3, [r7, #32]
 8007934:	e010      	b.n	8007958 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10c      	bne.n	8007958 <osThreadNew+0xec>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d108      	bne.n	8007958 <osThreadNew+0xec>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d104      	bne.n	8007958 <osThreadNew+0xec>
          mem = 0;
 800794e:	2300      	movs	r3, #0
 8007950:	623b      	str	r3, [r7, #32]
 8007952:	e001      	b.n	8007958 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007954:	2300      	movs	r3, #0
 8007956:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007958:	6a3b      	ldr	r3, [r7, #32]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d110      	bne.n	8007980 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007966:	9202      	str	r2, [sp, #8]
 8007968:	9301      	str	r3, [sp, #4]
 800796a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007972:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007974:	68f8      	ldr	r0, [r7, #12]
 8007976:	f000 fea7 	bl	80086c8 <xTaskCreateStatic>
 800797a:	4603      	mov	r3, r0
 800797c:	613b      	str	r3, [r7, #16]
 800797e:	e013      	b.n	80079a8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007980:	6a3b      	ldr	r3, [r7, #32]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d110      	bne.n	80079a8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007988:	b29a      	uxth	r2, r3
 800798a:	f107 0310 	add.w	r3, r7, #16
 800798e:	9301      	str	r3, [sp, #4]
 8007990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f000 fef8 	bl	800878e <xTaskCreate>
 800799e:	4603      	mov	r3, r0
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d001      	beq.n	80079a8 <osThreadNew+0x13c>
          hTask = NULL;
 80079a4:	2300      	movs	r3, #0
 80079a6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80079a8:	693b      	ldr	r3, [r7, #16]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3730      	adds	r7, #48	; 0x30
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	20000aa4 	.word	0x20000aa4

080079b8 <osThreadSuspend>:
  }

  return (stat);
}

osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b088      	sub	sp, #32
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079c4:	f3ef 8305 	mrs	r3, IPSR
 80079c8:	617b      	str	r3, [r7, #20]
  return(result);
 80079ca:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d10f      	bne.n	80079f0 <osThreadSuspend+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079d0:	f3ef 8310 	mrs	r3, PRIMASK
 80079d4:	613b      	str	r3, [r7, #16]
  return(result);
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d105      	bne.n	80079e8 <osThreadSuspend+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80079dc:	f3ef 8311 	mrs	r3, BASEPRI
 80079e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d007      	beq.n	80079f8 <osThreadSuspend+0x40>
 80079e8:	4b0c      	ldr	r3, [pc, #48]	; (8007a1c <osThreadSuspend+0x64>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b02      	cmp	r3, #2
 80079ee:	d103      	bne.n	80079f8 <osThreadSuspend+0x40>
    stat = osErrorISR;
 80079f0:	f06f 0305 	mvn.w	r3, #5
 80079f4:	61fb      	str	r3, [r7, #28]
 80079f6:	e00b      	b.n	8007a10 <osThreadSuspend+0x58>
  }
  else if (hTask == NULL) {
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d103      	bne.n	8007a06 <osThreadSuspend+0x4e>
    stat = osErrorParameter;
 80079fe:	f06f 0303 	mvn.w	r3, #3
 8007a02:	61fb      	str	r3, [r7, #28]
 8007a04:	e004      	b.n	8007a10 <osThreadSuspend+0x58>
  }
  else {
    stat = osOK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	61fb      	str	r3, [r7, #28]
    vTaskSuspend (hTask);
 8007a0a:	69b8      	ldr	r0, [r7, #24]
 8007a0c:	f001 f852 	bl	8008ab4 <vTaskSuspend>
  }

  return (stat);
 8007a10:	69fb      	ldr	r3, [r7, #28]
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3720      	adds	r7, #32
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	20000aa4 	.word	0x20000aa4

08007a20 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b088      	sub	sp, #32
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a2c:	f3ef 8305 	mrs	r3, IPSR
 8007a30:	617b      	str	r3, [r7, #20]
  return(result);
 8007a32:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d10f      	bne.n	8007a58 <osThreadResume+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a38:	f3ef 8310 	mrs	r3, PRIMASK
 8007a3c:	613b      	str	r3, [r7, #16]
  return(result);
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d105      	bne.n	8007a50 <osThreadResume+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007a44:	f3ef 8311 	mrs	r3, BASEPRI
 8007a48:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d007      	beq.n	8007a60 <osThreadResume+0x40>
 8007a50:	4b0c      	ldr	r3, [pc, #48]	; (8007a84 <osThreadResume+0x64>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	2b02      	cmp	r3, #2
 8007a56:	d103      	bne.n	8007a60 <osThreadResume+0x40>
    stat = osErrorISR;
 8007a58:	f06f 0305 	mvn.w	r3, #5
 8007a5c:	61fb      	str	r3, [r7, #28]
 8007a5e:	e00b      	b.n	8007a78 <osThreadResume+0x58>
  }
  else if (hTask == NULL) {
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d103      	bne.n	8007a6e <osThreadResume+0x4e>
    stat = osErrorParameter;
 8007a66:	f06f 0303 	mvn.w	r3, #3
 8007a6a:	61fb      	str	r3, [r7, #28]
 8007a6c:	e004      	b.n	8007a78 <osThreadResume+0x58>
  }
  else {
    stat = osOK;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	61fb      	str	r3, [r7, #28]
    vTaskResume (hTask);
 8007a72:	69b8      	ldr	r0, [r7, #24]
 8007a74:	f001 f8ca 	bl	8008c0c <vTaskResume>
  }

  return (stat);
 8007a78:	69fb      	ldr	r3, [r7, #28]
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3720      	adds	r7, #32
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	20000aa4 	.word	0x20000aa4

08007a88 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b086      	sub	sp, #24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a90:	f3ef 8305 	mrs	r3, IPSR
 8007a94:	613b      	str	r3, [r7, #16]
  return(result);
 8007a96:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d10f      	bne.n	8007abc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a9c:	f3ef 8310 	mrs	r3, PRIMASK
 8007aa0:	60fb      	str	r3, [r7, #12]
  return(result);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d105      	bne.n	8007ab4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007aa8:	f3ef 8311 	mrs	r3, BASEPRI
 8007aac:	60bb      	str	r3, [r7, #8]
  return(result);
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d007      	beq.n	8007ac4 <osDelay+0x3c>
 8007ab4:	4b0a      	ldr	r3, [pc, #40]	; (8007ae0 <osDelay+0x58>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	d103      	bne.n	8007ac4 <osDelay+0x3c>
    stat = osErrorISR;
 8007abc:	f06f 0305 	mvn.w	r3, #5
 8007ac0:	617b      	str	r3, [r7, #20]
 8007ac2:	e007      	b.n	8007ad4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d002      	beq.n	8007ad4 <osDelay+0x4c>
      vTaskDelay(ticks);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 ffba 	bl	8008a48 <vTaskDelay>
    }
  }

  return (stat);
 8007ad4:	697b      	ldr	r3, [r7, #20]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3718      	adds	r7, #24
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	20000aa4 	.word	0x20000aa4

08007ae4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	4a07      	ldr	r2, [pc, #28]	; (8007b10 <vApplicationGetIdleTaskMemory+0x2c>)
 8007af4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	4a06      	ldr	r2, [pc, #24]	; (8007b14 <vApplicationGetIdleTaskMemory+0x30>)
 8007afa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2280      	movs	r2, #128	; 0x80
 8007b00:	601a      	str	r2, [r3, #0]
}
 8007b02:	bf00      	nop
 8007b04:	3714      	adds	r7, #20
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	20000aa8 	.word	0x20000aa8
 8007b14:	20000b50 	.word	0x20000b50

08007b18 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	4a07      	ldr	r2, [pc, #28]	; (8007b44 <vApplicationGetTimerTaskMemory+0x2c>)
 8007b28:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	4a06      	ldr	r2, [pc, #24]	; (8007b48 <vApplicationGetTimerTaskMemory+0x30>)
 8007b2e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b36:	601a      	str	r2, [r3, #0]
}
 8007b38:	bf00      	nop
 8007b3a:	3714      	adds	r7, #20
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr
 8007b44:	20000d50 	.word	0x20000d50
 8007b48:	20000df8 	.word	0x20000df8

08007b4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f103 0208 	add.w	r2, r3, #8
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f04f 32ff 	mov.w	r2, #4294967295
 8007b64:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f103 0208 	add.w	r2, r3, #8
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f103 0208 	add.w	r2, r3, #8
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007b80:	bf00      	nop
 8007b82:	370c      	adds	r7, #12
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b083      	sub	sp, #12
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2200      	movs	r2, #0
 8007b98:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007b9a:	bf00      	nop
 8007b9c:	370c      	adds	r7, #12
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b085      	sub	sp, #20
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
 8007bae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	68fa      	ldr	r2, [r7, #12]
 8007bba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	689a      	ldr	r2, [r3, #8]
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	683a      	ldr	r2, [r7, #0]
 8007bd0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	687a      	ldr	r2, [r7, #4]
 8007bd6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	1c5a      	adds	r2, r3, #1
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	601a      	str	r2, [r3, #0]
}
 8007be2:	bf00      	nop
 8007be4:	3714      	adds	r7, #20
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b085      	sub	sp, #20
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c04:	d103      	bne.n	8007c0e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	60fb      	str	r3, [r7, #12]
 8007c0c:	e00c      	b.n	8007c28 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	3308      	adds	r3, #8
 8007c12:	60fb      	str	r3, [r7, #12]
 8007c14:	e002      	b.n	8007c1c <vListInsert+0x2e>
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	60fb      	str	r3, [r7, #12]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68ba      	ldr	r2, [r7, #8]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d2f6      	bcs.n	8007c16 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	685a      	ldr	r2, [r3, #4]
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	683a      	ldr	r2, [r7, #0]
 8007c36:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	683a      	ldr	r2, [r7, #0]
 8007c42:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	1c5a      	adds	r2, r3, #1
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	601a      	str	r2, [r3, #0]
}
 8007c54:	bf00      	nop
 8007c56:	3714      	adds	r7, #20
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	691b      	ldr	r3, [r3, #16]
 8007c6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	6892      	ldr	r2, [r2, #8]
 8007c76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	6852      	ldr	r2, [r2, #4]
 8007c80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d103      	bne.n	8007c94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689a      	ldr	r2, [r3, #8]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	1e5a      	subs	r2, r3, #1
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3714      	adds	r7, #20
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10c      	bne.n	8007ce2 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ccc:	b672      	cpsid	i
 8007cce:	f383 8811 	msr	BASEPRI, r3
 8007cd2:	f3bf 8f6f 	isb	sy
 8007cd6:	f3bf 8f4f 	dsb	sy
 8007cda:	b662      	cpsie	i
 8007cdc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007cde:	bf00      	nop
 8007ce0:	e7fe      	b.n	8007ce0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8007ce2:	f002 f9b3 	bl	800a04c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cee:	68f9      	ldr	r1, [r7, #12]
 8007cf0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007cf2:	fb01 f303 	mul.w	r3, r1, r3
 8007cf6:	441a      	add	r2, r3
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d12:	3b01      	subs	r3, #1
 8007d14:	68f9      	ldr	r1, [r7, #12]
 8007d16:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007d18:	fb01 f303 	mul.w	r3, r1, r3
 8007d1c:	441a      	add	r2, r3
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	22ff      	movs	r2, #255	; 0xff
 8007d26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	22ff      	movs	r2, #255	; 0xff
 8007d2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d114      	bne.n	8007d62 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	691b      	ldr	r3, [r3, #16]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d01a      	beq.n	8007d76 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	3310      	adds	r3, #16
 8007d44:	4618      	mov	r0, r3
 8007d46:	f001 fa69 	bl	800921c <xTaskRemoveFromEventList>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d012      	beq.n	8007d76 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007d50:	4b0c      	ldr	r3, [pc, #48]	; (8007d84 <xQueueGenericReset+0xd0>)
 8007d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d56:	601a      	str	r2, [r3, #0]
 8007d58:	f3bf 8f4f 	dsb	sy
 8007d5c:	f3bf 8f6f 	isb	sy
 8007d60:	e009      	b.n	8007d76 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3310      	adds	r3, #16
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7ff fef0 	bl	8007b4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	3324      	adds	r3, #36	; 0x24
 8007d70:	4618      	mov	r0, r3
 8007d72:	f7ff feeb 	bl	8007b4c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007d76:	f002 f99d 	bl	800a0b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007d7a:	2301      	movs	r3, #1
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3710      	adds	r7, #16
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}
 8007d84:	e000ed04 	.word	0xe000ed04

08007d88 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b08e      	sub	sp, #56	; 0x38
 8007d8c:	af02      	add	r7, sp, #8
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
 8007d94:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10c      	bne.n	8007db6 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8007d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da0:	b672      	cpsid	i
 8007da2:	f383 8811 	msr	BASEPRI, r3
 8007da6:	f3bf 8f6f 	isb	sy
 8007daa:	f3bf 8f4f 	dsb	sy
 8007dae:	b662      	cpsie	i
 8007db0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007db2:	bf00      	nop
 8007db4:	e7fe      	b.n	8007db4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d10c      	bne.n	8007dd6 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8007dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dc0:	b672      	cpsid	i
 8007dc2:	f383 8811 	msr	BASEPRI, r3
 8007dc6:	f3bf 8f6f 	isb	sy
 8007dca:	f3bf 8f4f 	dsb	sy
 8007dce:	b662      	cpsie	i
 8007dd0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007dd2:	bf00      	nop
 8007dd4:	e7fe      	b.n	8007dd4 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d002      	beq.n	8007de2 <xQueueGenericCreateStatic+0x5a>
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d001      	beq.n	8007de6 <xQueueGenericCreateStatic+0x5e>
 8007de2:	2301      	movs	r3, #1
 8007de4:	e000      	b.n	8007de8 <xQueueGenericCreateStatic+0x60>
 8007de6:	2300      	movs	r3, #0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10c      	bne.n	8007e06 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8007dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df0:	b672      	cpsid	i
 8007df2:	f383 8811 	msr	BASEPRI, r3
 8007df6:	f3bf 8f6f 	isb	sy
 8007dfa:	f3bf 8f4f 	dsb	sy
 8007dfe:	b662      	cpsie	i
 8007e00:	623b      	str	r3, [r7, #32]
}
 8007e02:	bf00      	nop
 8007e04:	e7fe      	b.n	8007e04 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d102      	bne.n	8007e12 <xQueueGenericCreateStatic+0x8a>
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <xQueueGenericCreateStatic+0x8e>
 8007e12:	2301      	movs	r3, #1
 8007e14:	e000      	b.n	8007e18 <xQueueGenericCreateStatic+0x90>
 8007e16:	2300      	movs	r3, #0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d10c      	bne.n	8007e36 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8007e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e20:	b672      	cpsid	i
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	b662      	cpsie	i
 8007e30:	61fb      	str	r3, [r7, #28]
}
 8007e32:	bf00      	nop
 8007e34:	e7fe      	b.n	8007e34 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007e36:	2350      	movs	r3, #80	; 0x50
 8007e38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	2b50      	cmp	r3, #80	; 0x50
 8007e3e:	d00c      	beq.n	8007e5a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e44:	b672      	cpsid	i
 8007e46:	f383 8811 	msr	BASEPRI, r3
 8007e4a:	f3bf 8f6f 	isb	sy
 8007e4e:	f3bf 8f4f 	dsb	sy
 8007e52:	b662      	cpsie	i
 8007e54:	61bb      	str	r3, [r7, #24]
}
 8007e56:	bf00      	nop
 8007e58:	e7fe      	b.n	8007e58 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007e5a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00d      	beq.n	8007e82 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e68:	2201      	movs	r2, #1
 8007e6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007e6e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e74:	9300      	str	r3, [sp, #0]
 8007e76:	4613      	mov	r3, r2
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	68b9      	ldr	r1, [r7, #8]
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f000 f805 	bl	8007e8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3730      	adds	r7, #48	; 0x30
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b084      	sub	sp, #16
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	60f8      	str	r0, [r7, #12]
 8007e94:	60b9      	str	r1, [r7, #8]
 8007e96:	607a      	str	r2, [r7, #4]
 8007e98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d103      	bne.n	8007ea8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	69ba      	ldr	r2, [r7, #24]
 8007ea4:	601a      	str	r2, [r3, #0]
 8007ea6:	e002      	b.n	8007eae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007ea8:	69bb      	ldr	r3, [r7, #24]
 8007eaa:	687a      	ldr	r2, [r7, #4]
 8007eac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	68fa      	ldr	r2, [r7, #12]
 8007eb2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	68ba      	ldr	r2, [r7, #8]
 8007eb8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007eba:	2101      	movs	r1, #1
 8007ebc:	69b8      	ldr	r0, [r7, #24]
 8007ebe:	f7ff fef9 	bl	8007cb4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	78fa      	ldrb	r2, [r7, #3]
 8007ec6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007eca:	bf00      	nop
 8007ecc:	3710      	adds	r7, #16
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
	...

08007ed4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b08e      	sub	sp, #56	; 0x38
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
 8007ee0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10c      	bne.n	8007f0a <xQueueGenericSend+0x36>
	__asm volatile
 8007ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef4:	b672      	cpsid	i
 8007ef6:	f383 8811 	msr	BASEPRI, r3
 8007efa:	f3bf 8f6f 	isb	sy
 8007efe:	f3bf 8f4f 	dsb	sy
 8007f02:	b662      	cpsie	i
 8007f04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007f06:	bf00      	nop
 8007f08:	e7fe      	b.n	8007f08 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d103      	bne.n	8007f18 <xQueueGenericSend+0x44>
 8007f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d101      	bne.n	8007f1c <xQueueGenericSend+0x48>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e000      	b.n	8007f1e <xQueueGenericSend+0x4a>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d10c      	bne.n	8007f3c <xQueueGenericSend+0x68>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f26:	b672      	cpsid	i
 8007f28:	f383 8811 	msr	BASEPRI, r3
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f3bf 8f4f 	dsb	sy
 8007f34:	b662      	cpsie	i
 8007f36:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007f38:	bf00      	nop
 8007f3a:	e7fe      	b.n	8007f3a <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	2b02      	cmp	r3, #2
 8007f40:	d103      	bne.n	8007f4a <xQueueGenericSend+0x76>
 8007f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d101      	bne.n	8007f4e <xQueueGenericSend+0x7a>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e000      	b.n	8007f50 <xQueueGenericSend+0x7c>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d10c      	bne.n	8007f6e <xQueueGenericSend+0x9a>
	__asm volatile
 8007f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f58:	b672      	cpsid	i
 8007f5a:	f383 8811 	msr	BASEPRI, r3
 8007f5e:	f3bf 8f6f 	isb	sy
 8007f62:	f3bf 8f4f 	dsb	sy
 8007f66:	b662      	cpsie	i
 8007f68:	623b      	str	r3, [r7, #32]
}
 8007f6a:	bf00      	nop
 8007f6c:	e7fe      	b.n	8007f6c <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f6e:	f001 fb1f 	bl	80095b0 <xTaskGetSchedulerState>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d102      	bne.n	8007f7e <xQueueGenericSend+0xaa>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d101      	bne.n	8007f82 <xQueueGenericSend+0xae>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e000      	b.n	8007f84 <xQueueGenericSend+0xb0>
 8007f82:	2300      	movs	r3, #0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d10c      	bne.n	8007fa2 <xQueueGenericSend+0xce>
	__asm volatile
 8007f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f8c:	b672      	cpsid	i
 8007f8e:	f383 8811 	msr	BASEPRI, r3
 8007f92:	f3bf 8f6f 	isb	sy
 8007f96:	f3bf 8f4f 	dsb	sy
 8007f9a:	b662      	cpsie	i
 8007f9c:	61fb      	str	r3, [r7, #28]
}
 8007f9e:	bf00      	nop
 8007fa0:	e7fe      	b.n	8007fa0 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007fa2:	f002 f853 	bl	800a04c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d302      	bcc.n	8007fb8 <xQueueGenericSend+0xe4>
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	2b02      	cmp	r3, #2
 8007fb6:	d129      	bne.n	800800c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007fb8:	683a      	ldr	r2, [r7, #0]
 8007fba:	68b9      	ldr	r1, [r7, #8]
 8007fbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007fbe:	f000 fa15 	bl	80083ec <prvCopyDataToQueue>
 8007fc2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d010      	beq.n	8007fee <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fce:	3324      	adds	r3, #36	; 0x24
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f001 f923 	bl	800921c <xTaskRemoveFromEventList>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d013      	beq.n	8008004 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007fdc:	4b3f      	ldr	r3, [pc, #252]	; (80080dc <xQueueGenericSend+0x208>)
 8007fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fe2:	601a      	str	r2, [r3, #0]
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	f3bf 8f6f 	isb	sy
 8007fec:	e00a      	b.n	8008004 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d007      	beq.n	8008004 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007ff4:	4b39      	ldr	r3, [pc, #228]	; (80080dc <xQueueGenericSend+0x208>)
 8007ff6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ffa:	601a      	str	r2, [r3, #0]
 8007ffc:	f3bf 8f4f 	dsb	sy
 8008000:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008004:	f002 f856 	bl	800a0b4 <vPortExitCritical>
				return pdPASS;
 8008008:	2301      	movs	r3, #1
 800800a:	e063      	b.n	80080d4 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d103      	bne.n	800801a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008012:	f002 f84f 	bl	800a0b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008016:	2300      	movs	r3, #0
 8008018:	e05c      	b.n	80080d4 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800801a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800801c:	2b00      	cmp	r3, #0
 800801e:	d106      	bne.n	800802e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008020:	f107 0314 	add.w	r3, r7, #20
 8008024:	4618      	mov	r0, r3
 8008026:	f001 f95f 	bl	80092e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800802a:	2301      	movs	r3, #1
 800802c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800802e:	f002 f841 	bl	800a0b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008032:	f000 febf 	bl	8008db4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008036:	f002 f809 	bl	800a04c <vPortEnterCritical>
 800803a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008040:	b25b      	sxtb	r3, r3
 8008042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008046:	d103      	bne.n	8008050 <xQueueGenericSend+0x17c>
 8008048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800804a:	2200      	movs	r2, #0
 800804c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008052:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008056:	b25b      	sxtb	r3, r3
 8008058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800805c:	d103      	bne.n	8008066 <xQueueGenericSend+0x192>
 800805e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008060:	2200      	movs	r2, #0
 8008062:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008066:	f002 f825 	bl	800a0b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800806a:	1d3a      	adds	r2, r7, #4
 800806c:	f107 0314 	add.w	r3, r7, #20
 8008070:	4611      	mov	r1, r2
 8008072:	4618      	mov	r0, r3
 8008074:	f001 f94e 	bl	8009314 <xTaskCheckForTimeOut>
 8008078:	4603      	mov	r3, r0
 800807a:	2b00      	cmp	r3, #0
 800807c:	d124      	bne.n	80080c8 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800807e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008080:	f000 faac 	bl	80085dc <prvIsQueueFull>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d018      	beq.n	80080bc <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800808a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800808c:	3310      	adds	r3, #16
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	4611      	mov	r1, r2
 8008092:	4618      	mov	r0, r3
 8008094:	f001 f86e 	bl	8009174 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008098:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800809a:	f000 fa37 	bl	800850c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800809e:	f000 fe97 	bl	8008dd0 <xTaskResumeAll>
 80080a2:	4603      	mov	r3, r0
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f47f af7c 	bne.w	8007fa2 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 80080aa:	4b0c      	ldr	r3, [pc, #48]	; (80080dc <xQueueGenericSend+0x208>)
 80080ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080b0:	601a      	str	r2, [r3, #0]
 80080b2:	f3bf 8f4f 	dsb	sy
 80080b6:	f3bf 8f6f 	isb	sy
 80080ba:	e772      	b.n	8007fa2 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80080bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80080be:	f000 fa25 	bl	800850c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080c2:	f000 fe85 	bl	8008dd0 <xTaskResumeAll>
 80080c6:	e76c      	b.n	8007fa2 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80080c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80080ca:	f000 fa1f 	bl	800850c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080ce:	f000 fe7f 	bl	8008dd0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80080d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3738      	adds	r7, #56	; 0x38
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	e000ed04 	.word	0xe000ed04

080080e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b08e      	sub	sp, #56	; 0x38
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	607a      	str	r2, [r7, #4]
 80080ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80080f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d10c      	bne.n	8008112 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 80080f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fc:	b672      	cpsid	i
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	b662      	cpsie	i
 800810c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800810e:	bf00      	nop
 8008110:	e7fe      	b.n	8008110 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d103      	bne.n	8008120 <xQueueGenericSendFromISR+0x40>
 8008118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800811a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800811c:	2b00      	cmp	r3, #0
 800811e:	d101      	bne.n	8008124 <xQueueGenericSendFromISR+0x44>
 8008120:	2301      	movs	r3, #1
 8008122:	e000      	b.n	8008126 <xQueueGenericSendFromISR+0x46>
 8008124:	2300      	movs	r3, #0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d10c      	bne.n	8008144 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800812a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812e:	b672      	cpsid	i
 8008130:	f383 8811 	msr	BASEPRI, r3
 8008134:	f3bf 8f6f 	isb	sy
 8008138:	f3bf 8f4f 	dsb	sy
 800813c:	b662      	cpsie	i
 800813e:	623b      	str	r3, [r7, #32]
}
 8008140:	bf00      	nop
 8008142:	e7fe      	b.n	8008142 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	2b02      	cmp	r3, #2
 8008148:	d103      	bne.n	8008152 <xQueueGenericSendFromISR+0x72>
 800814a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800814c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800814e:	2b01      	cmp	r3, #1
 8008150:	d101      	bne.n	8008156 <xQueueGenericSendFromISR+0x76>
 8008152:	2301      	movs	r3, #1
 8008154:	e000      	b.n	8008158 <xQueueGenericSendFromISR+0x78>
 8008156:	2300      	movs	r3, #0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10c      	bne.n	8008176 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800815c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008160:	b672      	cpsid	i
 8008162:	f383 8811 	msr	BASEPRI, r3
 8008166:	f3bf 8f6f 	isb	sy
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	b662      	cpsie	i
 8008170:	61fb      	str	r3, [r7, #28]
}
 8008172:	bf00      	nop
 8008174:	e7fe      	b.n	8008174 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008176:	f002 f851 	bl	800a21c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800817a:	f3ef 8211 	mrs	r2, BASEPRI
 800817e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008182:	b672      	cpsid	i
 8008184:	f383 8811 	msr	BASEPRI, r3
 8008188:	f3bf 8f6f 	isb	sy
 800818c:	f3bf 8f4f 	dsb	sy
 8008190:	b662      	cpsie	i
 8008192:	61ba      	str	r2, [r7, #24]
 8008194:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008196:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008198:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800819a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800819c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800819e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d302      	bcc.n	80081ac <xQueueGenericSendFromISR+0xcc>
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d12c      	bne.n	8008206 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80081ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80081b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80081b6:	683a      	ldr	r2, [r7, #0]
 80081b8:	68b9      	ldr	r1, [r7, #8]
 80081ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081bc:	f000 f916 	bl	80083ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80081c0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80081c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c8:	d112      	bne.n	80081f0 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80081ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d016      	beq.n	8008200 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80081d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d4:	3324      	adds	r3, #36	; 0x24
 80081d6:	4618      	mov	r0, r3
 80081d8:	f001 f820 	bl	800921c <xTaskRemoveFromEventList>
 80081dc:	4603      	mov	r3, r0
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00e      	beq.n	8008200 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d00b      	beq.n	8008200 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	601a      	str	r2, [r3, #0]
 80081ee:	e007      	b.n	8008200 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80081f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80081f4:	3301      	adds	r3, #1
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	b25a      	sxtb	r2, r3
 80081fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008200:	2301      	movs	r3, #1
 8008202:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008204:	e001      	b.n	800820a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008206:	2300      	movs	r3, #0
 8008208:	637b      	str	r3, [r7, #52]	; 0x34
 800820a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800820c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800820e:	693b      	ldr	r3, [r7, #16]
 8008210:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008214:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008218:	4618      	mov	r0, r3
 800821a:	3738      	adds	r7, #56	; 0x38
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b08c      	sub	sp, #48	; 0x30
 8008224:	af00      	add	r7, sp, #0
 8008226:	60f8      	str	r0, [r7, #12]
 8008228:	60b9      	str	r1, [r7, #8]
 800822a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800822c:	2300      	movs	r3, #0
 800822e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008236:	2b00      	cmp	r3, #0
 8008238:	d10c      	bne.n	8008254 <xQueueReceive+0x34>
	__asm volatile
 800823a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800823e:	b672      	cpsid	i
 8008240:	f383 8811 	msr	BASEPRI, r3
 8008244:	f3bf 8f6f 	isb	sy
 8008248:	f3bf 8f4f 	dsb	sy
 800824c:	b662      	cpsie	i
 800824e:	623b      	str	r3, [r7, #32]
}
 8008250:	bf00      	nop
 8008252:	e7fe      	b.n	8008252 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d103      	bne.n	8008262 <xQueueReceive+0x42>
 800825a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800825e:	2b00      	cmp	r3, #0
 8008260:	d101      	bne.n	8008266 <xQueueReceive+0x46>
 8008262:	2301      	movs	r3, #1
 8008264:	e000      	b.n	8008268 <xQueueReceive+0x48>
 8008266:	2300      	movs	r3, #0
 8008268:	2b00      	cmp	r3, #0
 800826a:	d10c      	bne.n	8008286 <xQueueReceive+0x66>
	__asm volatile
 800826c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008270:	b672      	cpsid	i
 8008272:	f383 8811 	msr	BASEPRI, r3
 8008276:	f3bf 8f6f 	isb	sy
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	b662      	cpsie	i
 8008280:	61fb      	str	r3, [r7, #28]
}
 8008282:	bf00      	nop
 8008284:	e7fe      	b.n	8008284 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008286:	f001 f993 	bl	80095b0 <xTaskGetSchedulerState>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d102      	bne.n	8008296 <xQueueReceive+0x76>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d101      	bne.n	800829a <xQueueReceive+0x7a>
 8008296:	2301      	movs	r3, #1
 8008298:	e000      	b.n	800829c <xQueueReceive+0x7c>
 800829a:	2300      	movs	r3, #0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d10c      	bne.n	80082ba <xQueueReceive+0x9a>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a4:	b672      	cpsid	i
 80082a6:	f383 8811 	msr	BASEPRI, r3
 80082aa:	f3bf 8f6f 	isb	sy
 80082ae:	f3bf 8f4f 	dsb	sy
 80082b2:	b662      	cpsie	i
 80082b4:	61bb      	str	r3, [r7, #24]
}
 80082b6:	bf00      	nop
 80082b8:	e7fe      	b.n	80082b8 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80082ba:	f001 fec7 	bl	800a04c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d01f      	beq.n	800830a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80082ca:	68b9      	ldr	r1, [r7, #8]
 80082cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082ce:	f000 f8f7 	bl	80084c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80082d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d4:	1e5a      	subs	r2, r3, #1
 80082d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082d8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082dc:	691b      	ldr	r3, [r3, #16]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00f      	beq.n	8008302 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e4:	3310      	adds	r3, #16
 80082e6:	4618      	mov	r0, r3
 80082e8:	f000 ff98 	bl	800921c <xTaskRemoveFromEventList>
 80082ec:	4603      	mov	r3, r0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d007      	beq.n	8008302 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80082f2:	4b3d      	ldr	r3, [pc, #244]	; (80083e8 <xQueueReceive+0x1c8>)
 80082f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082f8:	601a      	str	r2, [r3, #0]
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008302:	f001 fed7 	bl	800a0b4 <vPortExitCritical>
				return pdPASS;
 8008306:	2301      	movs	r3, #1
 8008308:	e069      	b.n	80083de <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d103      	bne.n	8008318 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008310:	f001 fed0 	bl	800a0b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008314:	2300      	movs	r3, #0
 8008316:	e062      	b.n	80083de <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800831a:	2b00      	cmp	r3, #0
 800831c:	d106      	bne.n	800832c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800831e:	f107 0310 	add.w	r3, r7, #16
 8008322:	4618      	mov	r0, r3
 8008324:	f000 ffe0 	bl	80092e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008328:	2301      	movs	r3, #1
 800832a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800832c:	f001 fec2 	bl	800a0b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008330:	f000 fd40 	bl	8008db4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008334:	f001 fe8a 	bl	800a04c <vPortEnterCritical>
 8008338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800833a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800833e:	b25b      	sxtb	r3, r3
 8008340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008344:	d103      	bne.n	800834e <xQueueReceive+0x12e>
 8008346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008348:	2200      	movs	r2, #0
 800834a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800834e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008350:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008354:	b25b      	sxtb	r3, r3
 8008356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800835a:	d103      	bne.n	8008364 <xQueueReceive+0x144>
 800835c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800835e:	2200      	movs	r2, #0
 8008360:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008364:	f001 fea6 	bl	800a0b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008368:	1d3a      	adds	r2, r7, #4
 800836a:	f107 0310 	add.w	r3, r7, #16
 800836e:	4611      	mov	r1, r2
 8008370:	4618      	mov	r0, r3
 8008372:	f000 ffcf 	bl	8009314 <xTaskCheckForTimeOut>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d123      	bne.n	80083c4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800837c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800837e:	f000 f917 	bl	80085b0 <prvIsQueueEmpty>
 8008382:	4603      	mov	r3, r0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d017      	beq.n	80083b8 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800838a:	3324      	adds	r3, #36	; 0x24
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	4611      	mov	r1, r2
 8008390:	4618      	mov	r0, r3
 8008392:	f000 feef 	bl	8009174 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008396:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008398:	f000 f8b8 	bl	800850c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800839c:	f000 fd18 	bl	8008dd0 <xTaskResumeAll>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d189      	bne.n	80082ba <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 80083a6:	4b10      	ldr	r3, [pc, #64]	; (80083e8 <xQueueReceive+0x1c8>)
 80083a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083ac:	601a      	str	r2, [r3, #0]
 80083ae:	f3bf 8f4f 	dsb	sy
 80083b2:	f3bf 8f6f 	isb	sy
 80083b6:	e780      	b.n	80082ba <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80083b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083ba:	f000 f8a7 	bl	800850c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80083be:	f000 fd07 	bl	8008dd0 <xTaskResumeAll>
 80083c2:	e77a      	b.n	80082ba <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80083c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083c6:	f000 f8a1 	bl	800850c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80083ca:	f000 fd01 	bl	8008dd0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083d0:	f000 f8ee 	bl	80085b0 <prvIsQueueEmpty>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f43f af6f 	beq.w	80082ba <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80083dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3730      	adds	r7, #48	; 0x30
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	e000ed04 	.word	0xe000ed04

080083ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80083f8:	2300      	movs	r3, #0
 80083fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008400:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008406:	2b00      	cmp	r3, #0
 8008408:	d10d      	bne.n	8008426 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d14d      	bne.n	80084ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	4618      	mov	r0, r3
 8008418:	f001 f8e8 	bl	80095ec <xTaskPriorityDisinherit>
 800841c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	609a      	str	r2, [r3, #8]
 8008424:	e043      	b.n	80084ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d119      	bne.n	8008460 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	6858      	ldr	r0, [r3, #4]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008434:	461a      	mov	r2, r3
 8008436:	68b9      	ldr	r1, [r7, #8]
 8008438:	f002 ff2f 	bl	800b29a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008444:	441a      	add	r2, r3
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	685a      	ldr	r2, [r3, #4]
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	429a      	cmp	r2, r3
 8008454:	d32b      	bcc.n	80084ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	605a      	str	r2, [r3, #4]
 800845e:	e026      	b.n	80084ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	68d8      	ldr	r0, [r3, #12]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008468:	461a      	mov	r2, r3
 800846a:	68b9      	ldr	r1, [r7, #8]
 800846c:	f002 ff15 	bl	800b29a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	68da      	ldr	r2, [r3, #12]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008478:	425b      	negs	r3, r3
 800847a:	441a      	add	r2, r3
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	68da      	ldr	r2, [r3, #12]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	429a      	cmp	r2, r3
 800848a:	d207      	bcs.n	800849c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	689a      	ldr	r2, [r3, #8]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008494:	425b      	negs	r3, r3
 8008496:	441a      	add	r2, r3
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2b02      	cmp	r3, #2
 80084a0:	d105      	bne.n	80084ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d002      	beq.n	80084ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	3b01      	subs	r3, #1
 80084ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	1c5a      	adds	r2, r3, #1
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80084b6:	697b      	ldr	r3, [r7, #20]
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3718      	adds	r7, #24
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d018      	beq.n	8008504 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	68da      	ldr	r2, [r3, #12]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084da:	441a      	add	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	68da      	ldr	r2, [r3, #12]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d303      	bcc.n	80084f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	68d9      	ldr	r1, [r3, #12]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fc:	461a      	mov	r2, r3
 80084fe:	6838      	ldr	r0, [r7, #0]
 8008500:	f002 fecb 	bl	800b29a <memcpy>
	}
}
 8008504:	bf00      	nop
 8008506:	3708      	adds	r7, #8
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008514:	f001 fd9a 	bl	800a04c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800851e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008520:	e011      	b.n	8008546 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008526:	2b00      	cmp	r3, #0
 8008528:	d012      	beq.n	8008550 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	3324      	adds	r3, #36	; 0x24
 800852e:	4618      	mov	r0, r3
 8008530:	f000 fe74 	bl	800921c <xTaskRemoveFromEventList>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800853a:	f000 ff51 	bl	80093e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800853e:	7bfb      	ldrb	r3, [r7, #15]
 8008540:	3b01      	subs	r3, #1
 8008542:	b2db      	uxtb	r3, r3
 8008544:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800854a:	2b00      	cmp	r3, #0
 800854c:	dce9      	bgt.n	8008522 <prvUnlockQueue+0x16>
 800854e:	e000      	b.n	8008552 <prvUnlockQueue+0x46>
					break;
 8008550:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	22ff      	movs	r2, #255	; 0xff
 8008556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800855a:	f001 fdab 	bl	800a0b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800855e:	f001 fd75 	bl	800a04c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008568:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800856a:	e011      	b.n	8008590 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d012      	beq.n	800859a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	3310      	adds	r3, #16
 8008578:	4618      	mov	r0, r3
 800857a:	f000 fe4f 	bl	800921c <xTaskRemoveFromEventList>
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d001      	beq.n	8008588 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008584:	f000 ff2c 	bl	80093e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008588:	7bbb      	ldrb	r3, [r7, #14]
 800858a:	3b01      	subs	r3, #1
 800858c:	b2db      	uxtb	r3, r3
 800858e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008590:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008594:	2b00      	cmp	r3, #0
 8008596:	dce9      	bgt.n	800856c <prvUnlockQueue+0x60>
 8008598:	e000      	b.n	800859c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800859a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	22ff      	movs	r2, #255	; 0xff
 80085a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80085a4:	f001 fd86 	bl	800a0b4 <vPortExitCritical>
}
 80085a8:	bf00      	nop
 80085aa:	3710      	adds	r7, #16
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}

080085b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80085b8:	f001 fd48 	bl	800a04c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d102      	bne.n	80085ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80085c4:	2301      	movs	r3, #1
 80085c6:	60fb      	str	r3, [r7, #12]
 80085c8:	e001      	b.n	80085ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80085ca:	2300      	movs	r3, #0
 80085cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80085ce:	f001 fd71 	bl	800a0b4 <vPortExitCritical>

	return xReturn;
 80085d2:	68fb      	ldr	r3, [r7, #12]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3710      	adds	r7, #16
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80085e4:	f001 fd32 	bl	800a04c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d102      	bne.n	80085fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80085f4:	2301      	movs	r3, #1
 80085f6:	60fb      	str	r3, [r7, #12]
 80085f8:	e001      	b.n	80085fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80085fe:	f001 fd59 	bl	800a0b4 <vPortExitCritical>

	return xReturn;
 8008602:	68fb      	ldr	r3, [r7, #12]
}
 8008604:	4618      	mov	r0, r3
 8008606:	3710      	adds	r7, #16
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800860c:	b480      	push	{r7}
 800860e:	b085      	sub	sp, #20
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008616:	2300      	movs	r3, #0
 8008618:	60fb      	str	r3, [r7, #12]
 800861a:	e014      	b.n	8008646 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800861c:	4a0f      	ldr	r2, [pc, #60]	; (800865c <vQueueAddToRegistry+0x50>)
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d10b      	bne.n	8008640 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008628:	490c      	ldr	r1, [pc, #48]	; (800865c <vQueueAddToRegistry+0x50>)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	683a      	ldr	r2, [r7, #0]
 800862e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008632:	4a0a      	ldr	r2, [pc, #40]	; (800865c <vQueueAddToRegistry+0x50>)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	00db      	lsls	r3, r3, #3
 8008638:	4413      	add	r3, r2
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800863e:	e006      	b.n	800864e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	3301      	adds	r3, #1
 8008644:	60fb      	str	r3, [r7, #12]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2b07      	cmp	r3, #7
 800864a:	d9e7      	bls.n	800861c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800864c:	bf00      	nop
 800864e:	bf00      	nop
 8008650:	3714      	adds	r7, #20
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	200011f8 	.word	0x200011f8

08008660 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af00      	add	r7, sp, #0
 8008666:	60f8      	str	r0, [r7, #12]
 8008668:	60b9      	str	r1, [r7, #8]
 800866a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008670:	f001 fcec 	bl	800a04c <vPortEnterCritical>
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800867a:	b25b      	sxtb	r3, r3
 800867c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008680:	d103      	bne.n	800868a <vQueueWaitForMessageRestricted+0x2a>
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	2200      	movs	r2, #0
 8008686:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008690:	b25b      	sxtb	r3, r3
 8008692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008696:	d103      	bne.n	80086a0 <vQueueWaitForMessageRestricted+0x40>
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80086a0:	f001 fd08 	bl	800a0b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d106      	bne.n	80086ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	3324      	adds	r3, #36	; 0x24
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	68b9      	ldr	r1, [r7, #8]
 80086b4:	4618      	mov	r0, r3
 80086b6:	f000 fd83 	bl	80091c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80086ba:	6978      	ldr	r0, [r7, #20]
 80086bc:	f7ff ff26 	bl	800850c <prvUnlockQueue>
	}
 80086c0:	bf00      	nop
 80086c2:	3718      	adds	r7, #24
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08e      	sub	sp, #56	; 0x38
 80086cc:	af04      	add	r7, sp, #16
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
 80086d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80086d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d10c      	bne.n	80086f6 <xTaskCreateStatic+0x2e>
	__asm volatile
 80086dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086e0:	b672      	cpsid	i
 80086e2:	f383 8811 	msr	BASEPRI, r3
 80086e6:	f3bf 8f6f 	isb	sy
 80086ea:	f3bf 8f4f 	dsb	sy
 80086ee:	b662      	cpsie	i
 80086f0:	623b      	str	r3, [r7, #32]
}
 80086f2:	bf00      	nop
 80086f4:	e7fe      	b.n	80086f4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80086f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d10c      	bne.n	8008716 <xTaskCreateStatic+0x4e>
	__asm volatile
 80086fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008700:	b672      	cpsid	i
 8008702:	f383 8811 	msr	BASEPRI, r3
 8008706:	f3bf 8f6f 	isb	sy
 800870a:	f3bf 8f4f 	dsb	sy
 800870e:	b662      	cpsie	i
 8008710:	61fb      	str	r3, [r7, #28]
}
 8008712:	bf00      	nop
 8008714:	e7fe      	b.n	8008714 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008716:	23a8      	movs	r3, #168	; 0xa8
 8008718:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	2ba8      	cmp	r3, #168	; 0xa8
 800871e:	d00c      	beq.n	800873a <xTaskCreateStatic+0x72>
	__asm volatile
 8008720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008724:	b672      	cpsid	i
 8008726:	f383 8811 	msr	BASEPRI, r3
 800872a:	f3bf 8f6f 	isb	sy
 800872e:	f3bf 8f4f 	dsb	sy
 8008732:	b662      	cpsie	i
 8008734:	61bb      	str	r3, [r7, #24]
}
 8008736:	bf00      	nop
 8008738:	e7fe      	b.n	8008738 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800873a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800873c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800873e:	2b00      	cmp	r3, #0
 8008740:	d01e      	beq.n	8008780 <xTaskCreateStatic+0xb8>
 8008742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008744:	2b00      	cmp	r3, #0
 8008746:	d01b      	beq.n	8008780 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800874a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800874c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008750:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008754:	2202      	movs	r2, #2
 8008756:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800875a:	2300      	movs	r3, #0
 800875c:	9303      	str	r3, [sp, #12]
 800875e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008760:	9302      	str	r3, [sp, #8]
 8008762:	f107 0314 	add.w	r3, r7, #20
 8008766:	9301      	str	r3, [sp, #4]
 8008768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800876a:	9300      	str	r3, [sp, #0]
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	687a      	ldr	r2, [r7, #4]
 8008770:	68b9      	ldr	r1, [r7, #8]
 8008772:	68f8      	ldr	r0, [r7, #12]
 8008774:	f000 f850 	bl	8008818 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008778:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800877a:	f000 f8f5 	bl	8008968 <prvAddNewTaskToReadyList>
 800877e:	e001      	b.n	8008784 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8008780:	2300      	movs	r3, #0
 8008782:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008784:	697b      	ldr	r3, [r7, #20]
	}
 8008786:	4618      	mov	r0, r3
 8008788:	3728      	adds	r7, #40	; 0x28
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}

0800878e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800878e:	b580      	push	{r7, lr}
 8008790:	b08c      	sub	sp, #48	; 0x30
 8008792:	af04      	add	r7, sp, #16
 8008794:	60f8      	str	r0, [r7, #12]
 8008796:	60b9      	str	r1, [r7, #8]
 8008798:	603b      	str	r3, [r7, #0]
 800879a:	4613      	mov	r3, r2
 800879c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800879e:	88fb      	ldrh	r3, [r7, #6]
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4618      	mov	r0, r3
 80087a4:	f001 fd7e 	bl	800a2a4 <pvPortMalloc>
 80087a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d00e      	beq.n	80087ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80087b0:	20a8      	movs	r0, #168	; 0xa8
 80087b2:	f001 fd77 	bl	800a2a4 <pvPortMalloc>
 80087b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80087b8:	69fb      	ldr	r3, [r7, #28]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d003      	beq.n	80087c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80087be:	69fb      	ldr	r3, [r7, #28]
 80087c0:	697a      	ldr	r2, [r7, #20]
 80087c2:	631a      	str	r2, [r3, #48]	; 0x30
 80087c4:	e005      	b.n	80087d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80087c6:	6978      	ldr	r0, [r7, #20]
 80087c8:	f001 fe36 	bl	800a438 <vPortFree>
 80087cc:	e001      	b.n	80087d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80087ce:	2300      	movs	r3, #0
 80087d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80087d2:	69fb      	ldr	r3, [r7, #28]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d017      	beq.n	8008808 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80087d8:	69fb      	ldr	r3, [r7, #28]
 80087da:	2200      	movs	r2, #0
 80087dc:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80087e0:	88fa      	ldrh	r2, [r7, #6]
 80087e2:	2300      	movs	r3, #0
 80087e4:	9303      	str	r3, [sp, #12]
 80087e6:	69fb      	ldr	r3, [r7, #28]
 80087e8:	9302      	str	r3, [sp, #8]
 80087ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ec:	9301      	str	r3, [sp, #4]
 80087ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f0:	9300      	str	r3, [sp, #0]
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	68b9      	ldr	r1, [r7, #8]
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f000 f80e 	bl	8008818 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087fc:	69f8      	ldr	r0, [r7, #28]
 80087fe:	f000 f8b3 	bl	8008968 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008802:	2301      	movs	r3, #1
 8008804:	61bb      	str	r3, [r7, #24]
 8008806:	e002      	b.n	800880e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008808:	f04f 33ff 	mov.w	r3, #4294967295
 800880c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800880e:	69bb      	ldr	r3, [r7, #24]
	}
 8008810:	4618      	mov	r0, r3
 8008812:	3720      	adds	r7, #32
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}

08008818 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b088      	sub	sp, #32
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
 8008824:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008828:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	461a      	mov	r2, r3
 8008830:	21a5      	movs	r1, #165	; 0xa5
 8008832:	f002 fc5c 	bl	800b0ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800883a:	6879      	ldr	r1, [r7, #4]
 800883c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008840:	440b      	add	r3, r1
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	4413      	add	r3, r2
 8008846:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008848:	69bb      	ldr	r3, [r7, #24]
 800884a:	f023 0307 	bic.w	r3, r3, #7
 800884e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	f003 0307 	and.w	r3, r3, #7
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00c      	beq.n	8008874 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800885a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800885e:	b672      	cpsid	i
 8008860:	f383 8811 	msr	BASEPRI, r3
 8008864:	f3bf 8f6f 	isb	sy
 8008868:	f3bf 8f4f 	dsb	sy
 800886c:	b662      	cpsie	i
 800886e:	617b      	str	r3, [r7, #20]
}
 8008870:	bf00      	nop
 8008872:	e7fe      	b.n	8008872 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d01f      	beq.n	80088ba <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800887a:	2300      	movs	r3, #0
 800887c:	61fb      	str	r3, [r7, #28]
 800887e:	e012      	b.n	80088a6 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008880:	68ba      	ldr	r2, [r7, #8]
 8008882:	69fb      	ldr	r3, [r7, #28]
 8008884:	4413      	add	r3, r2
 8008886:	7819      	ldrb	r1, [r3, #0]
 8008888:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	4413      	add	r3, r2
 800888e:	3334      	adds	r3, #52	; 0x34
 8008890:	460a      	mov	r2, r1
 8008892:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008894:	68ba      	ldr	r2, [r7, #8]
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	4413      	add	r3, r2
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d006      	beq.n	80088ae <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	3301      	adds	r3, #1
 80088a4:	61fb      	str	r3, [r7, #28]
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	2b0f      	cmp	r3, #15
 80088aa:	d9e9      	bls.n	8008880 <prvInitialiseNewTask+0x68>
 80088ac:	e000      	b.n	80088b0 <prvInitialiseNewTask+0x98>
			{
				break;
 80088ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80088b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088b2:	2200      	movs	r2, #0
 80088b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80088b8:	e003      	b.n	80088c2 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80088ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80088c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c4:	2b37      	cmp	r3, #55	; 0x37
 80088c6:	d901      	bls.n	80088cc <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80088c8:	2337      	movs	r3, #55	; 0x37
 80088ca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80088cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80088d0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80088d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80088d6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80088d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088da:	2200      	movs	r2, #0
 80088dc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80088de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e0:	3304      	adds	r3, #4
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7ff f952 	bl	8007b8c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80088e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ea:	3318      	adds	r3, #24
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7ff f94d 	bl	8007b8c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80088f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088fa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80088fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008900:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008904:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008906:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800890a:	2200      	movs	r2, #0
 800890c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008912:	2200      	movs	r2, #0
 8008914:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800891a:	3354      	adds	r3, #84	; 0x54
 800891c:	224c      	movs	r2, #76	; 0x4c
 800891e:	2100      	movs	r1, #0
 8008920:	4618      	mov	r0, r3
 8008922:	f002 fbe4 	bl	800b0ee <memset>
 8008926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008928:	4a0c      	ldr	r2, [pc, #48]	; (800895c <prvInitialiseNewTask+0x144>)
 800892a:	659a      	str	r2, [r3, #88]	; 0x58
 800892c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800892e:	4a0c      	ldr	r2, [pc, #48]	; (8008960 <prvInitialiseNewTask+0x148>)
 8008930:	65da      	str	r2, [r3, #92]	; 0x5c
 8008932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008934:	4a0b      	ldr	r2, [pc, #44]	; (8008964 <prvInitialiseNewTask+0x14c>)
 8008936:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008938:	683a      	ldr	r2, [r7, #0]
 800893a:	68f9      	ldr	r1, [r7, #12]
 800893c:	69b8      	ldr	r0, [r7, #24]
 800893e:	f001 fa77 	bl	8009e30 <pxPortInitialiseStack>
 8008942:	4602      	mov	r2, r0
 8008944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008946:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800894a:	2b00      	cmp	r3, #0
 800894c:	d002      	beq.n	8008954 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800894e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008952:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008954:	bf00      	nop
 8008956:	3720      	adds	r7, #32
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}
 800895c:	20005484 	.word	0x20005484
 8008960:	200054ec 	.word	0x200054ec
 8008964:	20005554 	.word	0x20005554

08008968 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b082      	sub	sp, #8
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008970:	f001 fb6c 	bl	800a04c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008974:	4b2d      	ldr	r3, [pc, #180]	; (8008a2c <prvAddNewTaskToReadyList+0xc4>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	3301      	adds	r3, #1
 800897a:	4a2c      	ldr	r2, [pc, #176]	; (8008a2c <prvAddNewTaskToReadyList+0xc4>)
 800897c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800897e:	4b2c      	ldr	r3, [pc, #176]	; (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d109      	bne.n	800899a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008986:	4a2a      	ldr	r2, [pc, #168]	; (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800898c:	4b27      	ldr	r3, [pc, #156]	; (8008a2c <prvAddNewTaskToReadyList+0xc4>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2b01      	cmp	r3, #1
 8008992:	d110      	bne.n	80089b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008994:	f000 fd48 	bl	8009428 <prvInitialiseTaskLists>
 8008998:	e00d      	b.n	80089b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800899a:	4b26      	ldr	r3, [pc, #152]	; (8008a34 <prvAddNewTaskToReadyList+0xcc>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d109      	bne.n	80089b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80089a2:	4b23      	ldr	r3, [pc, #140]	; (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d802      	bhi.n	80089b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80089b0:	4a1f      	ldr	r2, [pc, #124]	; (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80089b6:	4b20      	ldr	r3, [pc, #128]	; (8008a38 <prvAddNewTaskToReadyList+0xd0>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	3301      	adds	r3, #1
 80089bc:	4a1e      	ldr	r2, [pc, #120]	; (8008a38 <prvAddNewTaskToReadyList+0xd0>)
 80089be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80089c0:	4b1d      	ldr	r3, [pc, #116]	; (8008a38 <prvAddNewTaskToReadyList+0xd0>)
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089cc:	4b1b      	ldr	r3, [pc, #108]	; (8008a3c <prvAddNewTaskToReadyList+0xd4>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d903      	bls.n	80089dc <prvAddNewTaskToReadyList+0x74>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089d8:	4a18      	ldr	r2, [pc, #96]	; (8008a3c <prvAddNewTaskToReadyList+0xd4>)
 80089da:	6013      	str	r3, [r2, #0]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e0:	4613      	mov	r3, r2
 80089e2:	009b      	lsls	r3, r3, #2
 80089e4:	4413      	add	r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4a15      	ldr	r2, [pc, #84]	; (8008a40 <prvAddNewTaskToReadyList+0xd8>)
 80089ea:	441a      	add	r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	3304      	adds	r3, #4
 80089f0:	4619      	mov	r1, r3
 80089f2:	4610      	mov	r0, r2
 80089f4:	f7ff f8d7 	bl	8007ba6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80089f8:	f001 fb5c 	bl	800a0b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80089fc:	4b0d      	ldr	r3, [pc, #52]	; (8008a34 <prvAddNewTaskToReadyList+0xcc>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d00e      	beq.n	8008a22 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a04:	4b0a      	ldr	r3, [pc, #40]	; (8008a30 <prvAddNewTaskToReadyList+0xc8>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d207      	bcs.n	8008a22 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a12:	4b0c      	ldr	r3, [pc, #48]	; (8008a44 <prvAddNewTaskToReadyList+0xdc>)
 8008a14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a18:	601a      	str	r2, [r3, #0]
 8008a1a:	f3bf 8f4f 	dsb	sy
 8008a1e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a22:	bf00      	nop
 8008a24:	3708      	adds	r7, #8
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	2000170c 	.word	0x2000170c
 8008a30:	20001238 	.word	0x20001238
 8008a34:	20001718 	.word	0x20001718
 8008a38:	20001728 	.word	0x20001728
 8008a3c:	20001714 	.word	0x20001714
 8008a40:	2000123c 	.word	0x2000123c
 8008a44:	e000ed04 	.word	0xe000ed04

08008a48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008a50:	2300      	movs	r3, #0
 8008a52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d019      	beq.n	8008a8e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008a5a:	4b14      	ldr	r3, [pc, #80]	; (8008aac <vTaskDelay+0x64>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d00c      	beq.n	8008a7c <vTaskDelay+0x34>
	__asm volatile
 8008a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a66:	b672      	cpsid	i
 8008a68:	f383 8811 	msr	BASEPRI, r3
 8008a6c:	f3bf 8f6f 	isb	sy
 8008a70:	f3bf 8f4f 	dsb	sy
 8008a74:	b662      	cpsie	i
 8008a76:	60bb      	str	r3, [r7, #8]
}
 8008a78:	bf00      	nop
 8008a7a:	e7fe      	b.n	8008a7a <vTaskDelay+0x32>
			vTaskSuspendAll();
 8008a7c:	f000 f99a 	bl	8008db4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008a80:	2100      	movs	r1, #0
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 fe24 	bl	80096d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008a88:	f000 f9a2 	bl	8008dd0 <xTaskResumeAll>
 8008a8c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d107      	bne.n	8008aa4 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8008a94:	4b06      	ldr	r3, [pc, #24]	; (8008ab0 <vTaskDelay+0x68>)
 8008a96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a9a:	601a      	str	r2, [r3, #0]
 8008a9c:	f3bf 8f4f 	dsb	sy
 8008aa0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008aa4:	bf00      	nop
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	20001734 	.word	0x20001734
 8008ab0:	e000ed04 	.word	0xe000ed04

08008ab4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b084      	sub	sp, #16
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008abc:	f001 fac6 	bl	800a04c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d102      	bne.n	8008acc <vTaskSuspend+0x18>
 8008ac6:	4b31      	ldr	r3, [pc, #196]	; (8008b8c <vTaskSuspend+0xd8>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	e000      	b.n	8008ace <vTaskSuspend+0x1a>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	3304      	adds	r3, #4
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f7ff f8c3 	bl	8007c60 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d004      	beq.n	8008aec <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	3318      	adds	r3, #24
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f7ff f8ba 	bl	8007c60 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	3304      	adds	r3, #4
 8008af0:	4619      	mov	r1, r3
 8008af2:	4827      	ldr	r0, [pc, #156]	; (8008b90 <vTaskSuspend+0xdc>)
 8008af4:	f7ff f857 	bl	8007ba6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8008afe:	b2db      	uxtb	r3, r3
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d103      	bne.n	8008b0c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2200      	movs	r2, #0
 8008b08:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8008b0c:	f001 fad2 	bl	800a0b4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8008b10:	4b20      	ldr	r3, [pc, #128]	; (8008b94 <vTaskSuspend+0xe0>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d005      	beq.n	8008b24 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8008b18:	f001 fa98 	bl	800a04c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8008b1c:	f000 fd28 	bl	8009570 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8008b20:	f001 fac8 	bl	800a0b4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8008b24:	4b19      	ldr	r3, [pc, #100]	; (8008b8c <vTaskSuspend+0xd8>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68fa      	ldr	r2, [r7, #12]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d129      	bne.n	8008b82 <vTaskSuspend+0xce>
		{
			if( xSchedulerRunning != pdFALSE )
 8008b2e:	4b19      	ldr	r3, [pc, #100]	; (8008b94 <vTaskSuspend+0xe0>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d019      	beq.n	8008b6a <vTaskSuspend+0xb6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8008b36:	4b18      	ldr	r3, [pc, #96]	; (8008b98 <vTaskSuspend+0xe4>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00c      	beq.n	8008b58 <vTaskSuspend+0xa4>
	__asm volatile
 8008b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b42:	b672      	cpsid	i
 8008b44:	f383 8811 	msr	BASEPRI, r3
 8008b48:	f3bf 8f6f 	isb	sy
 8008b4c:	f3bf 8f4f 	dsb	sy
 8008b50:	b662      	cpsie	i
 8008b52:	60bb      	str	r3, [r7, #8]
}
 8008b54:	bf00      	nop
 8008b56:	e7fe      	b.n	8008b56 <vTaskSuspend+0xa2>
				portYIELD_WITHIN_API();
 8008b58:	4b10      	ldr	r3, [pc, #64]	; (8008b9c <vTaskSuspend+0xe8>)
 8008b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b5e:	601a      	str	r2, [r3, #0]
 8008b60:	f3bf 8f4f 	dsb	sy
 8008b64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b68:	e00b      	b.n	8008b82 <vTaskSuspend+0xce>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8008b6a:	4b09      	ldr	r3, [pc, #36]	; (8008b90 <vTaskSuspend+0xdc>)
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	4b0c      	ldr	r3, [pc, #48]	; (8008ba0 <vTaskSuspend+0xec>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	429a      	cmp	r2, r3
 8008b74:	d103      	bne.n	8008b7e <vTaskSuspend+0xca>
					pxCurrentTCB = NULL;
 8008b76:	4b05      	ldr	r3, [pc, #20]	; (8008b8c <vTaskSuspend+0xd8>)
 8008b78:	2200      	movs	r2, #0
 8008b7a:	601a      	str	r2, [r3, #0]
	}
 8008b7c:	e001      	b.n	8008b82 <vTaskSuspend+0xce>
					vTaskSwitchContext();
 8008b7e:	f000 fa93 	bl	80090a8 <vTaskSwitchContext>
	}
 8008b82:	bf00      	nop
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	20001238 	.word	0x20001238
 8008b90:	200016f8 	.word	0x200016f8
 8008b94:	20001718 	.word	0x20001718
 8008b98:	20001734 	.word	0x20001734
 8008b9c:	e000ed04 	.word	0xe000ed04
 8008ba0:	2000170c 	.word	0x2000170c

08008ba4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b087      	sub	sp, #28
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8008bac:	2300      	movs	r3, #0
 8008bae:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d10c      	bne.n	8008bd4 <prvTaskIsTaskSuspended+0x30>
	__asm volatile
 8008bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bbe:	b672      	cpsid	i
 8008bc0:	f383 8811 	msr	BASEPRI, r3
 8008bc4:	f3bf 8f6f 	isb	sy
 8008bc8:	f3bf 8f4f 	dsb	sy
 8008bcc:	b662      	cpsie	i
 8008bce:	60fb      	str	r3, [r7, #12]
}
 8008bd0:	bf00      	nop
 8008bd2:	e7fe      	b.n	8008bd2 <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	695b      	ldr	r3, [r3, #20]
 8008bd8:	4a0a      	ldr	r2, [pc, #40]	; (8008c04 <prvTaskIsTaskSuspended+0x60>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d10a      	bne.n	8008bf4 <prvTaskIsTaskSuspended+0x50>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008be2:	4a09      	ldr	r2, [pc, #36]	; (8008c08 <prvTaskIsTaskSuspended+0x64>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d005      	beq.n	8008bf4 <prvTaskIsTaskSuspended+0x50>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d101      	bne.n	8008bf4 <prvTaskIsTaskSuspended+0x50>
				{
					xReturn = pdTRUE;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008bf4:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	371c      	adds	r7, #28
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop
 8008c04:	200016f8 	.word	0x200016f8
 8008c08:	200016cc 	.word	0x200016cc

08008c0c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b084      	sub	sp, #16
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10c      	bne.n	8008c38 <vTaskResume+0x2c>
	__asm volatile
 8008c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c22:	b672      	cpsid	i
 8008c24:	f383 8811 	msr	BASEPRI, r3
 8008c28:	f3bf 8f6f 	isb	sy
 8008c2c:	f3bf 8f4f 	dsb	sy
 8008c30:	b662      	cpsie	i
 8008c32:	60bb      	str	r3, [r7, #8]
}
 8008c34:	bf00      	nop
 8008c36:	e7fe      	b.n	8008c36 <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8008c38:	4b20      	ldr	r3, [pc, #128]	; (8008cbc <vTaskResume+0xb0>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d038      	beq.n	8008cb4 <vTaskResume+0xa8>
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d035      	beq.n	8008cb4 <vTaskResume+0xa8>
		{
			taskENTER_CRITICAL();
 8008c48:	f001 fa00 	bl	800a04c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8008c4c:	68f8      	ldr	r0, [r7, #12]
 8008c4e:	f7ff ffa9 	bl	8008ba4 <prvTaskIsTaskSuspended>
 8008c52:	4603      	mov	r3, r0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d02b      	beq.n	8008cb0 <vTaskResume+0xa4>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	3304      	adds	r3, #4
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7fe ffff 	bl	8007c60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c66:	4b16      	ldr	r3, [pc, #88]	; (8008cc0 <vTaskResume+0xb4>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d903      	bls.n	8008c76 <vTaskResume+0x6a>
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c72:	4a13      	ldr	r2, [pc, #76]	; (8008cc0 <vTaskResume+0xb4>)
 8008c74:	6013      	str	r3, [r2, #0]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4a10      	ldr	r2, [pc, #64]	; (8008cc4 <vTaskResume+0xb8>)
 8008c84:	441a      	add	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	3304      	adds	r3, #4
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	f7fe ff8a 	bl	8007ba6 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c96:	4b09      	ldr	r3, [pc, #36]	; (8008cbc <vTaskResume+0xb0>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d307      	bcc.n	8008cb0 <vTaskResume+0xa4>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8008ca0:	4b09      	ldr	r3, [pc, #36]	; (8008cc8 <vTaskResume+0xbc>)
 8008ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ca6:	601a      	str	r2, [r3, #0]
 8008ca8:	f3bf 8f4f 	dsb	sy
 8008cac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8008cb0:	f001 fa00 	bl	800a0b4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008cb4:	bf00      	nop
 8008cb6:	3710      	adds	r7, #16
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}
 8008cbc:	20001238 	.word	0x20001238
 8008cc0:	20001714 	.word	0x20001714
 8008cc4:	2000123c 	.word	0x2000123c
 8008cc8:	e000ed04 	.word	0xe000ed04

08008ccc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b08a      	sub	sp, #40	; 0x28
 8008cd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008cda:	463a      	mov	r2, r7
 8008cdc:	1d39      	adds	r1, r7, #4
 8008cde:	f107 0308 	add.w	r3, r7, #8
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7fe fefe 	bl	8007ae4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008ce8:	6839      	ldr	r1, [r7, #0]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	9202      	str	r2, [sp, #8]
 8008cf0:	9301      	str	r3, [sp, #4]
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	460a      	mov	r2, r1
 8008cfa:	4926      	ldr	r1, [pc, #152]	; (8008d94 <vTaskStartScheduler+0xc8>)
 8008cfc:	4826      	ldr	r0, [pc, #152]	; (8008d98 <vTaskStartScheduler+0xcc>)
 8008cfe:	f7ff fce3 	bl	80086c8 <xTaskCreateStatic>
 8008d02:	4603      	mov	r3, r0
 8008d04:	4a25      	ldr	r2, [pc, #148]	; (8008d9c <vTaskStartScheduler+0xd0>)
 8008d06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008d08:	4b24      	ldr	r3, [pc, #144]	; (8008d9c <vTaskStartScheduler+0xd0>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d002      	beq.n	8008d16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008d10:	2301      	movs	r3, #1
 8008d12:	617b      	str	r3, [r7, #20]
 8008d14:	e001      	b.n	8008d1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008d16:	2300      	movs	r3, #0
 8008d18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d102      	bne.n	8008d26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008d20:	f000 fd2a 	bl	8009778 <xTimerCreateTimerTask>
 8008d24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d11d      	bne.n	8008d68 <vTaskStartScheduler+0x9c>
	__asm volatile
 8008d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d30:	b672      	cpsid	i
 8008d32:	f383 8811 	msr	BASEPRI, r3
 8008d36:	f3bf 8f6f 	isb	sy
 8008d3a:	f3bf 8f4f 	dsb	sy
 8008d3e:	b662      	cpsie	i
 8008d40:	613b      	str	r3, [r7, #16]
}
 8008d42:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008d44:	4b16      	ldr	r3, [pc, #88]	; (8008da0 <vTaskStartScheduler+0xd4>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	3354      	adds	r3, #84	; 0x54
 8008d4a:	4a16      	ldr	r2, [pc, #88]	; (8008da4 <vTaskStartScheduler+0xd8>)
 8008d4c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008d4e:	4b16      	ldr	r3, [pc, #88]	; (8008da8 <vTaskStartScheduler+0xdc>)
 8008d50:	f04f 32ff 	mov.w	r2, #4294967295
 8008d54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008d56:	4b15      	ldr	r3, [pc, #84]	; (8008dac <vTaskStartScheduler+0xe0>)
 8008d58:	2201      	movs	r2, #1
 8008d5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008d5c:	4b14      	ldr	r3, [pc, #80]	; (8008db0 <vTaskStartScheduler+0xe4>)
 8008d5e:	2200      	movs	r2, #0
 8008d60:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008d62:	f001 f8f5 	bl	8009f50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008d66:	e010      	b.n	8008d8a <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d6e:	d10c      	bne.n	8008d8a <vTaskStartScheduler+0xbe>
	__asm volatile
 8008d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d74:	b672      	cpsid	i
 8008d76:	f383 8811 	msr	BASEPRI, r3
 8008d7a:	f3bf 8f6f 	isb	sy
 8008d7e:	f3bf 8f4f 	dsb	sy
 8008d82:	b662      	cpsie	i
 8008d84:	60fb      	str	r3, [r7, #12]
}
 8008d86:	bf00      	nop
 8008d88:	e7fe      	b.n	8008d88 <vTaskStartScheduler+0xbc>
}
 8008d8a:	bf00      	nop
 8008d8c:	3718      	adds	r7, #24
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	0800d54c 	.word	0x0800d54c
 8008d98:	080093f9 	.word	0x080093f9
 8008d9c:	20001730 	.word	0x20001730
 8008da0:	20001238 	.word	0x20001238
 8008da4:	200000c0 	.word	0x200000c0
 8008da8:	2000172c 	.word	0x2000172c
 8008dac:	20001718 	.word	0x20001718
 8008db0:	20001710 	.word	0x20001710

08008db4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008db4:	b480      	push	{r7}
 8008db6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008db8:	4b04      	ldr	r3, [pc, #16]	; (8008dcc <vTaskSuspendAll+0x18>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	4a03      	ldr	r2, [pc, #12]	; (8008dcc <vTaskSuspendAll+0x18>)
 8008dc0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8008dc2:	bf00      	nop
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr
 8008dcc:	20001734 	.word	0x20001734

08008dd0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008dde:	4b43      	ldr	r3, [pc, #268]	; (8008eec <xTaskResumeAll+0x11c>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d10c      	bne.n	8008e00 <xTaskResumeAll+0x30>
	__asm volatile
 8008de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dea:	b672      	cpsid	i
 8008dec:	f383 8811 	msr	BASEPRI, r3
 8008df0:	f3bf 8f6f 	isb	sy
 8008df4:	f3bf 8f4f 	dsb	sy
 8008df8:	b662      	cpsie	i
 8008dfa:	603b      	str	r3, [r7, #0]
}
 8008dfc:	bf00      	nop
 8008dfe:	e7fe      	b.n	8008dfe <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008e00:	f001 f924 	bl	800a04c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008e04:	4b39      	ldr	r3, [pc, #228]	; (8008eec <xTaskResumeAll+0x11c>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	4a38      	ldr	r2, [pc, #224]	; (8008eec <xTaskResumeAll+0x11c>)
 8008e0c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e0e:	4b37      	ldr	r3, [pc, #220]	; (8008eec <xTaskResumeAll+0x11c>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d162      	bne.n	8008edc <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008e16:	4b36      	ldr	r3, [pc, #216]	; (8008ef0 <xTaskResumeAll+0x120>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d05e      	beq.n	8008edc <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e1e:	e02f      	b.n	8008e80 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e20:	4b34      	ldr	r3, [pc, #208]	; (8008ef4 <xTaskResumeAll+0x124>)
 8008e22:	68db      	ldr	r3, [r3, #12]
 8008e24:	68db      	ldr	r3, [r3, #12]
 8008e26:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	3318      	adds	r3, #24
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7fe ff17 	bl	8007c60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	3304      	adds	r3, #4
 8008e36:	4618      	mov	r0, r3
 8008e38:	f7fe ff12 	bl	8007c60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e40:	4b2d      	ldr	r3, [pc, #180]	; (8008ef8 <xTaskResumeAll+0x128>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d903      	bls.n	8008e50 <xTaskResumeAll+0x80>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e4c:	4a2a      	ldr	r2, [pc, #168]	; (8008ef8 <xTaskResumeAll+0x128>)
 8008e4e:	6013      	str	r3, [r2, #0]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e54:	4613      	mov	r3, r2
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	4413      	add	r3, r2
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	4a27      	ldr	r2, [pc, #156]	; (8008efc <xTaskResumeAll+0x12c>)
 8008e5e:	441a      	add	r2, r3
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	3304      	adds	r3, #4
 8008e64:	4619      	mov	r1, r3
 8008e66:	4610      	mov	r0, r2
 8008e68:	f7fe fe9d 	bl	8007ba6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e70:	4b23      	ldr	r3, [pc, #140]	; (8008f00 <xTaskResumeAll+0x130>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d302      	bcc.n	8008e80 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8008e7a:	4b22      	ldr	r3, [pc, #136]	; (8008f04 <xTaskResumeAll+0x134>)
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e80:	4b1c      	ldr	r3, [pc, #112]	; (8008ef4 <xTaskResumeAll+0x124>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d1cb      	bne.n	8008e20 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d001      	beq.n	8008e92 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008e8e:	f000 fb6f 	bl	8009570 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008e92:	4b1d      	ldr	r3, [pc, #116]	; (8008f08 <xTaskResumeAll+0x138>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d010      	beq.n	8008ec0 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008e9e:	f000 f847 	bl	8008f30 <xTaskIncrementTick>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d002      	beq.n	8008eae <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8008ea8:	4b16      	ldr	r3, [pc, #88]	; (8008f04 <xTaskResumeAll+0x134>)
 8008eaa:	2201      	movs	r2, #1
 8008eac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d1f1      	bne.n	8008e9e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8008eba:	4b13      	ldr	r3, [pc, #76]	; (8008f08 <xTaskResumeAll+0x138>)
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008ec0:	4b10      	ldr	r3, [pc, #64]	; (8008f04 <xTaskResumeAll+0x134>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d009      	beq.n	8008edc <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008ecc:	4b0f      	ldr	r3, [pc, #60]	; (8008f0c <xTaskResumeAll+0x13c>)
 8008ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ed2:	601a      	str	r2, [r3, #0]
 8008ed4:	f3bf 8f4f 	dsb	sy
 8008ed8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008edc:	f001 f8ea 	bl	800a0b4 <vPortExitCritical>

	return xAlreadyYielded;
 8008ee0:	68bb      	ldr	r3, [r7, #8]
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3710      	adds	r7, #16
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
 8008eea:	bf00      	nop
 8008eec:	20001734 	.word	0x20001734
 8008ef0:	2000170c 	.word	0x2000170c
 8008ef4:	200016cc 	.word	0x200016cc
 8008ef8:	20001714 	.word	0x20001714
 8008efc:	2000123c 	.word	0x2000123c
 8008f00:	20001238 	.word	0x20001238
 8008f04:	20001720 	.word	0x20001720
 8008f08:	2000171c 	.word	0x2000171c
 8008f0c:	e000ed04 	.word	0xe000ed04

08008f10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008f16:	4b05      	ldr	r3, [pc, #20]	; (8008f2c <xTaskGetTickCount+0x1c>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008f1c:	687b      	ldr	r3, [r7, #4]
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	370c      	adds	r7, #12
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr
 8008f2a:	bf00      	nop
 8008f2c:	20001710 	.word	0x20001710

08008f30 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b086      	sub	sp, #24
 8008f34:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008f36:	2300      	movs	r3, #0
 8008f38:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f3a:	4b50      	ldr	r3, [pc, #320]	; (800907c <xTaskIncrementTick+0x14c>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	f040 808b 	bne.w	800905a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008f44:	4b4e      	ldr	r3, [pc, #312]	; (8009080 <xTaskIncrementTick+0x150>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	3301      	adds	r3, #1
 8008f4a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008f4c:	4a4c      	ldr	r2, [pc, #304]	; (8009080 <xTaskIncrementTick+0x150>)
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d122      	bne.n	8008f9e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8008f58:	4b4a      	ldr	r3, [pc, #296]	; (8009084 <xTaskIncrementTick+0x154>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d00c      	beq.n	8008f7c <xTaskIncrementTick+0x4c>
	__asm volatile
 8008f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f66:	b672      	cpsid	i
 8008f68:	f383 8811 	msr	BASEPRI, r3
 8008f6c:	f3bf 8f6f 	isb	sy
 8008f70:	f3bf 8f4f 	dsb	sy
 8008f74:	b662      	cpsie	i
 8008f76:	603b      	str	r3, [r7, #0]
}
 8008f78:	bf00      	nop
 8008f7a:	e7fe      	b.n	8008f7a <xTaskIncrementTick+0x4a>
 8008f7c:	4b41      	ldr	r3, [pc, #260]	; (8009084 <xTaskIncrementTick+0x154>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	60fb      	str	r3, [r7, #12]
 8008f82:	4b41      	ldr	r3, [pc, #260]	; (8009088 <xTaskIncrementTick+0x158>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a3f      	ldr	r2, [pc, #252]	; (8009084 <xTaskIncrementTick+0x154>)
 8008f88:	6013      	str	r3, [r2, #0]
 8008f8a:	4a3f      	ldr	r2, [pc, #252]	; (8009088 <xTaskIncrementTick+0x158>)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6013      	str	r3, [r2, #0]
 8008f90:	4b3e      	ldr	r3, [pc, #248]	; (800908c <xTaskIncrementTick+0x15c>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	3301      	adds	r3, #1
 8008f96:	4a3d      	ldr	r2, [pc, #244]	; (800908c <xTaskIncrementTick+0x15c>)
 8008f98:	6013      	str	r3, [r2, #0]
 8008f9a:	f000 fae9 	bl	8009570 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008f9e:	4b3c      	ldr	r3, [pc, #240]	; (8009090 <xTaskIncrementTick+0x160>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	693a      	ldr	r2, [r7, #16]
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d349      	bcc.n	800903c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fa8:	4b36      	ldr	r3, [pc, #216]	; (8009084 <xTaskIncrementTick+0x154>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d104      	bne.n	8008fbc <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fb2:	4b37      	ldr	r3, [pc, #220]	; (8009090 <xTaskIncrementTick+0x160>)
 8008fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb8:	601a      	str	r2, [r3, #0]
					break;
 8008fba:	e03f      	b.n	800903c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fbc:	4b31      	ldr	r3, [pc, #196]	; (8009084 <xTaskIncrementTick+0x154>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008fcc:	693a      	ldr	r2, [r7, #16]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	d203      	bcs.n	8008fdc <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008fd4:	4a2e      	ldr	r2, [pc, #184]	; (8009090 <xTaskIncrementTick+0x160>)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008fda:	e02f      	b.n	800903c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	3304      	adds	r3, #4
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f7fe fe3d 	bl	8007c60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d004      	beq.n	8008ff8 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	3318      	adds	r3, #24
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f7fe fe34 	bl	8007c60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ffc:	4b25      	ldr	r3, [pc, #148]	; (8009094 <xTaskIncrementTick+0x164>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	429a      	cmp	r2, r3
 8009002:	d903      	bls.n	800900c <xTaskIncrementTick+0xdc>
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009008:	4a22      	ldr	r2, [pc, #136]	; (8009094 <xTaskIncrementTick+0x164>)
 800900a:	6013      	str	r3, [r2, #0]
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009010:	4613      	mov	r3, r2
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	4413      	add	r3, r2
 8009016:	009b      	lsls	r3, r3, #2
 8009018:	4a1f      	ldr	r2, [pc, #124]	; (8009098 <xTaskIncrementTick+0x168>)
 800901a:	441a      	add	r2, r3
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	3304      	adds	r3, #4
 8009020:	4619      	mov	r1, r3
 8009022:	4610      	mov	r0, r2
 8009024:	f7fe fdbf 	bl	8007ba6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800902c:	4b1b      	ldr	r3, [pc, #108]	; (800909c <xTaskIncrementTick+0x16c>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009032:	429a      	cmp	r2, r3
 8009034:	d3b8      	bcc.n	8008fa8 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8009036:	2301      	movs	r3, #1
 8009038:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800903a:	e7b5      	b.n	8008fa8 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800903c:	4b17      	ldr	r3, [pc, #92]	; (800909c <xTaskIncrementTick+0x16c>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009042:	4915      	ldr	r1, [pc, #84]	; (8009098 <xTaskIncrementTick+0x168>)
 8009044:	4613      	mov	r3, r2
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	4413      	add	r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	440b      	add	r3, r1
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2b01      	cmp	r3, #1
 8009052:	d907      	bls.n	8009064 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8009054:	2301      	movs	r3, #1
 8009056:	617b      	str	r3, [r7, #20]
 8009058:	e004      	b.n	8009064 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800905a:	4b11      	ldr	r3, [pc, #68]	; (80090a0 <xTaskIncrementTick+0x170>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	3301      	adds	r3, #1
 8009060:	4a0f      	ldr	r2, [pc, #60]	; (80090a0 <xTaskIncrementTick+0x170>)
 8009062:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009064:	4b0f      	ldr	r3, [pc, #60]	; (80090a4 <xTaskIncrementTick+0x174>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800906c:	2301      	movs	r3, #1
 800906e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009070:	697b      	ldr	r3, [r7, #20]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3718      	adds	r7, #24
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop
 800907c:	20001734 	.word	0x20001734
 8009080:	20001710 	.word	0x20001710
 8009084:	200016c4 	.word	0x200016c4
 8009088:	200016c8 	.word	0x200016c8
 800908c:	20001724 	.word	0x20001724
 8009090:	2000172c 	.word	0x2000172c
 8009094:	20001714 	.word	0x20001714
 8009098:	2000123c 	.word	0x2000123c
 800909c:	20001238 	.word	0x20001238
 80090a0:	2000171c 	.word	0x2000171c
 80090a4:	20001720 	.word	0x20001720

080090a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80090a8:	b480      	push	{r7}
 80090aa:	b085      	sub	sp, #20
 80090ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80090ae:	4b2b      	ldr	r3, [pc, #172]	; (800915c <vTaskSwitchContext+0xb4>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d003      	beq.n	80090be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80090b6:	4b2a      	ldr	r3, [pc, #168]	; (8009160 <vTaskSwitchContext+0xb8>)
 80090b8:	2201      	movs	r2, #1
 80090ba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80090bc:	e048      	b.n	8009150 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 80090be:	4b28      	ldr	r3, [pc, #160]	; (8009160 <vTaskSwitchContext+0xb8>)
 80090c0:	2200      	movs	r2, #0
 80090c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090c4:	4b27      	ldr	r3, [pc, #156]	; (8009164 <vTaskSwitchContext+0xbc>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	60fb      	str	r3, [r7, #12]
 80090ca:	e012      	b.n	80090f2 <vTaskSwitchContext+0x4a>
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d10c      	bne.n	80090ec <vTaskSwitchContext+0x44>
	__asm volatile
 80090d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d6:	b672      	cpsid	i
 80090d8:	f383 8811 	msr	BASEPRI, r3
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	b662      	cpsie	i
 80090e6:	607b      	str	r3, [r7, #4]
}
 80090e8:	bf00      	nop
 80090ea:	e7fe      	b.n	80090ea <vTaskSwitchContext+0x42>
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	3b01      	subs	r3, #1
 80090f0:	60fb      	str	r3, [r7, #12]
 80090f2:	491d      	ldr	r1, [pc, #116]	; (8009168 <vTaskSwitchContext+0xc0>)
 80090f4:	68fa      	ldr	r2, [r7, #12]
 80090f6:	4613      	mov	r3, r2
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	4413      	add	r3, r2
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	440b      	add	r3, r1
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d0e2      	beq.n	80090cc <vTaskSwitchContext+0x24>
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	4613      	mov	r3, r2
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	4413      	add	r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	4a15      	ldr	r2, [pc, #84]	; (8009168 <vTaskSwitchContext+0xc0>)
 8009112:	4413      	add	r3, r2
 8009114:	60bb      	str	r3, [r7, #8]
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	685a      	ldr	r2, [r3, #4]
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	605a      	str	r2, [r3, #4]
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	685a      	ldr	r2, [r3, #4]
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	3308      	adds	r3, #8
 8009128:	429a      	cmp	r2, r3
 800912a:	d104      	bne.n	8009136 <vTaskSwitchContext+0x8e>
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	685a      	ldr	r2, [r3, #4]
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	605a      	str	r2, [r3, #4]
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	4a0b      	ldr	r2, [pc, #44]	; (800916c <vTaskSwitchContext+0xc4>)
 800913e:	6013      	str	r3, [r2, #0]
 8009140:	4a08      	ldr	r2, [pc, #32]	; (8009164 <vTaskSwitchContext+0xbc>)
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009146:	4b09      	ldr	r3, [pc, #36]	; (800916c <vTaskSwitchContext+0xc4>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	3354      	adds	r3, #84	; 0x54
 800914c:	4a08      	ldr	r2, [pc, #32]	; (8009170 <vTaskSwitchContext+0xc8>)
 800914e:	6013      	str	r3, [r2, #0]
}
 8009150:	bf00      	nop
 8009152:	3714      	adds	r7, #20
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr
 800915c:	20001734 	.word	0x20001734
 8009160:	20001720 	.word	0x20001720
 8009164:	20001714 	.word	0x20001714
 8009168:	2000123c 	.word	0x2000123c
 800916c:	20001238 	.word	0x20001238
 8009170:	200000c0 	.word	0x200000c0

08009174 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d10c      	bne.n	800919e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8009184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009188:	b672      	cpsid	i
 800918a:	f383 8811 	msr	BASEPRI, r3
 800918e:	f3bf 8f6f 	isb	sy
 8009192:	f3bf 8f4f 	dsb	sy
 8009196:	b662      	cpsie	i
 8009198:	60fb      	str	r3, [r7, #12]
}
 800919a:	bf00      	nop
 800919c:	e7fe      	b.n	800919c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800919e:	4b07      	ldr	r3, [pc, #28]	; (80091bc <vTaskPlaceOnEventList+0x48>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	3318      	adds	r3, #24
 80091a4:	4619      	mov	r1, r3
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7fe fd21 	bl	8007bee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80091ac:	2101      	movs	r1, #1
 80091ae:	6838      	ldr	r0, [r7, #0]
 80091b0:	f000 fa8e 	bl	80096d0 <prvAddCurrentTaskToDelayedList>
}
 80091b4:	bf00      	nop
 80091b6:	3710      	adds	r7, #16
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	20001238 	.word	0x20001238

080091c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b086      	sub	sp, #24
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10c      	bne.n	80091ec <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 80091d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d6:	b672      	cpsid	i
 80091d8:	f383 8811 	msr	BASEPRI, r3
 80091dc:	f3bf 8f6f 	isb	sy
 80091e0:	f3bf 8f4f 	dsb	sy
 80091e4:	b662      	cpsie	i
 80091e6:	617b      	str	r3, [r7, #20]
}
 80091e8:	bf00      	nop
 80091ea:	e7fe      	b.n	80091ea <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80091ec:	4b0a      	ldr	r3, [pc, #40]	; (8009218 <vTaskPlaceOnEventListRestricted+0x58>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	3318      	adds	r3, #24
 80091f2:	4619      	mov	r1, r3
 80091f4:	68f8      	ldr	r0, [r7, #12]
 80091f6:	f7fe fcd6 	bl	8007ba6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d002      	beq.n	8009206 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8009200:	f04f 33ff 	mov.w	r3, #4294967295
 8009204:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009206:	6879      	ldr	r1, [r7, #4]
 8009208:	68b8      	ldr	r0, [r7, #8]
 800920a:	f000 fa61 	bl	80096d0 <prvAddCurrentTaskToDelayedList>
	}
 800920e:	bf00      	nop
 8009210:	3718      	adds	r7, #24
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	20001238 	.word	0x20001238

0800921c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b086      	sub	sp, #24
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d10c      	bne.n	800924c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8009232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009236:	b672      	cpsid	i
 8009238:	f383 8811 	msr	BASEPRI, r3
 800923c:	f3bf 8f6f 	isb	sy
 8009240:	f3bf 8f4f 	dsb	sy
 8009244:	b662      	cpsie	i
 8009246:	60fb      	str	r3, [r7, #12]
}
 8009248:	bf00      	nop
 800924a:	e7fe      	b.n	800924a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	3318      	adds	r3, #24
 8009250:	4618      	mov	r0, r3
 8009252:	f7fe fd05 	bl	8007c60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009256:	4b1e      	ldr	r3, [pc, #120]	; (80092d0 <xTaskRemoveFromEventList+0xb4>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d11d      	bne.n	800929a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	3304      	adds	r3, #4
 8009262:	4618      	mov	r0, r3
 8009264:	f7fe fcfc 	bl	8007c60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800926c:	4b19      	ldr	r3, [pc, #100]	; (80092d4 <xTaskRemoveFromEventList+0xb8>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	429a      	cmp	r2, r3
 8009272:	d903      	bls.n	800927c <xTaskRemoveFromEventList+0x60>
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009278:	4a16      	ldr	r2, [pc, #88]	; (80092d4 <xTaskRemoveFromEventList+0xb8>)
 800927a:	6013      	str	r3, [r2, #0]
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009280:	4613      	mov	r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	4413      	add	r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	4a13      	ldr	r2, [pc, #76]	; (80092d8 <xTaskRemoveFromEventList+0xbc>)
 800928a:	441a      	add	r2, r3
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	3304      	adds	r3, #4
 8009290:	4619      	mov	r1, r3
 8009292:	4610      	mov	r0, r2
 8009294:	f7fe fc87 	bl	8007ba6 <vListInsertEnd>
 8009298:	e005      	b.n	80092a6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	3318      	adds	r3, #24
 800929e:	4619      	mov	r1, r3
 80092a0:	480e      	ldr	r0, [pc, #56]	; (80092dc <xTaskRemoveFromEventList+0xc0>)
 80092a2:	f7fe fc80 	bl	8007ba6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092aa:	4b0d      	ldr	r3, [pc, #52]	; (80092e0 <xTaskRemoveFromEventList+0xc4>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d905      	bls.n	80092c0 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80092b4:	2301      	movs	r3, #1
 80092b6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80092b8:	4b0a      	ldr	r3, [pc, #40]	; (80092e4 <xTaskRemoveFromEventList+0xc8>)
 80092ba:	2201      	movs	r2, #1
 80092bc:	601a      	str	r2, [r3, #0]
 80092be:	e001      	b.n	80092c4 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 80092c0:	2300      	movs	r3, #0
 80092c2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80092c4:	697b      	ldr	r3, [r7, #20]
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3718      	adds	r7, #24
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}
 80092ce:	bf00      	nop
 80092d0:	20001734 	.word	0x20001734
 80092d4:	20001714 	.word	0x20001714
 80092d8:	2000123c 	.word	0x2000123c
 80092dc:	200016cc 	.word	0x200016cc
 80092e0:	20001238 	.word	0x20001238
 80092e4:	20001720 	.word	0x20001720

080092e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80092f0:	4b06      	ldr	r3, [pc, #24]	; (800930c <vTaskInternalSetTimeOutState+0x24>)
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80092f8:	4b05      	ldr	r3, [pc, #20]	; (8009310 <vTaskInternalSetTimeOutState+0x28>)
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	605a      	str	r2, [r3, #4]
}
 8009300:	bf00      	nop
 8009302:	370c      	adds	r7, #12
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr
 800930c:	20001724 	.word	0x20001724
 8009310:	20001710 	.word	0x20001710

08009314 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b088      	sub	sp, #32
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d10c      	bne.n	800933e <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8009324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009328:	b672      	cpsid	i
 800932a:	f383 8811 	msr	BASEPRI, r3
 800932e:	f3bf 8f6f 	isb	sy
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	b662      	cpsie	i
 8009338:	613b      	str	r3, [r7, #16]
}
 800933a:	bf00      	nop
 800933c:	e7fe      	b.n	800933c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d10c      	bne.n	800935e <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8009344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009348:	b672      	cpsid	i
 800934a:	f383 8811 	msr	BASEPRI, r3
 800934e:	f3bf 8f6f 	isb	sy
 8009352:	f3bf 8f4f 	dsb	sy
 8009356:	b662      	cpsie	i
 8009358:	60fb      	str	r3, [r7, #12]
}
 800935a:	bf00      	nop
 800935c:	e7fe      	b.n	800935c <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800935e:	f000 fe75 	bl	800a04c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009362:	4b1d      	ldr	r3, [pc, #116]	; (80093d8 <xTaskCheckForTimeOut+0xc4>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	69ba      	ldr	r2, [r7, #24]
 800936e:	1ad3      	subs	r3, r2, r3
 8009370:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800937a:	d102      	bne.n	8009382 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800937c:	2300      	movs	r3, #0
 800937e:	61fb      	str	r3, [r7, #28]
 8009380:	e023      	b.n	80093ca <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	4b15      	ldr	r3, [pc, #84]	; (80093dc <xTaskCheckForTimeOut+0xc8>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	429a      	cmp	r2, r3
 800938c:	d007      	beq.n	800939e <xTaskCheckForTimeOut+0x8a>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	69ba      	ldr	r2, [r7, #24]
 8009394:	429a      	cmp	r2, r3
 8009396:	d302      	bcc.n	800939e <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009398:	2301      	movs	r3, #1
 800939a:	61fb      	str	r3, [r7, #28]
 800939c:	e015      	b.n	80093ca <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	697a      	ldr	r2, [r7, #20]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d20b      	bcs.n	80093c0 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	1ad2      	subs	r2, r2, r3
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f7ff ff97 	bl	80092e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80093ba:	2300      	movs	r3, #0
 80093bc:	61fb      	str	r3, [r7, #28]
 80093be:	e004      	b.n	80093ca <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	2200      	movs	r2, #0
 80093c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80093c6:	2301      	movs	r3, #1
 80093c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80093ca:	f000 fe73 	bl	800a0b4 <vPortExitCritical>

	return xReturn;
 80093ce:	69fb      	ldr	r3, [r7, #28]
}
 80093d0:	4618      	mov	r0, r3
 80093d2:	3720      	adds	r7, #32
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}
 80093d8:	20001710 	.word	0x20001710
 80093dc:	20001724 	.word	0x20001724

080093e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80093e0:	b480      	push	{r7}
 80093e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80093e4:	4b03      	ldr	r3, [pc, #12]	; (80093f4 <vTaskMissedYield+0x14>)
 80093e6:	2201      	movs	r2, #1
 80093e8:	601a      	str	r2, [r3, #0]
}
 80093ea:	bf00      	nop
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr
 80093f4:	20001720 	.word	0x20001720

080093f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009400:	f000 f852 	bl	80094a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009404:	4b06      	ldr	r3, [pc, #24]	; (8009420 <prvIdleTask+0x28>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2b01      	cmp	r3, #1
 800940a:	d9f9      	bls.n	8009400 <prvIdleTask+0x8>
			{
				taskYIELD();
 800940c:	4b05      	ldr	r3, [pc, #20]	; (8009424 <prvIdleTask+0x2c>)
 800940e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800941c:	e7f0      	b.n	8009400 <prvIdleTask+0x8>
 800941e:	bf00      	nop
 8009420:	2000123c 	.word	0x2000123c
 8009424:	e000ed04 	.word	0xe000ed04

08009428 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b082      	sub	sp, #8
 800942c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800942e:	2300      	movs	r3, #0
 8009430:	607b      	str	r3, [r7, #4]
 8009432:	e00c      	b.n	800944e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	4613      	mov	r3, r2
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	4413      	add	r3, r2
 800943c:	009b      	lsls	r3, r3, #2
 800943e:	4a12      	ldr	r2, [pc, #72]	; (8009488 <prvInitialiseTaskLists+0x60>)
 8009440:	4413      	add	r3, r2
 8009442:	4618      	mov	r0, r3
 8009444:	f7fe fb82 	bl	8007b4c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	3301      	adds	r3, #1
 800944c:	607b      	str	r3, [r7, #4]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2b37      	cmp	r3, #55	; 0x37
 8009452:	d9ef      	bls.n	8009434 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009454:	480d      	ldr	r0, [pc, #52]	; (800948c <prvInitialiseTaskLists+0x64>)
 8009456:	f7fe fb79 	bl	8007b4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800945a:	480d      	ldr	r0, [pc, #52]	; (8009490 <prvInitialiseTaskLists+0x68>)
 800945c:	f7fe fb76 	bl	8007b4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009460:	480c      	ldr	r0, [pc, #48]	; (8009494 <prvInitialiseTaskLists+0x6c>)
 8009462:	f7fe fb73 	bl	8007b4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009466:	480c      	ldr	r0, [pc, #48]	; (8009498 <prvInitialiseTaskLists+0x70>)
 8009468:	f7fe fb70 	bl	8007b4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800946c:	480b      	ldr	r0, [pc, #44]	; (800949c <prvInitialiseTaskLists+0x74>)
 800946e:	f7fe fb6d 	bl	8007b4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009472:	4b0b      	ldr	r3, [pc, #44]	; (80094a0 <prvInitialiseTaskLists+0x78>)
 8009474:	4a05      	ldr	r2, [pc, #20]	; (800948c <prvInitialiseTaskLists+0x64>)
 8009476:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009478:	4b0a      	ldr	r3, [pc, #40]	; (80094a4 <prvInitialiseTaskLists+0x7c>)
 800947a:	4a05      	ldr	r2, [pc, #20]	; (8009490 <prvInitialiseTaskLists+0x68>)
 800947c:	601a      	str	r2, [r3, #0]
}
 800947e:	bf00      	nop
 8009480:	3708      	adds	r7, #8
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}
 8009486:	bf00      	nop
 8009488:	2000123c 	.word	0x2000123c
 800948c:	2000169c 	.word	0x2000169c
 8009490:	200016b0 	.word	0x200016b0
 8009494:	200016cc 	.word	0x200016cc
 8009498:	200016e0 	.word	0x200016e0
 800949c:	200016f8 	.word	0x200016f8
 80094a0:	200016c4 	.word	0x200016c4
 80094a4:	200016c8 	.word	0x200016c8

080094a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b082      	sub	sp, #8
 80094ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80094ae:	e019      	b.n	80094e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80094b0:	f000 fdcc 	bl	800a04c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094b4:	4b10      	ldr	r3, [pc, #64]	; (80094f8 <prvCheckTasksWaitingTermination+0x50>)
 80094b6:	68db      	ldr	r3, [r3, #12]
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	3304      	adds	r3, #4
 80094c0:	4618      	mov	r0, r3
 80094c2:	f7fe fbcd 	bl	8007c60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80094c6:	4b0d      	ldr	r3, [pc, #52]	; (80094fc <prvCheckTasksWaitingTermination+0x54>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	3b01      	subs	r3, #1
 80094cc:	4a0b      	ldr	r2, [pc, #44]	; (80094fc <prvCheckTasksWaitingTermination+0x54>)
 80094ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80094d0:	4b0b      	ldr	r3, [pc, #44]	; (8009500 <prvCheckTasksWaitingTermination+0x58>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	3b01      	subs	r3, #1
 80094d6:	4a0a      	ldr	r2, [pc, #40]	; (8009500 <prvCheckTasksWaitingTermination+0x58>)
 80094d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80094da:	f000 fdeb 	bl	800a0b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 f810 	bl	8009504 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80094e4:	4b06      	ldr	r3, [pc, #24]	; (8009500 <prvCheckTasksWaitingTermination+0x58>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1e1      	bne.n	80094b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80094ec:	bf00      	nop
 80094ee:	bf00      	nop
 80094f0:	3708      	adds	r7, #8
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	200016e0 	.word	0x200016e0
 80094fc:	2000170c 	.word	0x2000170c
 8009500:	200016f4 	.word	0x200016f4

08009504 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	3354      	adds	r3, #84	; 0x54
 8009510:	4618      	mov	r0, r3
 8009512:	f001 fe09 	bl	800b128 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800951c:	2b00      	cmp	r3, #0
 800951e:	d108      	bne.n	8009532 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009524:	4618      	mov	r0, r3
 8009526:	f000 ff87 	bl	800a438 <vPortFree>
				vPortFree( pxTCB );
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 ff84 	bl	800a438 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009530:	e01a      	b.n	8009568 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009538:	2b01      	cmp	r3, #1
 800953a:	d103      	bne.n	8009544 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 ff7b 	bl	800a438 <vPortFree>
	}
 8009542:	e011      	b.n	8009568 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800954a:	2b02      	cmp	r3, #2
 800954c:	d00c      	beq.n	8009568 <prvDeleteTCB+0x64>
	__asm volatile
 800954e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009552:	b672      	cpsid	i
 8009554:	f383 8811 	msr	BASEPRI, r3
 8009558:	f3bf 8f6f 	isb	sy
 800955c:	f3bf 8f4f 	dsb	sy
 8009560:	b662      	cpsie	i
 8009562:	60fb      	str	r3, [r7, #12]
}
 8009564:	bf00      	nop
 8009566:	e7fe      	b.n	8009566 <prvDeleteTCB+0x62>
	}
 8009568:	bf00      	nop
 800956a:	3710      	adds	r7, #16
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009576:	4b0c      	ldr	r3, [pc, #48]	; (80095a8 <prvResetNextTaskUnblockTime+0x38>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d104      	bne.n	800958a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009580:	4b0a      	ldr	r3, [pc, #40]	; (80095ac <prvResetNextTaskUnblockTime+0x3c>)
 8009582:	f04f 32ff 	mov.w	r2, #4294967295
 8009586:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009588:	e008      	b.n	800959c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800958a:	4b07      	ldr	r3, [pc, #28]	; (80095a8 <prvResetNextTaskUnblockTime+0x38>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	4a04      	ldr	r2, [pc, #16]	; (80095ac <prvResetNextTaskUnblockTime+0x3c>)
 800959a:	6013      	str	r3, [r2, #0]
}
 800959c:	bf00      	nop
 800959e:	370c      	adds	r7, #12
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr
 80095a8:	200016c4 	.word	0x200016c4
 80095ac:	2000172c 	.word	0x2000172c

080095b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80095b0:	b480      	push	{r7}
 80095b2:	b083      	sub	sp, #12
 80095b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80095b6:	4b0b      	ldr	r3, [pc, #44]	; (80095e4 <xTaskGetSchedulerState+0x34>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d102      	bne.n	80095c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80095be:	2301      	movs	r3, #1
 80095c0:	607b      	str	r3, [r7, #4]
 80095c2:	e008      	b.n	80095d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095c4:	4b08      	ldr	r3, [pc, #32]	; (80095e8 <xTaskGetSchedulerState+0x38>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d102      	bne.n	80095d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80095cc:	2302      	movs	r3, #2
 80095ce:	607b      	str	r3, [r7, #4]
 80095d0:	e001      	b.n	80095d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80095d2:	2300      	movs	r3, #0
 80095d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80095d6:	687b      	ldr	r3, [r7, #4]
	}
 80095d8:	4618      	mov	r0, r3
 80095da:	370c      	adds	r7, #12
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr
 80095e4:	20001718 	.word	0x20001718
 80095e8:	20001734 	.word	0x20001734

080095ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b086      	sub	sp, #24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80095f8:	2300      	movs	r3, #0
 80095fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d05a      	beq.n	80096b8 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009602:	4b30      	ldr	r3, [pc, #192]	; (80096c4 <xTaskPriorityDisinherit+0xd8>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	693a      	ldr	r2, [r7, #16]
 8009608:	429a      	cmp	r2, r3
 800960a:	d00c      	beq.n	8009626 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800960c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009610:	b672      	cpsid	i
 8009612:	f383 8811 	msr	BASEPRI, r3
 8009616:	f3bf 8f6f 	isb	sy
 800961a:	f3bf 8f4f 	dsb	sy
 800961e:	b662      	cpsie	i
 8009620:	60fb      	str	r3, [r7, #12]
}
 8009622:	bf00      	nop
 8009624:	e7fe      	b.n	8009624 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800962a:	2b00      	cmp	r3, #0
 800962c:	d10c      	bne.n	8009648 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800962e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009632:	b672      	cpsid	i
 8009634:	f383 8811 	msr	BASEPRI, r3
 8009638:	f3bf 8f6f 	isb	sy
 800963c:	f3bf 8f4f 	dsb	sy
 8009640:	b662      	cpsie	i
 8009642:	60bb      	str	r3, [r7, #8]
}
 8009644:	bf00      	nop
 8009646:	e7fe      	b.n	8009646 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800964c:	1e5a      	subs	r2, r3, #1
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800965a:	429a      	cmp	r2, r3
 800965c:	d02c      	beq.n	80096b8 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800965e:	693b      	ldr	r3, [r7, #16]
 8009660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009662:	2b00      	cmp	r3, #0
 8009664:	d128      	bne.n	80096b8 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	3304      	adds	r3, #4
 800966a:	4618      	mov	r0, r3
 800966c:	f7fe faf8 	bl	8007c60 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800967c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009688:	4b0f      	ldr	r3, [pc, #60]	; (80096c8 <xTaskPriorityDisinherit+0xdc>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	429a      	cmp	r2, r3
 800968e:	d903      	bls.n	8009698 <xTaskPriorityDisinherit+0xac>
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009694:	4a0c      	ldr	r2, [pc, #48]	; (80096c8 <xTaskPriorityDisinherit+0xdc>)
 8009696:	6013      	str	r3, [r2, #0]
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800969c:	4613      	mov	r3, r2
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	4413      	add	r3, r2
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	4a09      	ldr	r2, [pc, #36]	; (80096cc <xTaskPriorityDisinherit+0xe0>)
 80096a6:	441a      	add	r2, r3
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	3304      	adds	r3, #4
 80096ac:	4619      	mov	r1, r3
 80096ae:	4610      	mov	r0, r2
 80096b0:	f7fe fa79 	bl	8007ba6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80096b4:	2301      	movs	r3, #1
 80096b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80096b8:	697b      	ldr	r3, [r7, #20]
	}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3718      	adds	r7, #24
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	20001238 	.word	0x20001238
 80096c8:	20001714 	.word	0x20001714
 80096cc:	2000123c 	.word	0x2000123c

080096d0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80096da:	4b21      	ldr	r3, [pc, #132]	; (8009760 <prvAddCurrentTaskToDelayedList+0x90>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096e0:	4b20      	ldr	r3, [pc, #128]	; (8009764 <prvAddCurrentTaskToDelayedList+0x94>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	3304      	adds	r3, #4
 80096e6:	4618      	mov	r0, r3
 80096e8:	f7fe faba 	bl	8007c60 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096f2:	d10a      	bne.n	800970a <prvAddCurrentTaskToDelayedList+0x3a>
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d007      	beq.n	800970a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096fa:	4b1a      	ldr	r3, [pc, #104]	; (8009764 <prvAddCurrentTaskToDelayedList+0x94>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	3304      	adds	r3, #4
 8009700:	4619      	mov	r1, r3
 8009702:	4819      	ldr	r0, [pc, #100]	; (8009768 <prvAddCurrentTaskToDelayedList+0x98>)
 8009704:	f7fe fa4f 	bl	8007ba6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009708:	e026      	b.n	8009758 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800970a:	68fa      	ldr	r2, [r7, #12]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4413      	add	r3, r2
 8009710:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009712:	4b14      	ldr	r3, [pc, #80]	; (8009764 <prvAddCurrentTaskToDelayedList+0x94>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	68ba      	ldr	r2, [r7, #8]
 8009718:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800971a:	68ba      	ldr	r2, [r7, #8]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	429a      	cmp	r2, r3
 8009720:	d209      	bcs.n	8009736 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009722:	4b12      	ldr	r3, [pc, #72]	; (800976c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	4b0f      	ldr	r3, [pc, #60]	; (8009764 <prvAddCurrentTaskToDelayedList+0x94>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	3304      	adds	r3, #4
 800972c:	4619      	mov	r1, r3
 800972e:	4610      	mov	r0, r2
 8009730:	f7fe fa5d 	bl	8007bee <vListInsert>
}
 8009734:	e010      	b.n	8009758 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009736:	4b0e      	ldr	r3, [pc, #56]	; (8009770 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009738:	681a      	ldr	r2, [r3, #0]
 800973a:	4b0a      	ldr	r3, [pc, #40]	; (8009764 <prvAddCurrentTaskToDelayedList+0x94>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	3304      	adds	r3, #4
 8009740:	4619      	mov	r1, r3
 8009742:	4610      	mov	r0, r2
 8009744:	f7fe fa53 	bl	8007bee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009748:	4b0a      	ldr	r3, [pc, #40]	; (8009774 <prvAddCurrentTaskToDelayedList+0xa4>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	68ba      	ldr	r2, [r7, #8]
 800974e:	429a      	cmp	r2, r3
 8009750:	d202      	bcs.n	8009758 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009752:	4a08      	ldr	r2, [pc, #32]	; (8009774 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	6013      	str	r3, [r2, #0]
}
 8009758:	bf00      	nop
 800975a:	3710      	adds	r7, #16
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}
 8009760:	20001710 	.word	0x20001710
 8009764:	20001238 	.word	0x20001238
 8009768:	200016f8 	.word	0x200016f8
 800976c:	200016c8 	.word	0x200016c8
 8009770:	200016c4 	.word	0x200016c4
 8009774:	2000172c 	.word	0x2000172c

08009778 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b08a      	sub	sp, #40	; 0x28
 800977c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800977e:	2300      	movs	r3, #0
 8009780:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009782:	f000 fb15 	bl	8009db0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009786:	4b1d      	ldr	r3, [pc, #116]	; (80097fc <xTimerCreateTimerTask+0x84>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d021      	beq.n	80097d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800978e:	2300      	movs	r3, #0
 8009790:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009792:	2300      	movs	r3, #0
 8009794:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009796:	1d3a      	adds	r2, r7, #4
 8009798:	f107 0108 	add.w	r1, r7, #8
 800979c:	f107 030c 	add.w	r3, r7, #12
 80097a0:	4618      	mov	r0, r3
 80097a2:	f7fe f9b9 	bl	8007b18 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80097a6:	6879      	ldr	r1, [r7, #4]
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	68fa      	ldr	r2, [r7, #12]
 80097ac:	9202      	str	r2, [sp, #8]
 80097ae:	9301      	str	r3, [sp, #4]
 80097b0:	2302      	movs	r3, #2
 80097b2:	9300      	str	r3, [sp, #0]
 80097b4:	2300      	movs	r3, #0
 80097b6:	460a      	mov	r2, r1
 80097b8:	4911      	ldr	r1, [pc, #68]	; (8009800 <xTimerCreateTimerTask+0x88>)
 80097ba:	4812      	ldr	r0, [pc, #72]	; (8009804 <xTimerCreateTimerTask+0x8c>)
 80097bc:	f7fe ff84 	bl	80086c8 <xTaskCreateStatic>
 80097c0:	4603      	mov	r3, r0
 80097c2:	4a11      	ldr	r2, [pc, #68]	; (8009808 <xTimerCreateTimerTask+0x90>)
 80097c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80097c6:	4b10      	ldr	r3, [pc, #64]	; (8009808 <xTimerCreateTimerTask+0x90>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d001      	beq.n	80097d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80097ce:	2301      	movs	r3, #1
 80097d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d10c      	bne.n	80097f2 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 80097d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097dc:	b672      	cpsid	i
 80097de:	f383 8811 	msr	BASEPRI, r3
 80097e2:	f3bf 8f6f 	isb	sy
 80097e6:	f3bf 8f4f 	dsb	sy
 80097ea:	b662      	cpsie	i
 80097ec:	613b      	str	r3, [r7, #16]
}
 80097ee:	bf00      	nop
 80097f0:	e7fe      	b.n	80097f0 <xTimerCreateTimerTask+0x78>
	return xReturn;
 80097f2:	697b      	ldr	r3, [r7, #20]
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3718      	adds	r7, #24
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	20001768 	.word	0x20001768
 8009800:	0800d554 	.word	0x0800d554
 8009804:	08009949 	.word	0x08009949
 8009808:	2000176c 	.word	0x2000176c

0800980c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b08a      	sub	sp, #40	; 0x28
 8009810:	af00      	add	r7, sp, #0
 8009812:	60f8      	str	r0, [r7, #12]
 8009814:	60b9      	str	r1, [r7, #8]
 8009816:	607a      	str	r2, [r7, #4]
 8009818:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800981a:	2300      	movs	r3, #0
 800981c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d10c      	bne.n	800983e <xTimerGenericCommand+0x32>
	__asm volatile
 8009824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009828:	b672      	cpsid	i
 800982a:	f383 8811 	msr	BASEPRI, r3
 800982e:	f3bf 8f6f 	isb	sy
 8009832:	f3bf 8f4f 	dsb	sy
 8009836:	b662      	cpsie	i
 8009838:	623b      	str	r3, [r7, #32]
}
 800983a:	bf00      	nop
 800983c:	e7fe      	b.n	800983c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800983e:	4b1a      	ldr	r3, [pc, #104]	; (80098a8 <xTimerGenericCommand+0x9c>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d02a      	beq.n	800989c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	2b05      	cmp	r3, #5
 8009856:	dc18      	bgt.n	800988a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009858:	f7ff feaa 	bl	80095b0 <xTaskGetSchedulerState>
 800985c:	4603      	mov	r3, r0
 800985e:	2b02      	cmp	r3, #2
 8009860:	d109      	bne.n	8009876 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009862:	4b11      	ldr	r3, [pc, #68]	; (80098a8 <xTimerGenericCommand+0x9c>)
 8009864:	6818      	ldr	r0, [r3, #0]
 8009866:	f107 0110 	add.w	r1, r7, #16
 800986a:	2300      	movs	r3, #0
 800986c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800986e:	f7fe fb31 	bl	8007ed4 <xQueueGenericSend>
 8009872:	6278      	str	r0, [r7, #36]	; 0x24
 8009874:	e012      	b.n	800989c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009876:	4b0c      	ldr	r3, [pc, #48]	; (80098a8 <xTimerGenericCommand+0x9c>)
 8009878:	6818      	ldr	r0, [r3, #0]
 800987a:	f107 0110 	add.w	r1, r7, #16
 800987e:	2300      	movs	r3, #0
 8009880:	2200      	movs	r2, #0
 8009882:	f7fe fb27 	bl	8007ed4 <xQueueGenericSend>
 8009886:	6278      	str	r0, [r7, #36]	; 0x24
 8009888:	e008      	b.n	800989c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800988a:	4b07      	ldr	r3, [pc, #28]	; (80098a8 <xTimerGenericCommand+0x9c>)
 800988c:	6818      	ldr	r0, [r3, #0]
 800988e:	f107 0110 	add.w	r1, r7, #16
 8009892:	2300      	movs	r3, #0
 8009894:	683a      	ldr	r2, [r7, #0]
 8009896:	f7fe fc23 	bl	80080e0 <xQueueGenericSendFromISR>
 800989a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800989c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3728      	adds	r7, #40	; 0x28
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop
 80098a8:	20001768 	.word	0x20001768

080098ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b088      	sub	sp, #32
 80098b0:	af02      	add	r7, sp, #8
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098b6:	4b23      	ldr	r3, [pc, #140]	; (8009944 <prvProcessExpiredTimer+0x98>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	68db      	ldr	r3, [r3, #12]
 80098bc:	68db      	ldr	r3, [r3, #12]
 80098be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	3304      	adds	r3, #4
 80098c4:	4618      	mov	r0, r3
 80098c6:	f7fe f9cb 	bl	8007c60 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80098d0:	f003 0304 	and.w	r3, r3, #4
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d024      	beq.n	8009922 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	699a      	ldr	r2, [r3, #24]
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	18d1      	adds	r1, r2, r3
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	683a      	ldr	r2, [r7, #0]
 80098e4:	6978      	ldr	r0, [r7, #20]
 80098e6:	f000 f8d3 	bl	8009a90 <prvInsertTimerInActiveList>
 80098ea:	4603      	mov	r3, r0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d021      	beq.n	8009934 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80098f0:	2300      	movs	r3, #0
 80098f2:	9300      	str	r3, [sp, #0]
 80098f4:	2300      	movs	r3, #0
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	2100      	movs	r1, #0
 80098fa:	6978      	ldr	r0, [r7, #20]
 80098fc:	f7ff ff86 	bl	800980c <xTimerGenericCommand>
 8009900:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d115      	bne.n	8009934 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8009908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800990c:	b672      	cpsid	i
 800990e:	f383 8811 	msr	BASEPRI, r3
 8009912:	f3bf 8f6f 	isb	sy
 8009916:	f3bf 8f4f 	dsb	sy
 800991a:	b662      	cpsie	i
 800991c:	60fb      	str	r3, [r7, #12]
}
 800991e:	bf00      	nop
 8009920:	e7fe      	b.n	8009920 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009928:	f023 0301 	bic.w	r3, r3, #1
 800992c:	b2da      	uxtb	r2, r3
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	6a1b      	ldr	r3, [r3, #32]
 8009938:	6978      	ldr	r0, [r7, #20]
 800993a:	4798      	blx	r3
}
 800993c:	bf00      	nop
 800993e:	3718      	adds	r7, #24
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}
 8009944:	20001760 	.word	0x20001760

08009948 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b084      	sub	sp, #16
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009950:	f107 0308 	add.w	r3, r7, #8
 8009954:	4618      	mov	r0, r3
 8009956:	f000 f857 	bl	8009a08 <prvGetNextExpireTime>
 800995a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	4619      	mov	r1, r3
 8009960:	68f8      	ldr	r0, [r7, #12]
 8009962:	f000 f803 	bl	800996c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009966:	f000 f8d5 	bl	8009b14 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800996a:	e7f1      	b.n	8009950 <prvTimerTask+0x8>

0800996c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009976:	f7ff fa1d 	bl	8008db4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800997a:	f107 0308 	add.w	r3, r7, #8
 800997e:	4618      	mov	r0, r3
 8009980:	f000 f866 	bl	8009a50 <prvSampleTimeNow>
 8009984:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d130      	bne.n	80099ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d10a      	bne.n	80099a8 <prvProcessTimerOrBlockTask+0x3c>
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	429a      	cmp	r2, r3
 8009998:	d806      	bhi.n	80099a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800999a:	f7ff fa19 	bl	8008dd0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800999e:	68f9      	ldr	r1, [r7, #12]
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f7ff ff83 	bl	80098ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80099a6:	e024      	b.n	80099f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d008      	beq.n	80099c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80099ae:	4b13      	ldr	r3, [pc, #76]	; (80099fc <prvProcessTimerOrBlockTask+0x90>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d101      	bne.n	80099bc <prvProcessTimerOrBlockTask+0x50>
 80099b8:	2301      	movs	r3, #1
 80099ba:	e000      	b.n	80099be <prvProcessTimerOrBlockTask+0x52>
 80099bc:	2300      	movs	r3, #0
 80099be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80099c0:	4b0f      	ldr	r3, [pc, #60]	; (8009a00 <prvProcessTimerOrBlockTask+0x94>)
 80099c2:	6818      	ldr	r0, [r3, #0]
 80099c4:	687a      	ldr	r2, [r7, #4]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	1ad3      	subs	r3, r2, r3
 80099ca:	683a      	ldr	r2, [r7, #0]
 80099cc:	4619      	mov	r1, r3
 80099ce:	f7fe fe47 	bl	8008660 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80099d2:	f7ff f9fd 	bl	8008dd0 <xTaskResumeAll>
 80099d6:	4603      	mov	r3, r0
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d10a      	bne.n	80099f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80099dc:	4b09      	ldr	r3, [pc, #36]	; (8009a04 <prvProcessTimerOrBlockTask+0x98>)
 80099de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099e2:	601a      	str	r2, [r3, #0]
 80099e4:	f3bf 8f4f 	dsb	sy
 80099e8:	f3bf 8f6f 	isb	sy
}
 80099ec:	e001      	b.n	80099f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80099ee:	f7ff f9ef 	bl	8008dd0 <xTaskResumeAll>
}
 80099f2:	bf00      	nop
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	bf00      	nop
 80099fc:	20001764 	.word	0x20001764
 8009a00:	20001768 	.word	0x20001768
 8009a04:	e000ed04 	.word	0xe000ed04

08009a08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b085      	sub	sp, #20
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009a10:	4b0e      	ldr	r3, [pc, #56]	; (8009a4c <prvGetNextExpireTime+0x44>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <prvGetNextExpireTime+0x16>
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	e000      	b.n	8009a20 <prvGetNextExpireTime+0x18>
 8009a1e:	2200      	movs	r2, #0
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d105      	bne.n	8009a38 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a2c:	4b07      	ldr	r3, [pc, #28]	; (8009a4c <prvGetNextExpireTime+0x44>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	68db      	ldr	r3, [r3, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	60fb      	str	r3, [r7, #12]
 8009a36:	e001      	b.n	8009a3c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3714      	adds	r7, #20
 8009a42:	46bd      	mov	sp, r7
 8009a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a48:	4770      	bx	lr
 8009a4a:	bf00      	nop
 8009a4c:	20001760 	.word	0x20001760

08009a50 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009a58:	f7ff fa5a 	bl	8008f10 <xTaskGetTickCount>
 8009a5c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009a5e:	4b0b      	ldr	r3, [pc, #44]	; (8009a8c <prvSampleTimeNow+0x3c>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	68fa      	ldr	r2, [r7, #12]
 8009a64:	429a      	cmp	r2, r3
 8009a66:	d205      	bcs.n	8009a74 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009a68:	f000 f93c 	bl	8009ce4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	601a      	str	r2, [r3, #0]
 8009a72:	e002      	b.n	8009a7a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009a7a:	4a04      	ldr	r2, [pc, #16]	; (8009a8c <prvSampleTimeNow+0x3c>)
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009a80:	68fb      	ldr	r3, [r7, #12]
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3710      	adds	r7, #16
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
 8009a8a:	bf00      	nop
 8009a8c:	20001770 	.word	0x20001770

08009a90 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b086      	sub	sp, #24
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	607a      	str	r2, [r7, #4]
 8009a9c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	68ba      	ldr	r2, [r7, #8]
 8009aa6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009aae:	68ba      	ldr	r2, [r7, #8]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d812      	bhi.n	8009adc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ab6:	687a      	ldr	r2, [r7, #4]
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	1ad2      	subs	r2, r2, r3
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d302      	bcc.n	8009aca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	617b      	str	r3, [r7, #20]
 8009ac8:	e01b      	b.n	8009b02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009aca:	4b10      	ldr	r3, [pc, #64]	; (8009b0c <prvInsertTimerInActiveList+0x7c>)
 8009acc:	681a      	ldr	r2, [r3, #0]
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	3304      	adds	r3, #4
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	4610      	mov	r0, r2
 8009ad6:	f7fe f88a 	bl	8007bee <vListInsert>
 8009ada:	e012      	b.n	8009b02 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d206      	bcs.n	8009af2 <prvInsertTimerInActiveList+0x62>
 8009ae4:	68ba      	ldr	r2, [r7, #8]
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d302      	bcc.n	8009af2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009aec:	2301      	movs	r3, #1
 8009aee:	617b      	str	r3, [r7, #20]
 8009af0:	e007      	b.n	8009b02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009af2:	4b07      	ldr	r3, [pc, #28]	; (8009b10 <prvInsertTimerInActiveList+0x80>)
 8009af4:	681a      	ldr	r2, [r3, #0]
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	3304      	adds	r3, #4
 8009afa:	4619      	mov	r1, r3
 8009afc:	4610      	mov	r0, r2
 8009afe:	f7fe f876 	bl	8007bee <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009b02:	697b      	ldr	r3, [r7, #20]
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3718      	adds	r7, #24
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}
 8009b0c:	20001764 	.word	0x20001764
 8009b10:	20001760 	.word	0x20001760

08009b14 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b08e      	sub	sp, #56	; 0x38
 8009b18:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b1a:	e0d0      	b.n	8009cbe <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	da1a      	bge.n	8009b58 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009b22:	1d3b      	adds	r3, r7, #4
 8009b24:	3304      	adds	r3, #4
 8009b26:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d10c      	bne.n	8009b48 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8009b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b32:	b672      	cpsid	i
 8009b34:	f383 8811 	msr	BASEPRI, r3
 8009b38:	f3bf 8f6f 	isb	sy
 8009b3c:	f3bf 8f4f 	dsb	sy
 8009b40:	b662      	cpsie	i
 8009b42:	61fb      	str	r3, [r7, #28]
}
 8009b44:	bf00      	nop
 8009b46:	e7fe      	b.n	8009b46 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b4e:	6850      	ldr	r0, [r2, #4]
 8009b50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b52:	6892      	ldr	r2, [r2, #8]
 8009b54:	4611      	mov	r1, r2
 8009b56:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	f2c0 80af 	blt.w	8009cbe <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b66:	695b      	ldr	r3, [r3, #20]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d004      	beq.n	8009b76 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b6e:	3304      	adds	r3, #4
 8009b70:	4618      	mov	r0, r3
 8009b72:	f7fe f875 	bl	8007c60 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009b76:	463b      	mov	r3, r7
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7ff ff69 	bl	8009a50 <prvSampleTimeNow>
 8009b7e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2b09      	cmp	r3, #9
 8009b84:	f200 809a 	bhi.w	8009cbc <prvProcessReceivedCommands+0x1a8>
 8009b88:	a201      	add	r2, pc, #4	; (adr r2, 8009b90 <prvProcessReceivedCommands+0x7c>)
 8009b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b8e:	bf00      	nop
 8009b90:	08009bb9 	.word	0x08009bb9
 8009b94:	08009bb9 	.word	0x08009bb9
 8009b98:	08009bb9 	.word	0x08009bb9
 8009b9c:	08009c31 	.word	0x08009c31
 8009ba0:	08009c45 	.word	0x08009c45
 8009ba4:	08009c93 	.word	0x08009c93
 8009ba8:	08009bb9 	.word	0x08009bb9
 8009bac:	08009bb9 	.word	0x08009bb9
 8009bb0:	08009c31 	.word	0x08009c31
 8009bb4:	08009c45 	.word	0x08009c45
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bbe:	f043 0301 	orr.w	r3, r3, #1
 8009bc2:	b2da      	uxtb	r2, r3
 8009bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009bca:	68ba      	ldr	r2, [r7, #8]
 8009bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bce:	699b      	ldr	r3, [r3, #24]
 8009bd0:	18d1      	adds	r1, r2, r3
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009bd8:	f7ff ff5a 	bl	8009a90 <prvInsertTimerInActiveList>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d06d      	beq.n	8009cbe <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009be4:	6a1b      	ldr	r3, [r3, #32]
 8009be6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009be8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bf0:	f003 0304 	and.w	r3, r3, #4
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d062      	beq.n	8009cbe <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009bf8:	68ba      	ldr	r2, [r7, #8]
 8009bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bfc:	699b      	ldr	r3, [r3, #24]
 8009bfe:	441a      	add	r2, r3
 8009c00:	2300      	movs	r3, #0
 8009c02:	9300      	str	r3, [sp, #0]
 8009c04:	2300      	movs	r3, #0
 8009c06:	2100      	movs	r1, #0
 8009c08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c0a:	f7ff fdff 	bl	800980c <xTimerGenericCommand>
 8009c0e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009c10:	6a3b      	ldr	r3, [r7, #32]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d153      	bne.n	8009cbe <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 8009c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c1a:	b672      	cpsid	i
 8009c1c:	f383 8811 	msr	BASEPRI, r3
 8009c20:	f3bf 8f6f 	isb	sy
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	b662      	cpsie	i
 8009c2a:	61bb      	str	r3, [r7, #24]
}
 8009c2c:	bf00      	nop
 8009c2e:	e7fe      	b.n	8009c2e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c36:	f023 0301 	bic.w	r3, r3, #1
 8009c3a:	b2da      	uxtb	r2, r3
 8009c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009c42:	e03c      	b.n	8009cbe <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c4a:	f043 0301 	orr.w	r3, r3, #1
 8009c4e:	b2da      	uxtb	r2, r3
 8009c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009c56:	68ba      	ldr	r2, [r7, #8]
 8009c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5e:	699b      	ldr	r3, [r3, #24]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10c      	bne.n	8009c7e <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8009c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c68:	b672      	cpsid	i
 8009c6a:	f383 8811 	msr	BASEPRI, r3
 8009c6e:	f3bf 8f6f 	isb	sy
 8009c72:	f3bf 8f4f 	dsb	sy
 8009c76:	b662      	cpsie	i
 8009c78:	617b      	str	r3, [r7, #20]
}
 8009c7a:	bf00      	nop
 8009c7c:	e7fe      	b.n	8009c7c <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c80:	699a      	ldr	r2, [r3, #24]
 8009c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c84:	18d1      	adds	r1, r2, r3
 8009c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c8c:	f7ff ff00 	bl	8009a90 <prvInsertTimerInActiveList>
					break;
 8009c90:	e015      	b.n	8009cbe <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c98:	f003 0302 	and.w	r3, r3, #2
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d103      	bne.n	8009ca8 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8009ca0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ca2:	f000 fbc9 	bl	800a438 <vPortFree>
 8009ca6:	e00a      	b.n	8009cbe <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009caa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009cae:	f023 0301 	bic.w	r3, r3, #1
 8009cb2:	b2da      	uxtb	r2, r3
 8009cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009cba:	e000      	b.n	8009cbe <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 8009cbc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009cbe:	4b08      	ldr	r3, [pc, #32]	; (8009ce0 <prvProcessReceivedCommands+0x1cc>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	1d39      	adds	r1, r7, #4
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f7fe faaa 	bl	8008220 <xQueueReceive>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	f47f af24 	bne.w	8009b1c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009cd4:	bf00      	nop
 8009cd6:	bf00      	nop
 8009cd8:	3730      	adds	r7, #48	; 0x30
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	20001768 	.word	0x20001768

08009ce4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b088      	sub	sp, #32
 8009ce8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009cea:	e04a      	b.n	8009d82 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009cec:	4b2e      	ldr	r3, [pc, #184]	; (8009da8 <prvSwitchTimerLists+0xc4>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	68db      	ldr	r3, [r3, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cf6:	4b2c      	ldr	r3, [pc, #176]	; (8009da8 <prvSwitchTimerLists+0xc4>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	68db      	ldr	r3, [r3, #12]
 8009cfc:	68db      	ldr	r3, [r3, #12]
 8009cfe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	3304      	adds	r3, #4
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7fd ffab 	bl	8007c60 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6a1b      	ldr	r3, [r3, #32]
 8009d0e:	68f8      	ldr	r0, [r7, #12]
 8009d10:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d18:	f003 0304 	and.w	r3, r3, #4
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d030      	beq.n	8009d82 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	699b      	ldr	r3, [r3, #24]
 8009d24:	693a      	ldr	r2, [r7, #16]
 8009d26:	4413      	add	r3, r2
 8009d28:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009d2a:	68ba      	ldr	r2, [r7, #8]
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d90e      	bls.n	8009d50 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	68ba      	ldr	r2, [r7, #8]
 8009d36:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009d3e:	4b1a      	ldr	r3, [pc, #104]	; (8009da8 <prvSwitchTimerLists+0xc4>)
 8009d40:	681a      	ldr	r2, [r3, #0]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	3304      	adds	r3, #4
 8009d46:	4619      	mov	r1, r3
 8009d48:	4610      	mov	r0, r2
 8009d4a:	f7fd ff50 	bl	8007bee <vListInsert>
 8009d4e:	e018      	b.n	8009d82 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d50:	2300      	movs	r3, #0
 8009d52:	9300      	str	r3, [sp, #0]
 8009d54:	2300      	movs	r3, #0
 8009d56:	693a      	ldr	r2, [r7, #16]
 8009d58:	2100      	movs	r1, #0
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	f7ff fd56 	bl	800980c <xTimerGenericCommand>
 8009d60:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d10c      	bne.n	8009d82 <prvSwitchTimerLists+0x9e>
	__asm volatile
 8009d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6c:	b672      	cpsid	i
 8009d6e:	f383 8811 	msr	BASEPRI, r3
 8009d72:	f3bf 8f6f 	isb	sy
 8009d76:	f3bf 8f4f 	dsb	sy
 8009d7a:	b662      	cpsie	i
 8009d7c:	603b      	str	r3, [r7, #0]
}
 8009d7e:	bf00      	nop
 8009d80:	e7fe      	b.n	8009d80 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d82:	4b09      	ldr	r3, [pc, #36]	; (8009da8 <prvSwitchTimerLists+0xc4>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d1af      	bne.n	8009cec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009d8c:	4b06      	ldr	r3, [pc, #24]	; (8009da8 <prvSwitchTimerLists+0xc4>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009d92:	4b06      	ldr	r3, [pc, #24]	; (8009dac <prvSwitchTimerLists+0xc8>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a04      	ldr	r2, [pc, #16]	; (8009da8 <prvSwitchTimerLists+0xc4>)
 8009d98:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009d9a:	4a04      	ldr	r2, [pc, #16]	; (8009dac <prvSwitchTimerLists+0xc8>)
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	6013      	str	r3, [r2, #0]
}
 8009da0:	bf00      	nop
 8009da2:	3718      	adds	r7, #24
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}
 8009da8:	20001760 	.word	0x20001760
 8009dac:	20001764 	.word	0x20001764

08009db0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b082      	sub	sp, #8
 8009db4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009db6:	f000 f949 	bl	800a04c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009dba:	4b15      	ldr	r3, [pc, #84]	; (8009e10 <prvCheckForValidListAndQueue+0x60>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d120      	bne.n	8009e04 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009dc2:	4814      	ldr	r0, [pc, #80]	; (8009e14 <prvCheckForValidListAndQueue+0x64>)
 8009dc4:	f7fd fec2 	bl	8007b4c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009dc8:	4813      	ldr	r0, [pc, #76]	; (8009e18 <prvCheckForValidListAndQueue+0x68>)
 8009dca:	f7fd febf 	bl	8007b4c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009dce:	4b13      	ldr	r3, [pc, #76]	; (8009e1c <prvCheckForValidListAndQueue+0x6c>)
 8009dd0:	4a10      	ldr	r2, [pc, #64]	; (8009e14 <prvCheckForValidListAndQueue+0x64>)
 8009dd2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009dd4:	4b12      	ldr	r3, [pc, #72]	; (8009e20 <prvCheckForValidListAndQueue+0x70>)
 8009dd6:	4a10      	ldr	r2, [pc, #64]	; (8009e18 <prvCheckForValidListAndQueue+0x68>)
 8009dd8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009dda:	2300      	movs	r3, #0
 8009ddc:	9300      	str	r3, [sp, #0]
 8009dde:	4b11      	ldr	r3, [pc, #68]	; (8009e24 <prvCheckForValidListAndQueue+0x74>)
 8009de0:	4a11      	ldr	r2, [pc, #68]	; (8009e28 <prvCheckForValidListAndQueue+0x78>)
 8009de2:	2110      	movs	r1, #16
 8009de4:	200a      	movs	r0, #10
 8009de6:	f7fd ffcf 	bl	8007d88 <xQueueGenericCreateStatic>
 8009dea:	4603      	mov	r3, r0
 8009dec:	4a08      	ldr	r2, [pc, #32]	; (8009e10 <prvCheckForValidListAndQueue+0x60>)
 8009dee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009df0:	4b07      	ldr	r3, [pc, #28]	; (8009e10 <prvCheckForValidListAndQueue+0x60>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d005      	beq.n	8009e04 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009df8:	4b05      	ldr	r3, [pc, #20]	; (8009e10 <prvCheckForValidListAndQueue+0x60>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	490b      	ldr	r1, [pc, #44]	; (8009e2c <prvCheckForValidListAndQueue+0x7c>)
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7fe fc04 	bl	800860c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e04:	f000 f956 	bl	800a0b4 <vPortExitCritical>
}
 8009e08:	bf00      	nop
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	20001768 	.word	0x20001768
 8009e14:	20001738 	.word	0x20001738
 8009e18:	2000174c 	.word	0x2000174c
 8009e1c:	20001760 	.word	0x20001760
 8009e20:	20001764 	.word	0x20001764
 8009e24:	20001814 	.word	0x20001814
 8009e28:	20001774 	.word	0x20001774
 8009e2c:	0800d55c 	.word	0x0800d55c

08009e30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009e30:	b480      	push	{r7}
 8009e32:	b085      	sub	sp, #20
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	60b9      	str	r1, [r7, #8]
 8009e3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	3b04      	subs	r3, #4
 8009e40:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009e48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	3b04      	subs	r3, #4
 8009e4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	f023 0201 	bic.w	r2, r3, #1
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	3b04      	subs	r3, #4
 8009e5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009e60:	4a0c      	ldr	r2, [pc, #48]	; (8009e94 <pxPortInitialiseStack+0x64>)
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	3b14      	subs	r3, #20
 8009e6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009e6c:	687a      	ldr	r2, [r7, #4]
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	3b04      	subs	r3, #4
 8009e76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f06f 0202 	mvn.w	r2, #2
 8009e7e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	3b20      	subs	r3, #32
 8009e84:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009e86:	68fb      	ldr	r3, [r7, #12]
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	3714      	adds	r7, #20
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr
 8009e94:	08009e99 	.word	0x08009e99

08009e98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b085      	sub	sp, #20
 8009e9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009ea2:	4b14      	ldr	r3, [pc, #80]	; (8009ef4 <prvTaskExitError+0x5c>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eaa:	d00c      	beq.n	8009ec6 <prvTaskExitError+0x2e>
	__asm volatile
 8009eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb0:	b672      	cpsid	i
 8009eb2:	f383 8811 	msr	BASEPRI, r3
 8009eb6:	f3bf 8f6f 	isb	sy
 8009eba:	f3bf 8f4f 	dsb	sy
 8009ebe:	b662      	cpsie	i
 8009ec0:	60fb      	str	r3, [r7, #12]
}
 8009ec2:	bf00      	nop
 8009ec4:	e7fe      	b.n	8009ec4 <prvTaskExitError+0x2c>
	__asm volatile
 8009ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eca:	b672      	cpsid	i
 8009ecc:	f383 8811 	msr	BASEPRI, r3
 8009ed0:	f3bf 8f6f 	isb	sy
 8009ed4:	f3bf 8f4f 	dsb	sy
 8009ed8:	b662      	cpsie	i
 8009eda:	60bb      	str	r3, [r7, #8]
}
 8009edc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009ede:	bf00      	nop
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d0fc      	beq.n	8009ee0 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009ee6:	bf00      	nop
 8009ee8:	bf00      	nop
 8009eea:	3714      	adds	r7, #20
 8009eec:	46bd      	mov	sp, r7
 8009eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef2:	4770      	bx	lr
 8009ef4:	20000064 	.word	0x20000064
	...

08009f00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009f00:	4b07      	ldr	r3, [pc, #28]	; (8009f20 <pxCurrentTCBConst2>)
 8009f02:	6819      	ldr	r1, [r3, #0]
 8009f04:	6808      	ldr	r0, [r1, #0]
 8009f06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f0a:	f380 8809 	msr	PSP, r0
 8009f0e:	f3bf 8f6f 	isb	sy
 8009f12:	f04f 0000 	mov.w	r0, #0
 8009f16:	f380 8811 	msr	BASEPRI, r0
 8009f1a:	4770      	bx	lr
 8009f1c:	f3af 8000 	nop.w

08009f20 <pxCurrentTCBConst2>:
 8009f20:	20001238 	.word	0x20001238
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009f24:	bf00      	nop
 8009f26:	bf00      	nop

08009f28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009f28:	4808      	ldr	r0, [pc, #32]	; (8009f4c <prvPortStartFirstTask+0x24>)
 8009f2a:	6800      	ldr	r0, [r0, #0]
 8009f2c:	6800      	ldr	r0, [r0, #0]
 8009f2e:	f380 8808 	msr	MSP, r0
 8009f32:	f04f 0000 	mov.w	r0, #0
 8009f36:	f380 8814 	msr	CONTROL, r0
 8009f3a:	b662      	cpsie	i
 8009f3c:	b661      	cpsie	f
 8009f3e:	f3bf 8f4f 	dsb	sy
 8009f42:	f3bf 8f6f 	isb	sy
 8009f46:	df00      	svc	0
 8009f48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009f4a:	bf00      	nop
 8009f4c:	e000ed08 	.word	0xe000ed08

08009f50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b084      	sub	sp, #16
 8009f54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009f56:	4b37      	ldr	r3, [pc, #220]	; (800a034 <xPortStartScheduler+0xe4>)
 8009f58:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	22ff      	movs	r2, #255	; 0xff
 8009f66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	781b      	ldrb	r3, [r3, #0]
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009f70:	78fb      	ldrb	r3, [r7, #3]
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009f78:	b2da      	uxtb	r2, r3
 8009f7a:	4b2f      	ldr	r3, [pc, #188]	; (800a038 <xPortStartScheduler+0xe8>)
 8009f7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009f7e:	4b2f      	ldr	r3, [pc, #188]	; (800a03c <xPortStartScheduler+0xec>)
 8009f80:	2207      	movs	r2, #7
 8009f82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f84:	e009      	b.n	8009f9a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009f86:	4b2d      	ldr	r3, [pc, #180]	; (800a03c <xPortStartScheduler+0xec>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	3b01      	subs	r3, #1
 8009f8c:	4a2b      	ldr	r2, [pc, #172]	; (800a03c <xPortStartScheduler+0xec>)
 8009f8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009f90:	78fb      	ldrb	r3, [r7, #3]
 8009f92:	b2db      	uxtb	r3, r3
 8009f94:	005b      	lsls	r3, r3, #1
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f9a:	78fb      	ldrb	r3, [r7, #3]
 8009f9c:	b2db      	uxtb	r3, r3
 8009f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fa2:	2b80      	cmp	r3, #128	; 0x80
 8009fa4:	d0ef      	beq.n	8009f86 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009fa6:	4b25      	ldr	r3, [pc, #148]	; (800a03c <xPortStartScheduler+0xec>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f1c3 0307 	rsb	r3, r3, #7
 8009fae:	2b04      	cmp	r3, #4
 8009fb0:	d00c      	beq.n	8009fcc <xPortStartScheduler+0x7c>
	__asm volatile
 8009fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb6:	b672      	cpsid	i
 8009fb8:	f383 8811 	msr	BASEPRI, r3
 8009fbc:	f3bf 8f6f 	isb	sy
 8009fc0:	f3bf 8f4f 	dsb	sy
 8009fc4:	b662      	cpsie	i
 8009fc6:	60bb      	str	r3, [r7, #8]
}
 8009fc8:	bf00      	nop
 8009fca:	e7fe      	b.n	8009fca <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009fcc:	4b1b      	ldr	r3, [pc, #108]	; (800a03c <xPortStartScheduler+0xec>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	021b      	lsls	r3, r3, #8
 8009fd2:	4a1a      	ldr	r2, [pc, #104]	; (800a03c <xPortStartScheduler+0xec>)
 8009fd4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009fd6:	4b19      	ldr	r3, [pc, #100]	; (800a03c <xPortStartScheduler+0xec>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009fde:	4a17      	ldr	r2, [pc, #92]	; (800a03c <xPortStartScheduler+0xec>)
 8009fe0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	b2da      	uxtb	r2, r3
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009fea:	4b15      	ldr	r3, [pc, #84]	; (800a040 <xPortStartScheduler+0xf0>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4a14      	ldr	r2, [pc, #80]	; (800a040 <xPortStartScheduler+0xf0>)
 8009ff0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009ff4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ff6:	4b12      	ldr	r3, [pc, #72]	; (800a040 <xPortStartScheduler+0xf0>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a11      	ldr	r2, [pc, #68]	; (800a040 <xPortStartScheduler+0xf0>)
 8009ffc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a000:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a002:	f000 f8dd 	bl	800a1c0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a006:	4b0f      	ldr	r3, [pc, #60]	; (800a044 <xPortStartScheduler+0xf4>)
 800a008:	2200      	movs	r2, #0
 800a00a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a00c:	f000 f8fc 	bl	800a208 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a010:	4b0d      	ldr	r3, [pc, #52]	; (800a048 <xPortStartScheduler+0xf8>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4a0c      	ldr	r2, [pc, #48]	; (800a048 <xPortStartScheduler+0xf8>)
 800a016:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a01a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a01c:	f7ff ff84 	bl	8009f28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a020:	f7ff f842 	bl	80090a8 <vTaskSwitchContext>
	prvTaskExitError();
 800a024:	f7ff ff38 	bl	8009e98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3710      	adds	r7, #16
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}
 800a032:	bf00      	nop
 800a034:	e000e400 	.word	0xe000e400
 800a038:	20001864 	.word	0x20001864
 800a03c:	20001868 	.word	0x20001868
 800a040:	e000ed20 	.word	0xe000ed20
 800a044:	20000064 	.word	0x20000064
 800a048:	e000ef34 	.word	0xe000ef34

0800a04c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a04c:	b480      	push	{r7}
 800a04e:	b083      	sub	sp, #12
 800a050:	af00      	add	r7, sp, #0
	__asm volatile
 800a052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a056:	b672      	cpsid	i
 800a058:	f383 8811 	msr	BASEPRI, r3
 800a05c:	f3bf 8f6f 	isb	sy
 800a060:	f3bf 8f4f 	dsb	sy
 800a064:	b662      	cpsie	i
 800a066:	607b      	str	r3, [r7, #4]
}
 800a068:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a06a:	4b10      	ldr	r3, [pc, #64]	; (800a0ac <vPortEnterCritical+0x60>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	3301      	adds	r3, #1
 800a070:	4a0e      	ldr	r2, [pc, #56]	; (800a0ac <vPortEnterCritical+0x60>)
 800a072:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a074:	4b0d      	ldr	r3, [pc, #52]	; (800a0ac <vPortEnterCritical+0x60>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d111      	bne.n	800a0a0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a07c:	4b0c      	ldr	r3, [pc, #48]	; (800a0b0 <vPortEnterCritical+0x64>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	b2db      	uxtb	r3, r3
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00c      	beq.n	800a0a0 <vPortEnterCritical+0x54>
	__asm volatile
 800a086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a08a:	b672      	cpsid	i
 800a08c:	f383 8811 	msr	BASEPRI, r3
 800a090:	f3bf 8f6f 	isb	sy
 800a094:	f3bf 8f4f 	dsb	sy
 800a098:	b662      	cpsie	i
 800a09a:	603b      	str	r3, [r7, #0]
}
 800a09c:	bf00      	nop
 800a09e:	e7fe      	b.n	800a09e <vPortEnterCritical+0x52>
	}
}
 800a0a0:	bf00      	nop
 800a0a2:	370c      	adds	r7, #12
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr
 800a0ac:	20000064 	.word	0x20000064
 800a0b0:	e000ed04 	.word	0xe000ed04

0800a0b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a0ba:	4b13      	ldr	r3, [pc, #76]	; (800a108 <vPortExitCritical+0x54>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d10c      	bne.n	800a0dc <vPortExitCritical+0x28>
	__asm volatile
 800a0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c6:	b672      	cpsid	i
 800a0c8:	f383 8811 	msr	BASEPRI, r3
 800a0cc:	f3bf 8f6f 	isb	sy
 800a0d0:	f3bf 8f4f 	dsb	sy
 800a0d4:	b662      	cpsie	i
 800a0d6:	607b      	str	r3, [r7, #4]
}
 800a0d8:	bf00      	nop
 800a0da:	e7fe      	b.n	800a0da <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a0dc:	4b0a      	ldr	r3, [pc, #40]	; (800a108 <vPortExitCritical+0x54>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	3b01      	subs	r3, #1
 800a0e2:	4a09      	ldr	r2, [pc, #36]	; (800a108 <vPortExitCritical+0x54>)
 800a0e4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a0e6:	4b08      	ldr	r3, [pc, #32]	; (800a108 <vPortExitCritical+0x54>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d105      	bne.n	800a0fa <vPortExitCritical+0x46>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	f383 8811 	msr	BASEPRI, r3
}
 800a0f8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a0fa:	bf00      	nop
 800a0fc:	370c      	adds	r7, #12
 800a0fe:	46bd      	mov	sp, r7
 800a100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a104:	4770      	bx	lr
 800a106:	bf00      	nop
 800a108:	20000064 	.word	0x20000064
 800a10c:	00000000 	.word	0x00000000

0800a110 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a110:	f3ef 8009 	mrs	r0, PSP
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	4b15      	ldr	r3, [pc, #84]	; (800a170 <pxCurrentTCBConst>)
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	f01e 0f10 	tst.w	lr, #16
 800a120:	bf08      	it	eq
 800a122:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a126:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a12a:	6010      	str	r0, [r2, #0]
 800a12c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a130:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a134:	b672      	cpsid	i
 800a136:	f380 8811 	msr	BASEPRI, r0
 800a13a:	f3bf 8f4f 	dsb	sy
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	b662      	cpsie	i
 800a144:	f7fe ffb0 	bl	80090a8 <vTaskSwitchContext>
 800a148:	f04f 0000 	mov.w	r0, #0
 800a14c:	f380 8811 	msr	BASEPRI, r0
 800a150:	bc09      	pop	{r0, r3}
 800a152:	6819      	ldr	r1, [r3, #0]
 800a154:	6808      	ldr	r0, [r1, #0]
 800a156:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15a:	f01e 0f10 	tst.w	lr, #16
 800a15e:	bf08      	it	eq
 800a160:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a164:	f380 8809 	msr	PSP, r0
 800a168:	f3bf 8f6f 	isb	sy
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop

0800a170 <pxCurrentTCBConst>:
 800a170:	20001238 	.word	0x20001238
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a174:	bf00      	nop
 800a176:	bf00      	nop

0800a178 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b082      	sub	sp, #8
 800a17c:	af00      	add	r7, sp, #0
	__asm volatile
 800a17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a182:	b672      	cpsid	i
 800a184:	f383 8811 	msr	BASEPRI, r3
 800a188:	f3bf 8f6f 	isb	sy
 800a18c:	f3bf 8f4f 	dsb	sy
 800a190:	b662      	cpsie	i
 800a192:	607b      	str	r3, [r7, #4]
}
 800a194:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a196:	f7fe fecb 	bl	8008f30 <xTaskIncrementTick>
 800a19a:	4603      	mov	r3, r0
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d003      	beq.n	800a1a8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a1a0:	4b06      	ldr	r3, [pc, #24]	; (800a1bc <SysTick_Handler+0x44>)
 800a1a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1a6:	601a      	str	r2, [r3, #0]
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	f383 8811 	msr	BASEPRI, r3
}
 800a1b2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a1b4:	bf00      	nop
 800a1b6:	3708      	adds	r7, #8
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}
 800a1bc:	e000ed04 	.word	0xe000ed04

0800a1c0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a1c4:	4b0b      	ldr	r3, [pc, #44]	; (800a1f4 <vPortSetupTimerInterrupt+0x34>)
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a1ca:	4b0b      	ldr	r3, [pc, #44]	; (800a1f8 <vPortSetupTimerInterrupt+0x38>)
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a1d0:	4b0a      	ldr	r3, [pc, #40]	; (800a1fc <vPortSetupTimerInterrupt+0x3c>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4a0a      	ldr	r2, [pc, #40]	; (800a200 <vPortSetupTimerInterrupt+0x40>)
 800a1d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1da:	099b      	lsrs	r3, r3, #6
 800a1dc:	4a09      	ldr	r2, [pc, #36]	; (800a204 <vPortSetupTimerInterrupt+0x44>)
 800a1de:	3b01      	subs	r3, #1
 800a1e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a1e2:	4b04      	ldr	r3, [pc, #16]	; (800a1f4 <vPortSetupTimerInterrupt+0x34>)
 800a1e4:	2207      	movs	r2, #7
 800a1e6:	601a      	str	r2, [r3, #0]
}
 800a1e8:	bf00      	nop
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f0:	4770      	bx	lr
 800a1f2:	bf00      	nop
 800a1f4:	e000e010 	.word	0xe000e010
 800a1f8:	e000e018 	.word	0xe000e018
 800a1fc:	2000004c 	.word	0x2000004c
 800a200:	10624dd3 	.word	0x10624dd3
 800a204:	e000e014 	.word	0xe000e014

0800a208 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a208:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a218 <vPortEnableVFP+0x10>
 800a20c:	6801      	ldr	r1, [r0, #0]
 800a20e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a212:	6001      	str	r1, [r0, #0]
 800a214:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a216:	bf00      	nop
 800a218:	e000ed88 	.word	0xe000ed88

0800a21c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a222:	f3ef 8305 	mrs	r3, IPSR
 800a226:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	2b0f      	cmp	r3, #15
 800a22c:	d916      	bls.n	800a25c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a22e:	4a19      	ldr	r2, [pc, #100]	; (800a294 <vPortValidateInterruptPriority+0x78>)
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	4413      	add	r3, r2
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a238:	4b17      	ldr	r3, [pc, #92]	; (800a298 <vPortValidateInterruptPriority+0x7c>)
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	7afa      	ldrb	r2, [r7, #11]
 800a23e:	429a      	cmp	r2, r3
 800a240:	d20c      	bcs.n	800a25c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800a242:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a246:	b672      	cpsid	i
 800a248:	f383 8811 	msr	BASEPRI, r3
 800a24c:	f3bf 8f6f 	isb	sy
 800a250:	f3bf 8f4f 	dsb	sy
 800a254:	b662      	cpsie	i
 800a256:	607b      	str	r3, [r7, #4]
}
 800a258:	bf00      	nop
 800a25a:	e7fe      	b.n	800a25a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a25c:	4b0f      	ldr	r3, [pc, #60]	; (800a29c <vPortValidateInterruptPriority+0x80>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a264:	4b0e      	ldr	r3, [pc, #56]	; (800a2a0 <vPortValidateInterruptPriority+0x84>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d90c      	bls.n	800a286 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800a26c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a270:	b672      	cpsid	i
 800a272:	f383 8811 	msr	BASEPRI, r3
 800a276:	f3bf 8f6f 	isb	sy
 800a27a:	f3bf 8f4f 	dsb	sy
 800a27e:	b662      	cpsie	i
 800a280:	603b      	str	r3, [r7, #0]
}
 800a282:	bf00      	nop
 800a284:	e7fe      	b.n	800a284 <vPortValidateInterruptPriority+0x68>
	}
 800a286:	bf00      	nop
 800a288:	3714      	adds	r7, #20
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr
 800a292:	bf00      	nop
 800a294:	e000e3f0 	.word	0xe000e3f0
 800a298:	20001864 	.word	0x20001864
 800a29c:	e000ed0c 	.word	0xe000ed0c
 800a2a0:	20001868 	.word	0x20001868

0800a2a4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b08a      	sub	sp, #40	; 0x28
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a2b0:	f7fe fd80 	bl	8008db4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a2b4:	4b5b      	ldr	r3, [pc, #364]	; (800a424 <pvPortMalloc+0x180>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d101      	bne.n	800a2c0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a2bc:	f000 f91a 	bl	800a4f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a2c0:	4b59      	ldr	r3, [pc, #356]	; (800a428 <pvPortMalloc+0x184>)
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	4013      	ands	r3, r2
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	f040 8092 	bne.w	800a3f2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d01f      	beq.n	800a314 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800a2d4:	2208      	movs	r2, #8
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4413      	add	r3, r2
 800a2da:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f003 0307 	and.w	r3, r3, #7
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d016      	beq.n	800a314 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f023 0307 	bic.w	r3, r3, #7
 800a2ec:	3308      	adds	r3, #8
 800a2ee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f003 0307 	and.w	r3, r3, #7
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00c      	beq.n	800a314 <pvPortMalloc+0x70>
	__asm volatile
 800a2fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2fe:	b672      	cpsid	i
 800a300:	f383 8811 	msr	BASEPRI, r3
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	f3bf 8f4f 	dsb	sy
 800a30c:	b662      	cpsie	i
 800a30e:	617b      	str	r3, [r7, #20]
}
 800a310:	bf00      	nop
 800a312:	e7fe      	b.n	800a312 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d06b      	beq.n	800a3f2 <pvPortMalloc+0x14e>
 800a31a:	4b44      	ldr	r3, [pc, #272]	; (800a42c <pvPortMalloc+0x188>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	429a      	cmp	r2, r3
 800a322:	d866      	bhi.n	800a3f2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a324:	4b42      	ldr	r3, [pc, #264]	; (800a430 <pvPortMalloc+0x18c>)
 800a326:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a328:	4b41      	ldr	r3, [pc, #260]	; (800a430 <pvPortMalloc+0x18c>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a32e:	e004      	b.n	800a33a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800a330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a332:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a33c:	685b      	ldr	r3, [r3, #4]
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	429a      	cmp	r2, r3
 800a342:	d903      	bls.n	800a34c <pvPortMalloc+0xa8>
 800a344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d1f1      	bne.n	800a330 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a34c:	4b35      	ldr	r3, [pc, #212]	; (800a424 <pvPortMalloc+0x180>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a352:	429a      	cmp	r2, r3
 800a354:	d04d      	beq.n	800a3f2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a356:	6a3b      	ldr	r3, [r7, #32]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	2208      	movs	r2, #8
 800a35c:	4413      	add	r3, r2
 800a35e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	6a3b      	ldr	r3, [r7, #32]
 800a366:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	1ad2      	subs	r2, r2, r3
 800a370:	2308      	movs	r3, #8
 800a372:	005b      	lsls	r3, r3, #1
 800a374:	429a      	cmp	r2, r3
 800a376:	d921      	bls.n	800a3bc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	4413      	add	r3, r2
 800a37e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a380:	69bb      	ldr	r3, [r7, #24]
 800a382:	f003 0307 	and.w	r3, r3, #7
 800a386:	2b00      	cmp	r3, #0
 800a388:	d00c      	beq.n	800a3a4 <pvPortMalloc+0x100>
	__asm volatile
 800a38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a38e:	b672      	cpsid	i
 800a390:	f383 8811 	msr	BASEPRI, r3
 800a394:	f3bf 8f6f 	isb	sy
 800a398:	f3bf 8f4f 	dsb	sy
 800a39c:	b662      	cpsie	i
 800a39e:	613b      	str	r3, [r7, #16]
}
 800a3a0:	bf00      	nop
 800a3a2:	e7fe      	b.n	800a3a2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a3a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3a6:	685a      	ldr	r2, [r3, #4]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	1ad2      	subs	r2, r2, r3
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a3b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a3b6:	69b8      	ldr	r0, [r7, #24]
 800a3b8:	f000 f8fe 	bl	800a5b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a3bc:	4b1b      	ldr	r3, [pc, #108]	; (800a42c <pvPortMalloc+0x188>)
 800a3be:	681a      	ldr	r2, [r3, #0]
 800a3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	1ad3      	subs	r3, r2, r3
 800a3c6:	4a19      	ldr	r2, [pc, #100]	; (800a42c <pvPortMalloc+0x188>)
 800a3c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a3ca:	4b18      	ldr	r3, [pc, #96]	; (800a42c <pvPortMalloc+0x188>)
 800a3cc:	681a      	ldr	r2, [r3, #0]
 800a3ce:	4b19      	ldr	r3, [pc, #100]	; (800a434 <pvPortMalloc+0x190>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	429a      	cmp	r2, r3
 800a3d4:	d203      	bcs.n	800a3de <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a3d6:	4b15      	ldr	r3, [pc, #84]	; (800a42c <pvPortMalloc+0x188>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a16      	ldr	r2, [pc, #88]	; (800a434 <pvPortMalloc+0x190>)
 800a3dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3e0:	685a      	ldr	r2, [r3, #4]
 800a3e2:	4b11      	ldr	r3, [pc, #68]	; (800a428 <pvPortMalloc+0x184>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	431a      	orrs	r2, r3
 800a3e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a3ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a3f2:	f7fe fced 	bl	8008dd0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	f003 0307 	and.w	r3, r3, #7
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d00c      	beq.n	800a41a <pvPortMalloc+0x176>
	__asm volatile
 800a400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a404:	b672      	cpsid	i
 800a406:	f383 8811 	msr	BASEPRI, r3
 800a40a:	f3bf 8f6f 	isb	sy
 800a40e:	f3bf 8f4f 	dsb	sy
 800a412:	b662      	cpsie	i
 800a414:	60fb      	str	r3, [r7, #12]
}
 800a416:	bf00      	nop
 800a418:	e7fe      	b.n	800a418 <pvPortMalloc+0x174>
	return pvReturn;
 800a41a:	69fb      	ldr	r3, [r7, #28]
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3728      	adds	r7, #40	; 0x28
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}
 800a424:	20005474 	.word	0x20005474
 800a428:	20005480 	.word	0x20005480
 800a42c:	20005478 	.word	0x20005478
 800a430:	2000546c 	.word	0x2000546c
 800a434:	2000547c 	.word	0x2000547c

0800a438 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b086      	sub	sp, #24
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d04c      	beq.n	800a4e4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a44a:	2308      	movs	r3, #8
 800a44c:	425b      	negs	r3, r3
 800a44e:	697a      	ldr	r2, [r7, #20]
 800a450:	4413      	add	r3, r2
 800a452:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	685a      	ldr	r2, [r3, #4]
 800a45c:	4b23      	ldr	r3, [pc, #140]	; (800a4ec <vPortFree+0xb4>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4013      	ands	r3, r2
 800a462:	2b00      	cmp	r3, #0
 800a464:	d10c      	bne.n	800a480 <vPortFree+0x48>
	__asm volatile
 800a466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a46a:	b672      	cpsid	i
 800a46c:	f383 8811 	msr	BASEPRI, r3
 800a470:	f3bf 8f6f 	isb	sy
 800a474:	f3bf 8f4f 	dsb	sy
 800a478:	b662      	cpsie	i
 800a47a:	60fb      	str	r3, [r7, #12]
}
 800a47c:	bf00      	nop
 800a47e:	e7fe      	b.n	800a47e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d00c      	beq.n	800a4a2 <vPortFree+0x6a>
	__asm volatile
 800a488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a48c:	b672      	cpsid	i
 800a48e:	f383 8811 	msr	BASEPRI, r3
 800a492:	f3bf 8f6f 	isb	sy
 800a496:	f3bf 8f4f 	dsb	sy
 800a49a:	b662      	cpsie	i
 800a49c:	60bb      	str	r3, [r7, #8]
}
 800a49e:	bf00      	nop
 800a4a0:	e7fe      	b.n	800a4a0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	685a      	ldr	r2, [r3, #4]
 800a4a6:	4b11      	ldr	r3, [pc, #68]	; (800a4ec <vPortFree+0xb4>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d019      	beq.n	800a4e4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d115      	bne.n	800a4e4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	685a      	ldr	r2, [r3, #4]
 800a4bc:	4b0b      	ldr	r3, [pc, #44]	; (800a4ec <vPortFree+0xb4>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	43db      	mvns	r3, r3
 800a4c2:	401a      	ands	r2, r3
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a4c8:	f7fe fc74 	bl	8008db4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	685a      	ldr	r2, [r3, #4]
 800a4d0:	4b07      	ldr	r3, [pc, #28]	; (800a4f0 <vPortFree+0xb8>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	4a06      	ldr	r2, [pc, #24]	; (800a4f0 <vPortFree+0xb8>)
 800a4d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a4da:	6938      	ldr	r0, [r7, #16]
 800a4dc:	f000 f86c 	bl	800a5b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a4e0:	f7fe fc76 	bl	8008dd0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a4e4:	bf00      	nop
 800a4e6:	3718      	adds	r7, #24
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}
 800a4ec:	20005480 	.word	0x20005480
 800a4f0:	20005478 	.word	0x20005478

0800a4f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b085      	sub	sp, #20
 800a4f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a4fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a4fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a500:	4b27      	ldr	r3, [pc, #156]	; (800a5a0 <prvHeapInit+0xac>)
 800a502:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f003 0307 	and.w	r3, r3, #7
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00c      	beq.n	800a528 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	3307      	adds	r3, #7
 800a512:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f023 0307 	bic.w	r3, r3, #7
 800a51a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a51c:	68ba      	ldr	r2, [r7, #8]
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	1ad3      	subs	r3, r2, r3
 800a522:	4a1f      	ldr	r2, [pc, #124]	; (800a5a0 <prvHeapInit+0xac>)
 800a524:	4413      	add	r3, r2
 800a526:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a52c:	4a1d      	ldr	r2, [pc, #116]	; (800a5a4 <prvHeapInit+0xb0>)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a532:	4b1c      	ldr	r3, [pc, #112]	; (800a5a4 <prvHeapInit+0xb0>)
 800a534:	2200      	movs	r2, #0
 800a536:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	68ba      	ldr	r2, [r7, #8]
 800a53c:	4413      	add	r3, r2
 800a53e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a540:	2208      	movs	r2, #8
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	1a9b      	subs	r3, r3, r2
 800a546:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	f023 0307 	bic.w	r3, r3, #7
 800a54e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	4a15      	ldr	r2, [pc, #84]	; (800a5a8 <prvHeapInit+0xb4>)
 800a554:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a556:	4b14      	ldr	r3, [pc, #80]	; (800a5a8 <prvHeapInit+0xb4>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	2200      	movs	r2, #0
 800a55c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a55e:	4b12      	ldr	r3, [pc, #72]	; (800a5a8 <prvHeapInit+0xb4>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	2200      	movs	r2, #0
 800a564:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	68fa      	ldr	r2, [r7, #12]
 800a56e:	1ad2      	subs	r2, r2, r3
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a574:	4b0c      	ldr	r3, [pc, #48]	; (800a5a8 <prvHeapInit+0xb4>)
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	4a0a      	ldr	r2, [pc, #40]	; (800a5ac <prvHeapInit+0xb8>)
 800a582:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	4a09      	ldr	r2, [pc, #36]	; (800a5b0 <prvHeapInit+0xbc>)
 800a58a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a58c:	4b09      	ldr	r3, [pc, #36]	; (800a5b4 <prvHeapInit+0xc0>)
 800a58e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a592:	601a      	str	r2, [r3, #0]
}
 800a594:	bf00      	nop
 800a596:	3714      	adds	r7, #20
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr
 800a5a0:	2000186c 	.word	0x2000186c
 800a5a4:	2000546c 	.word	0x2000546c
 800a5a8:	20005474 	.word	0x20005474
 800a5ac:	2000547c 	.word	0x2000547c
 800a5b0:	20005478 	.word	0x20005478
 800a5b4:	20005480 	.word	0x20005480

0800a5b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a5c0:	4b28      	ldr	r3, [pc, #160]	; (800a664 <prvInsertBlockIntoFreeList+0xac>)
 800a5c2:	60fb      	str	r3, [r7, #12]
 800a5c4:	e002      	b.n	800a5cc <prvInsertBlockIntoFreeList+0x14>
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	60fb      	str	r3, [r7, #12]
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	687a      	ldr	r2, [r7, #4]
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	d8f7      	bhi.n	800a5c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	68ba      	ldr	r2, [r7, #8]
 800a5e0:	4413      	add	r3, r2
 800a5e2:	687a      	ldr	r2, [r7, #4]
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d108      	bne.n	800a5fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	685a      	ldr	r2, [r3, #4]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	685b      	ldr	r3, [r3, #4]
 800a5f0:	441a      	add	r2, r3
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	68ba      	ldr	r2, [r7, #8]
 800a604:	441a      	add	r2, r3
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	429a      	cmp	r2, r3
 800a60c:	d118      	bne.n	800a640 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681a      	ldr	r2, [r3, #0]
 800a612:	4b15      	ldr	r3, [pc, #84]	; (800a668 <prvInsertBlockIntoFreeList+0xb0>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	429a      	cmp	r2, r3
 800a618:	d00d      	beq.n	800a636 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	685a      	ldr	r2, [r3, #4]
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	441a      	add	r2, r3
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	681a      	ldr	r2, [r3, #0]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	601a      	str	r2, [r3, #0]
 800a634:	e008      	b.n	800a648 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a636:	4b0c      	ldr	r3, [pc, #48]	; (800a668 <prvInsertBlockIntoFreeList+0xb0>)
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	601a      	str	r2, [r3, #0]
 800a63e:	e003      	b.n	800a648 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a648:	68fa      	ldr	r2, [r7, #12]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	429a      	cmp	r2, r3
 800a64e:	d002      	beq.n	800a656 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	687a      	ldr	r2, [r7, #4]
 800a654:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a656:	bf00      	nop
 800a658:	3714      	adds	r7, #20
 800a65a:	46bd      	mov	sp, r7
 800a65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a660:	4770      	bx	lr
 800a662:	bf00      	nop
 800a664:	2000546c 	.word	0x2000546c
 800a668:	20005474 	.word	0x20005474

0800a66c <__cvt>:
 800a66c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a66e:	ed2d 8b02 	vpush	{d8}
 800a672:	eeb0 8b40 	vmov.f64	d8, d0
 800a676:	b085      	sub	sp, #20
 800a678:	4617      	mov	r7, r2
 800a67a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a67c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a67e:	ee18 2a90 	vmov	r2, s17
 800a682:	f025 0520 	bic.w	r5, r5, #32
 800a686:	2a00      	cmp	r2, #0
 800a688:	bfb6      	itet	lt
 800a68a:	222d      	movlt	r2, #45	; 0x2d
 800a68c:	2200      	movge	r2, #0
 800a68e:	eeb1 8b40 	vneglt.f64	d8, d0
 800a692:	2d46      	cmp	r5, #70	; 0x46
 800a694:	460c      	mov	r4, r1
 800a696:	701a      	strb	r2, [r3, #0]
 800a698:	d004      	beq.n	800a6a4 <__cvt+0x38>
 800a69a:	2d45      	cmp	r5, #69	; 0x45
 800a69c:	d100      	bne.n	800a6a0 <__cvt+0x34>
 800a69e:	3401      	adds	r4, #1
 800a6a0:	2102      	movs	r1, #2
 800a6a2:	e000      	b.n	800a6a6 <__cvt+0x3a>
 800a6a4:	2103      	movs	r1, #3
 800a6a6:	ab03      	add	r3, sp, #12
 800a6a8:	9301      	str	r3, [sp, #4]
 800a6aa:	ab02      	add	r3, sp, #8
 800a6ac:	9300      	str	r3, [sp, #0]
 800a6ae:	4622      	mov	r2, r4
 800a6b0:	4633      	mov	r3, r6
 800a6b2:	eeb0 0b48 	vmov.f64	d0, d8
 800a6b6:	f000 fe87 	bl	800b3c8 <_dtoa_r>
 800a6ba:	2d47      	cmp	r5, #71	; 0x47
 800a6bc:	d101      	bne.n	800a6c2 <__cvt+0x56>
 800a6be:	07fb      	lsls	r3, r7, #31
 800a6c0:	d51a      	bpl.n	800a6f8 <__cvt+0x8c>
 800a6c2:	2d46      	cmp	r5, #70	; 0x46
 800a6c4:	eb00 0204 	add.w	r2, r0, r4
 800a6c8:	d10c      	bne.n	800a6e4 <__cvt+0x78>
 800a6ca:	7803      	ldrb	r3, [r0, #0]
 800a6cc:	2b30      	cmp	r3, #48	; 0x30
 800a6ce:	d107      	bne.n	800a6e0 <__cvt+0x74>
 800a6d0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a6d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6d8:	bf1c      	itt	ne
 800a6da:	f1c4 0401 	rsbne	r4, r4, #1
 800a6de:	6034      	strne	r4, [r6, #0]
 800a6e0:	6833      	ldr	r3, [r6, #0]
 800a6e2:	441a      	add	r2, r3
 800a6e4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a6e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ec:	bf08      	it	eq
 800a6ee:	9203      	streq	r2, [sp, #12]
 800a6f0:	2130      	movs	r1, #48	; 0x30
 800a6f2:	9b03      	ldr	r3, [sp, #12]
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d307      	bcc.n	800a708 <__cvt+0x9c>
 800a6f8:	9b03      	ldr	r3, [sp, #12]
 800a6fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a6fc:	1a1b      	subs	r3, r3, r0
 800a6fe:	6013      	str	r3, [r2, #0]
 800a700:	b005      	add	sp, #20
 800a702:	ecbd 8b02 	vpop	{d8}
 800a706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a708:	1c5c      	adds	r4, r3, #1
 800a70a:	9403      	str	r4, [sp, #12]
 800a70c:	7019      	strb	r1, [r3, #0]
 800a70e:	e7f0      	b.n	800a6f2 <__cvt+0x86>

0800a710 <__exponent>:
 800a710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a712:	4603      	mov	r3, r0
 800a714:	2900      	cmp	r1, #0
 800a716:	bfb8      	it	lt
 800a718:	4249      	neglt	r1, r1
 800a71a:	f803 2b02 	strb.w	r2, [r3], #2
 800a71e:	bfb4      	ite	lt
 800a720:	222d      	movlt	r2, #45	; 0x2d
 800a722:	222b      	movge	r2, #43	; 0x2b
 800a724:	2909      	cmp	r1, #9
 800a726:	7042      	strb	r2, [r0, #1]
 800a728:	dd2a      	ble.n	800a780 <__exponent+0x70>
 800a72a:	f10d 0207 	add.w	r2, sp, #7
 800a72e:	4617      	mov	r7, r2
 800a730:	260a      	movs	r6, #10
 800a732:	4694      	mov	ip, r2
 800a734:	fb91 f5f6 	sdiv	r5, r1, r6
 800a738:	fb06 1415 	mls	r4, r6, r5, r1
 800a73c:	3430      	adds	r4, #48	; 0x30
 800a73e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a742:	460c      	mov	r4, r1
 800a744:	2c63      	cmp	r4, #99	; 0x63
 800a746:	f102 32ff 	add.w	r2, r2, #4294967295
 800a74a:	4629      	mov	r1, r5
 800a74c:	dcf1      	bgt.n	800a732 <__exponent+0x22>
 800a74e:	3130      	adds	r1, #48	; 0x30
 800a750:	f1ac 0402 	sub.w	r4, ip, #2
 800a754:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a758:	1c41      	adds	r1, r0, #1
 800a75a:	4622      	mov	r2, r4
 800a75c:	42ba      	cmp	r2, r7
 800a75e:	d30a      	bcc.n	800a776 <__exponent+0x66>
 800a760:	f10d 0209 	add.w	r2, sp, #9
 800a764:	eba2 020c 	sub.w	r2, r2, ip
 800a768:	42bc      	cmp	r4, r7
 800a76a:	bf88      	it	hi
 800a76c:	2200      	movhi	r2, #0
 800a76e:	4413      	add	r3, r2
 800a770:	1a18      	subs	r0, r3, r0
 800a772:	b003      	add	sp, #12
 800a774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a776:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a77a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a77e:	e7ed      	b.n	800a75c <__exponent+0x4c>
 800a780:	2330      	movs	r3, #48	; 0x30
 800a782:	3130      	adds	r1, #48	; 0x30
 800a784:	7083      	strb	r3, [r0, #2]
 800a786:	70c1      	strb	r1, [r0, #3]
 800a788:	1d03      	adds	r3, r0, #4
 800a78a:	e7f1      	b.n	800a770 <__exponent+0x60>
 800a78c:	0000      	movs	r0, r0
	...

0800a790 <_printf_float>:
 800a790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a794:	b08b      	sub	sp, #44	; 0x2c
 800a796:	460c      	mov	r4, r1
 800a798:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800a79c:	4616      	mov	r6, r2
 800a79e:	461f      	mov	r7, r3
 800a7a0:	4605      	mov	r5, r0
 800a7a2:	f000 fcad 	bl	800b100 <_localeconv_r>
 800a7a6:	f8d0 b000 	ldr.w	fp, [r0]
 800a7aa:	4658      	mov	r0, fp
 800a7ac:	f7f5 fd98 	bl	80002e0 <strlen>
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	9308      	str	r3, [sp, #32]
 800a7b4:	f8d8 3000 	ldr.w	r3, [r8]
 800a7b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a7bc:	6822      	ldr	r2, [r4, #0]
 800a7be:	3307      	adds	r3, #7
 800a7c0:	f023 0307 	bic.w	r3, r3, #7
 800a7c4:	f103 0108 	add.w	r1, r3, #8
 800a7c8:	f8c8 1000 	str.w	r1, [r8]
 800a7cc:	ed93 0b00 	vldr	d0, [r3]
 800a7d0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800aa30 <_printf_float+0x2a0>
 800a7d4:	eeb0 7bc0 	vabs.f64	d7, d0
 800a7d8:	eeb4 7b46 	vcmp.f64	d7, d6
 800a7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7e0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800a7e4:	4682      	mov	sl, r0
 800a7e6:	dd24      	ble.n	800a832 <_printf_float+0xa2>
 800a7e8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7f0:	d502      	bpl.n	800a7f8 <_printf_float+0x68>
 800a7f2:	232d      	movs	r3, #45	; 0x2d
 800a7f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7f8:	498f      	ldr	r1, [pc, #572]	; (800aa38 <_printf_float+0x2a8>)
 800a7fa:	4b90      	ldr	r3, [pc, #576]	; (800aa3c <_printf_float+0x2ac>)
 800a7fc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a800:	bf94      	ite	ls
 800a802:	4688      	movls	r8, r1
 800a804:	4698      	movhi	r8, r3
 800a806:	2303      	movs	r3, #3
 800a808:	6123      	str	r3, [r4, #16]
 800a80a:	f022 0204 	bic.w	r2, r2, #4
 800a80e:	2300      	movs	r3, #0
 800a810:	6022      	str	r2, [r4, #0]
 800a812:	9304      	str	r3, [sp, #16]
 800a814:	9700      	str	r7, [sp, #0]
 800a816:	4633      	mov	r3, r6
 800a818:	aa09      	add	r2, sp, #36	; 0x24
 800a81a:	4621      	mov	r1, r4
 800a81c:	4628      	mov	r0, r5
 800a81e:	f000 f9d1 	bl	800abc4 <_printf_common>
 800a822:	3001      	adds	r0, #1
 800a824:	f040 808a 	bne.w	800a93c <_printf_float+0x1ac>
 800a828:	f04f 30ff 	mov.w	r0, #4294967295
 800a82c:	b00b      	add	sp, #44	; 0x2c
 800a82e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a832:	eeb4 0b40 	vcmp.f64	d0, d0
 800a836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a83a:	d709      	bvc.n	800a850 <_printf_float+0xc0>
 800a83c:	ee10 3a90 	vmov	r3, s1
 800a840:	2b00      	cmp	r3, #0
 800a842:	bfbc      	itt	lt
 800a844:	232d      	movlt	r3, #45	; 0x2d
 800a846:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a84a:	497d      	ldr	r1, [pc, #500]	; (800aa40 <_printf_float+0x2b0>)
 800a84c:	4b7d      	ldr	r3, [pc, #500]	; (800aa44 <_printf_float+0x2b4>)
 800a84e:	e7d5      	b.n	800a7fc <_printf_float+0x6c>
 800a850:	6863      	ldr	r3, [r4, #4]
 800a852:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a856:	9104      	str	r1, [sp, #16]
 800a858:	1c59      	adds	r1, r3, #1
 800a85a:	d13c      	bne.n	800a8d6 <_printf_float+0x146>
 800a85c:	2306      	movs	r3, #6
 800a85e:	6063      	str	r3, [r4, #4]
 800a860:	2300      	movs	r3, #0
 800a862:	9303      	str	r3, [sp, #12]
 800a864:	ab08      	add	r3, sp, #32
 800a866:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a86a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a86e:	ab07      	add	r3, sp, #28
 800a870:	6861      	ldr	r1, [r4, #4]
 800a872:	9300      	str	r3, [sp, #0]
 800a874:	6022      	str	r2, [r4, #0]
 800a876:	f10d 031b 	add.w	r3, sp, #27
 800a87a:	4628      	mov	r0, r5
 800a87c:	f7ff fef6 	bl	800a66c <__cvt>
 800a880:	9b04      	ldr	r3, [sp, #16]
 800a882:	9907      	ldr	r1, [sp, #28]
 800a884:	2b47      	cmp	r3, #71	; 0x47
 800a886:	4680      	mov	r8, r0
 800a888:	d108      	bne.n	800a89c <_printf_float+0x10c>
 800a88a:	1cc8      	adds	r0, r1, #3
 800a88c:	db02      	blt.n	800a894 <_printf_float+0x104>
 800a88e:	6863      	ldr	r3, [r4, #4]
 800a890:	4299      	cmp	r1, r3
 800a892:	dd41      	ble.n	800a918 <_printf_float+0x188>
 800a894:	f1a9 0902 	sub.w	r9, r9, #2
 800a898:	fa5f f989 	uxtb.w	r9, r9
 800a89c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a8a0:	d820      	bhi.n	800a8e4 <_printf_float+0x154>
 800a8a2:	3901      	subs	r1, #1
 800a8a4:	464a      	mov	r2, r9
 800a8a6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a8aa:	9107      	str	r1, [sp, #28]
 800a8ac:	f7ff ff30 	bl	800a710 <__exponent>
 800a8b0:	9a08      	ldr	r2, [sp, #32]
 800a8b2:	9004      	str	r0, [sp, #16]
 800a8b4:	1813      	adds	r3, r2, r0
 800a8b6:	2a01      	cmp	r2, #1
 800a8b8:	6123      	str	r3, [r4, #16]
 800a8ba:	dc02      	bgt.n	800a8c2 <_printf_float+0x132>
 800a8bc:	6822      	ldr	r2, [r4, #0]
 800a8be:	07d2      	lsls	r2, r2, #31
 800a8c0:	d501      	bpl.n	800a8c6 <_printf_float+0x136>
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	6123      	str	r3, [r4, #16]
 800a8c6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d0a2      	beq.n	800a814 <_printf_float+0x84>
 800a8ce:	232d      	movs	r3, #45	; 0x2d
 800a8d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8d4:	e79e      	b.n	800a814 <_printf_float+0x84>
 800a8d6:	9904      	ldr	r1, [sp, #16]
 800a8d8:	2947      	cmp	r1, #71	; 0x47
 800a8da:	d1c1      	bne.n	800a860 <_printf_float+0xd0>
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d1bf      	bne.n	800a860 <_printf_float+0xd0>
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	e7bc      	b.n	800a85e <_printf_float+0xce>
 800a8e4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a8e8:	d118      	bne.n	800a91c <_printf_float+0x18c>
 800a8ea:	2900      	cmp	r1, #0
 800a8ec:	6863      	ldr	r3, [r4, #4]
 800a8ee:	dd0b      	ble.n	800a908 <_printf_float+0x178>
 800a8f0:	6121      	str	r1, [r4, #16]
 800a8f2:	b913      	cbnz	r3, 800a8fa <_printf_float+0x16a>
 800a8f4:	6822      	ldr	r2, [r4, #0]
 800a8f6:	07d0      	lsls	r0, r2, #31
 800a8f8:	d502      	bpl.n	800a900 <_printf_float+0x170>
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	440b      	add	r3, r1
 800a8fe:	6123      	str	r3, [r4, #16]
 800a900:	2300      	movs	r3, #0
 800a902:	65a1      	str	r1, [r4, #88]	; 0x58
 800a904:	9304      	str	r3, [sp, #16]
 800a906:	e7de      	b.n	800a8c6 <_printf_float+0x136>
 800a908:	b913      	cbnz	r3, 800a910 <_printf_float+0x180>
 800a90a:	6822      	ldr	r2, [r4, #0]
 800a90c:	07d2      	lsls	r2, r2, #31
 800a90e:	d501      	bpl.n	800a914 <_printf_float+0x184>
 800a910:	3302      	adds	r3, #2
 800a912:	e7f4      	b.n	800a8fe <_printf_float+0x16e>
 800a914:	2301      	movs	r3, #1
 800a916:	e7f2      	b.n	800a8fe <_printf_float+0x16e>
 800a918:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a91c:	9b08      	ldr	r3, [sp, #32]
 800a91e:	4299      	cmp	r1, r3
 800a920:	db05      	blt.n	800a92e <_printf_float+0x19e>
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	6121      	str	r1, [r4, #16]
 800a926:	07d8      	lsls	r0, r3, #31
 800a928:	d5ea      	bpl.n	800a900 <_printf_float+0x170>
 800a92a:	1c4b      	adds	r3, r1, #1
 800a92c:	e7e7      	b.n	800a8fe <_printf_float+0x16e>
 800a92e:	2900      	cmp	r1, #0
 800a930:	bfd4      	ite	le
 800a932:	f1c1 0202 	rsble	r2, r1, #2
 800a936:	2201      	movgt	r2, #1
 800a938:	4413      	add	r3, r2
 800a93a:	e7e0      	b.n	800a8fe <_printf_float+0x16e>
 800a93c:	6823      	ldr	r3, [r4, #0]
 800a93e:	055a      	lsls	r2, r3, #21
 800a940:	d407      	bmi.n	800a952 <_printf_float+0x1c2>
 800a942:	6923      	ldr	r3, [r4, #16]
 800a944:	4642      	mov	r2, r8
 800a946:	4631      	mov	r1, r6
 800a948:	4628      	mov	r0, r5
 800a94a:	47b8      	blx	r7
 800a94c:	3001      	adds	r0, #1
 800a94e:	d12a      	bne.n	800a9a6 <_printf_float+0x216>
 800a950:	e76a      	b.n	800a828 <_printf_float+0x98>
 800a952:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a956:	f240 80e0 	bls.w	800ab1a <_printf_float+0x38a>
 800a95a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800a95e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a966:	d133      	bne.n	800a9d0 <_printf_float+0x240>
 800a968:	4a37      	ldr	r2, [pc, #220]	; (800aa48 <_printf_float+0x2b8>)
 800a96a:	2301      	movs	r3, #1
 800a96c:	4631      	mov	r1, r6
 800a96e:	4628      	mov	r0, r5
 800a970:	47b8      	blx	r7
 800a972:	3001      	adds	r0, #1
 800a974:	f43f af58 	beq.w	800a828 <_printf_float+0x98>
 800a978:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a97c:	429a      	cmp	r2, r3
 800a97e:	db02      	blt.n	800a986 <_printf_float+0x1f6>
 800a980:	6823      	ldr	r3, [r4, #0]
 800a982:	07d8      	lsls	r0, r3, #31
 800a984:	d50f      	bpl.n	800a9a6 <_printf_float+0x216>
 800a986:	4653      	mov	r3, sl
 800a988:	465a      	mov	r2, fp
 800a98a:	4631      	mov	r1, r6
 800a98c:	4628      	mov	r0, r5
 800a98e:	47b8      	blx	r7
 800a990:	3001      	adds	r0, #1
 800a992:	f43f af49 	beq.w	800a828 <_printf_float+0x98>
 800a996:	f04f 0800 	mov.w	r8, #0
 800a99a:	f104 091a 	add.w	r9, r4, #26
 800a99e:	9b08      	ldr	r3, [sp, #32]
 800a9a0:	3b01      	subs	r3, #1
 800a9a2:	4543      	cmp	r3, r8
 800a9a4:	dc09      	bgt.n	800a9ba <_printf_float+0x22a>
 800a9a6:	6823      	ldr	r3, [r4, #0]
 800a9a8:	079b      	lsls	r3, r3, #30
 800a9aa:	f100 8106 	bmi.w	800abba <_printf_float+0x42a>
 800a9ae:	68e0      	ldr	r0, [r4, #12]
 800a9b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9b2:	4298      	cmp	r0, r3
 800a9b4:	bfb8      	it	lt
 800a9b6:	4618      	movlt	r0, r3
 800a9b8:	e738      	b.n	800a82c <_printf_float+0x9c>
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	464a      	mov	r2, r9
 800a9be:	4631      	mov	r1, r6
 800a9c0:	4628      	mov	r0, r5
 800a9c2:	47b8      	blx	r7
 800a9c4:	3001      	adds	r0, #1
 800a9c6:	f43f af2f 	beq.w	800a828 <_printf_float+0x98>
 800a9ca:	f108 0801 	add.w	r8, r8, #1
 800a9ce:	e7e6      	b.n	800a99e <_printf_float+0x20e>
 800a9d0:	9b07      	ldr	r3, [sp, #28]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	dc3a      	bgt.n	800aa4c <_printf_float+0x2bc>
 800a9d6:	4a1c      	ldr	r2, [pc, #112]	; (800aa48 <_printf_float+0x2b8>)
 800a9d8:	2301      	movs	r3, #1
 800a9da:	4631      	mov	r1, r6
 800a9dc:	4628      	mov	r0, r5
 800a9de:	47b8      	blx	r7
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	f43f af21 	beq.w	800a828 <_printf_float+0x98>
 800a9e6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a9ea:	4313      	orrs	r3, r2
 800a9ec:	d102      	bne.n	800a9f4 <_printf_float+0x264>
 800a9ee:	6823      	ldr	r3, [r4, #0]
 800a9f0:	07d9      	lsls	r1, r3, #31
 800a9f2:	d5d8      	bpl.n	800a9a6 <_printf_float+0x216>
 800a9f4:	4653      	mov	r3, sl
 800a9f6:	465a      	mov	r2, fp
 800a9f8:	4631      	mov	r1, r6
 800a9fa:	4628      	mov	r0, r5
 800a9fc:	47b8      	blx	r7
 800a9fe:	3001      	adds	r0, #1
 800aa00:	f43f af12 	beq.w	800a828 <_printf_float+0x98>
 800aa04:	f04f 0900 	mov.w	r9, #0
 800aa08:	f104 0a1a 	add.w	sl, r4, #26
 800aa0c:	9b07      	ldr	r3, [sp, #28]
 800aa0e:	425b      	negs	r3, r3
 800aa10:	454b      	cmp	r3, r9
 800aa12:	dc01      	bgt.n	800aa18 <_printf_float+0x288>
 800aa14:	9b08      	ldr	r3, [sp, #32]
 800aa16:	e795      	b.n	800a944 <_printf_float+0x1b4>
 800aa18:	2301      	movs	r3, #1
 800aa1a:	4652      	mov	r2, sl
 800aa1c:	4631      	mov	r1, r6
 800aa1e:	4628      	mov	r0, r5
 800aa20:	47b8      	blx	r7
 800aa22:	3001      	adds	r0, #1
 800aa24:	f43f af00 	beq.w	800a828 <_printf_float+0x98>
 800aa28:	f109 0901 	add.w	r9, r9, #1
 800aa2c:	e7ee      	b.n	800aa0c <_printf_float+0x27c>
 800aa2e:	bf00      	nop
 800aa30:	ffffffff 	.word	0xffffffff
 800aa34:	7fefffff 	.word	0x7fefffff
 800aa38:	0800d5c4 	.word	0x0800d5c4
 800aa3c:	0800d5c8 	.word	0x0800d5c8
 800aa40:	0800d5cc 	.word	0x0800d5cc
 800aa44:	0800d5d0 	.word	0x0800d5d0
 800aa48:	0800d5d4 	.word	0x0800d5d4
 800aa4c:	9a08      	ldr	r2, [sp, #32]
 800aa4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa50:	429a      	cmp	r2, r3
 800aa52:	bfa8      	it	ge
 800aa54:	461a      	movge	r2, r3
 800aa56:	2a00      	cmp	r2, #0
 800aa58:	4691      	mov	r9, r2
 800aa5a:	dc38      	bgt.n	800aace <_printf_float+0x33e>
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	9305      	str	r3, [sp, #20]
 800aa60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa64:	f104 021a 	add.w	r2, r4, #26
 800aa68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa6a:	9905      	ldr	r1, [sp, #20]
 800aa6c:	9304      	str	r3, [sp, #16]
 800aa6e:	eba3 0309 	sub.w	r3, r3, r9
 800aa72:	428b      	cmp	r3, r1
 800aa74:	dc33      	bgt.n	800aade <_printf_float+0x34e>
 800aa76:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	db3c      	blt.n	800aaf8 <_printf_float+0x368>
 800aa7e:	6823      	ldr	r3, [r4, #0]
 800aa80:	07da      	lsls	r2, r3, #31
 800aa82:	d439      	bmi.n	800aaf8 <_printf_float+0x368>
 800aa84:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800aa88:	eba2 0903 	sub.w	r9, r2, r3
 800aa8c:	9b04      	ldr	r3, [sp, #16]
 800aa8e:	1ad2      	subs	r2, r2, r3
 800aa90:	4591      	cmp	r9, r2
 800aa92:	bfa8      	it	ge
 800aa94:	4691      	movge	r9, r2
 800aa96:	f1b9 0f00 	cmp.w	r9, #0
 800aa9a:	dc35      	bgt.n	800ab08 <_printf_float+0x378>
 800aa9c:	f04f 0800 	mov.w	r8, #0
 800aaa0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aaa4:	f104 0a1a 	add.w	sl, r4, #26
 800aaa8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800aaac:	1a9b      	subs	r3, r3, r2
 800aaae:	eba3 0309 	sub.w	r3, r3, r9
 800aab2:	4543      	cmp	r3, r8
 800aab4:	f77f af77 	ble.w	800a9a6 <_printf_float+0x216>
 800aab8:	2301      	movs	r3, #1
 800aaba:	4652      	mov	r2, sl
 800aabc:	4631      	mov	r1, r6
 800aabe:	4628      	mov	r0, r5
 800aac0:	47b8      	blx	r7
 800aac2:	3001      	adds	r0, #1
 800aac4:	f43f aeb0 	beq.w	800a828 <_printf_float+0x98>
 800aac8:	f108 0801 	add.w	r8, r8, #1
 800aacc:	e7ec      	b.n	800aaa8 <_printf_float+0x318>
 800aace:	4613      	mov	r3, r2
 800aad0:	4631      	mov	r1, r6
 800aad2:	4642      	mov	r2, r8
 800aad4:	4628      	mov	r0, r5
 800aad6:	47b8      	blx	r7
 800aad8:	3001      	adds	r0, #1
 800aada:	d1bf      	bne.n	800aa5c <_printf_float+0x2cc>
 800aadc:	e6a4      	b.n	800a828 <_printf_float+0x98>
 800aade:	2301      	movs	r3, #1
 800aae0:	4631      	mov	r1, r6
 800aae2:	4628      	mov	r0, r5
 800aae4:	9204      	str	r2, [sp, #16]
 800aae6:	47b8      	blx	r7
 800aae8:	3001      	adds	r0, #1
 800aaea:	f43f ae9d 	beq.w	800a828 <_printf_float+0x98>
 800aaee:	9b05      	ldr	r3, [sp, #20]
 800aaf0:	9a04      	ldr	r2, [sp, #16]
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	9305      	str	r3, [sp, #20]
 800aaf6:	e7b7      	b.n	800aa68 <_printf_float+0x2d8>
 800aaf8:	4653      	mov	r3, sl
 800aafa:	465a      	mov	r2, fp
 800aafc:	4631      	mov	r1, r6
 800aafe:	4628      	mov	r0, r5
 800ab00:	47b8      	blx	r7
 800ab02:	3001      	adds	r0, #1
 800ab04:	d1be      	bne.n	800aa84 <_printf_float+0x2f4>
 800ab06:	e68f      	b.n	800a828 <_printf_float+0x98>
 800ab08:	9a04      	ldr	r2, [sp, #16]
 800ab0a:	464b      	mov	r3, r9
 800ab0c:	4442      	add	r2, r8
 800ab0e:	4631      	mov	r1, r6
 800ab10:	4628      	mov	r0, r5
 800ab12:	47b8      	blx	r7
 800ab14:	3001      	adds	r0, #1
 800ab16:	d1c1      	bne.n	800aa9c <_printf_float+0x30c>
 800ab18:	e686      	b.n	800a828 <_printf_float+0x98>
 800ab1a:	9a08      	ldr	r2, [sp, #32]
 800ab1c:	2a01      	cmp	r2, #1
 800ab1e:	dc01      	bgt.n	800ab24 <_printf_float+0x394>
 800ab20:	07db      	lsls	r3, r3, #31
 800ab22:	d537      	bpl.n	800ab94 <_printf_float+0x404>
 800ab24:	2301      	movs	r3, #1
 800ab26:	4642      	mov	r2, r8
 800ab28:	4631      	mov	r1, r6
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	47b8      	blx	r7
 800ab2e:	3001      	adds	r0, #1
 800ab30:	f43f ae7a 	beq.w	800a828 <_printf_float+0x98>
 800ab34:	4653      	mov	r3, sl
 800ab36:	465a      	mov	r2, fp
 800ab38:	4631      	mov	r1, r6
 800ab3a:	4628      	mov	r0, r5
 800ab3c:	47b8      	blx	r7
 800ab3e:	3001      	adds	r0, #1
 800ab40:	f43f ae72 	beq.w	800a828 <_printf_float+0x98>
 800ab44:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ab48:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ab4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab50:	9b08      	ldr	r3, [sp, #32]
 800ab52:	d01a      	beq.n	800ab8a <_printf_float+0x3fa>
 800ab54:	3b01      	subs	r3, #1
 800ab56:	f108 0201 	add.w	r2, r8, #1
 800ab5a:	4631      	mov	r1, r6
 800ab5c:	4628      	mov	r0, r5
 800ab5e:	47b8      	blx	r7
 800ab60:	3001      	adds	r0, #1
 800ab62:	d10e      	bne.n	800ab82 <_printf_float+0x3f2>
 800ab64:	e660      	b.n	800a828 <_printf_float+0x98>
 800ab66:	2301      	movs	r3, #1
 800ab68:	464a      	mov	r2, r9
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	47b8      	blx	r7
 800ab70:	3001      	adds	r0, #1
 800ab72:	f43f ae59 	beq.w	800a828 <_printf_float+0x98>
 800ab76:	f108 0801 	add.w	r8, r8, #1
 800ab7a:	9b08      	ldr	r3, [sp, #32]
 800ab7c:	3b01      	subs	r3, #1
 800ab7e:	4543      	cmp	r3, r8
 800ab80:	dcf1      	bgt.n	800ab66 <_printf_float+0x3d6>
 800ab82:	9b04      	ldr	r3, [sp, #16]
 800ab84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ab88:	e6dd      	b.n	800a946 <_printf_float+0x1b6>
 800ab8a:	f04f 0800 	mov.w	r8, #0
 800ab8e:	f104 091a 	add.w	r9, r4, #26
 800ab92:	e7f2      	b.n	800ab7a <_printf_float+0x3ea>
 800ab94:	2301      	movs	r3, #1
 800ab96:	4642      	mov	r2, r8
 800ab98:	e7df      	b.n	800ab5a <_printf_float+0x3ca>
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	464a      	mov	r2, r9
 800ab9e:	4631      	mov	r1, r6
 800aba0:	4628      	mov	r0, r5
 800aba2:	47b8      	blx	r7
 800aba4:	3001      	adds	r0, #1
 800aba6:	f43f ae3f 	beq.w	800a828 <_printf_float+0x98>
 800abaa:	f108 0801 	add.w	r8, r8, #1
 800abae:	68e3      	ldr	r3, [r4, #12]
 800abb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800abb2:	1a5b      	subs	r3, r3, r1
 800abb4:	4543      	cmp	r3, r8
 800abb6:	dcf0      	bgt.n	800ab9a <_printf_float+0x40a>
 800abb8:	e6f9      	b.n	800a9ae <_printf_float+0x21e>
 800abba:	f04f 0800 	mov.w	r8, #0
 800abbe:	f104 0919 	add.w	r9, r4, #25
 800abc2:	e7f4      	b.n	800abae <_printf_float+0x41e>

0800abc4 <_printf_common>:
 800abc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abc8:	4616      	mov	r6, r2
 800abca:	4699      	mov	r9, r3
 800abcc:	688a      	ldr	r2, [r1, #8]
 800abce:	690b      	ldr	r3, [r1, #16]
 800abd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800abd4:	4293      	cmp	r3, r2
 800abd6:	bfb8      	it	lt
 800abd8:	4613      	movlt	r3, r2
 800abda:	6033      	str	r3, [r6, #0]
 800abdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800abe0:	4607      	mov	r7, r0
 800abe2:	460c      	mov	r4, r1
 800abe4:	b10a      	cbz	r2, 800abea <_printf_common+0x26>
 800abe6:	3301      	adds	r3, #1
 800abe8:	6033      	str	r3, [r6, #0]
 800abea:	6823      	ldr	r3, [r4, #0]
 800abec:	0699      	lsls	r1, r3, #26
 800abee:	bf42      	ittt	mi
 800abf0:	6833      	ldrmi	r3, [r6, #0]
 800abf2:	3302      	addmi	r3, #2
 800abf4:	6033      	strmi	r3, [r6, #0]
 800abf6:	6825      	ldr	r5, [r4, #0]
 800abf8:	f015 0506 	ands.w	r5, r5, #6
 800abfc:	d106      	bne.n	800ac0c <_printf_common+0x48>
 800abfe:	f104 0a19 	add.w	sl, r4, #25
 800ac02:	68e3      	ldr	r3, [r4, #12]
 800ac04:	6832      	ldr	r2, [r6, #0]
 800ac06:	1a9b      	subs	r3, r3, r2
 800ac08:	42ab      	cmp	r3, r5
 800ac0a:	dc26      	bgt.n	800ac5a <_printf_common+0x96>
 800ac0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ac10:	1e13      	subs	r3, r2, #0
 800ac12:	6822      	ldr	r2, [r4, #0]
 800ac14:	bf18      	it	ne
 800ac16:	2301      	movne	r3, #1
 800ac18:	0692      	lsls	r2, r2, #26
 800ac1a:	d42b      	bmi.n	800ac74 <_printf_common+0xb0>
 800ac1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ac20:	4649      	mov	r1, r9
 800ac22:	4638      	mov	r0, r7
 800ac24:	47c0      	blx	r8
 800ac26:	3001      	adds	r0, #1
 800ac28:	d01e      	beq.n	800ac68 <_printf_common+0xa4>
 800ac2a:	6823      	ldr	r3, [r4, #0]
 800ac2c:	6922      	ldr	r2, [r4, #16]
 800ac2e:	f003 0306 	and.w	r3, r3, #6
 800ac32:	2b04      	cmp	r3, #4
 800ac34:	bf02      	ittt	eq
 800ac36:	68e5      	ldreq	r5, [r4, #12]
 800ac38:	6833      	ldreq	r3, [r6, #0]
 800ac3a:	1aed      	subeq	r5, r5, r3
 800ac3c:	68a3      	ldr	r3, [r4, #8]
 800ac3e:	bf0c      	ite	eq
 800ac40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac44:	2500      	movne	r5, #0
 800ac46:	4293      	cmp	r3, r2
 800ac48:	bfc4      	itt	gt
 800ac4a:	1a9b      	subgt	r3, r3, r2
 800ac4c:	18ed      	addgt	r5, r5, r3
 800ac4e:	2600      	movs	r6, #0
 800ac50:	341a      	adds	r4, #26
 800ac52:	42b5      	cmp	r5, r6
 800ac54:	d11a      	bne.n	800ac8c <_printf_common+0xc8>
 800ac56:	2000      	movs	r0, #0
 800ac58:	e008      	b.n	800ac6c <_printf_common+0xa8>
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	4652      	mov	r2, sl
 800ac5e:	4649      	mov	r1, r9
 800ac60:	4638      	mov	r0, r7
 800ac62:	47c0      	blx	r8
 800ac64:	3001      	adds	r0, #1
 800ac66:	d103      	bne.n	800ac70 <_printf_common+0xac>
 800ac68:	f04f 30ff 	mov.w	r0, #4294967295
 800ac6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac70:	3501      	adds	r5, #1
 800ac72:	e7c6      	b.n	800ac02 <_printf_common+0x3e>
 800ac74:	18e1      	adds	r1, r4, r3
 800ac76:	1c5a      	adds	r2, r3, #1
 800ac78:	2030      	movs	r0, #48	; 0x30
 800ac7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac7e:	4422      	add	r2, r4
 800ac80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac88:	3302      	adds	r3, #2
 800ac8a:	e7c7      	b.n	800ac1c <_printf_common+0x58>
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	4622      	mov	r2, r4
 800ac90:	4649      	mov	r1, r9
 800ac92:	4638      	mov	r0, r7
 800ac94:	47c0      	blx	r8
 800ac96:	3001      	adds	r0, #1
 800ac98:	d0e6      	beq.n	800ac68 <_printf_common+0xa4>
 800ac9a:	3601      	adds	r6, #1
 800ac9c:	e7d9      	b.n	800ac52 <_printf_common+0x8e>
	...

0800aca0 <_printf_i>:
 800aca0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aca4:	7e0f      	ldrb	r7, [r1, #24]
 800aca6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aca8:	2f78      	cmp	r7, #120	; 0x78
 800acaa:	4691      	mov	r9, r2
 800acac:	4680      	mov	r8, r0
 800acae:	460c      	mov	r4, r1
 800acb0:	469a      	mov	sl, r3
 800acb2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800acb6:	d807      	bhi.n	800acc8 <_printf_i+0x28>
 800acb8:	2f62      	cmp	r7, #98	; 0x62
 800acba:	d80a      	bhi.n	800acd2 <_printf_i+0x32>
 800acbc:	2f00      	cmp	r7, #0
 800acbe:	f000 80d4 	beq.w	800ae6a <_printf_i+0x1ca>
 800acc2:	2f58      	cmp	r7, #88	; 0x58
 800acc4:	f000 80c0 	beq.w	800ae48 <_printf_i+0x1a8>
 800acc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800accc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800acd0:	e03a      	b.n	800ad48 <_printf_i+0xa8>
 800acd2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800acd6:	2b15      	cmp	r3, #21
 800acd8:	d8f6      	bhi.n	800acc8 <_printf_i+0x28>
 800acda:	a101      	add	r1, pc, #4	; (adr r1, 800ace0 <_printf_i+0x40>)
 800acdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ace0:	0800ad39 	.word	0x0800ad39
 800ace4:	0800ad4d 	.word	0x0800ad4d
 800ace8:	0800acc9 	.word	0x0800acc9
 800acec:	0800acc9 	.word	0x0800acc9
 800acf0:	0800acc9 	.word	0x0800acc9
 800acf4:	0800acc9 	.word	0x0800acc9
 800acf8:	0800ad4d 	.word	0x0800ad4d
 800acfc:	0800acc9 	.word	0x0800acc9
 800ad00:	0800acc9 	.word	0x0800acc9
 800ad04:	0800acc9 	.word	0x0800acc9
 800ad08:	0800acc9 	.word	0x0800acc9
 800ad0c:	0800ae51 	.word	0x0800ae51
 800ad10:	0800ad79 	.word	0x0800ad79
 800ad14:	0800ae0b 	.word	0x0800ae0b
 800ad18:	0800acc9 	.word	0x0800acc9
 800ad1c:	0800acc9 	.word	0x0800acc9
 800ad20:	0800ae73 	.word	0x0800ae73
 800ad24:	0800acc9 	.word	0x0800acc9
 800ad28:	0800ad79 	.word	0x0800ad79
 800ad2c:	0800acc9 	.word	0x0800acc9
 800ad30:	0800acc9 	.word	0x0800acc9
 800ad34:	0800ae13 	.word	0x0800ae13
 800ad38:	682b      	ldr	r3, [r5, #0]
 800ad3a:	1d1a      	adds	r2, r3, #4
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	602a      	str	r2, [r5, #0]
 800ad40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad48:	2301      	movs	r3, #1
 800ad4a:	e09f      	b.n	800ae8c <_printf_i+0x1ec>
 800ad4c:	6820      	ldr	r0, [r4, #0]
 800ad4e:	682b      	ldr	r3, [r5, #0]
 800ad50:	0607      	lsls	r7, r0, #24
 800ad52:	f103 0104 	add.w	r1, r3, #4
 800ad56:	6029      	str	r1, [r5, #0]
 800ad58:	d501      	bpl.n	800ad5e <_printf_i+0xbe>
 800ad5a:	681e      	ldr	r6, [r3, #0]
 800ad5c:	e003      	b.n	800ad66 <_printf_i+0xc6>
 800ad5e:	0646      	lsls	r6, r0, #25
 800ad60:	d5fb      	bpl.n	800ad5a <_printf_i+0xba>
 800ad62:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ad66:	2e00      	cmp	r6, #0
 800ad68:	da03      	bge.n	800ad72 <_printf_i+0xd2>
 800ad6a:	232d      	movs	r3, #45	; 0x2d
 800ad6c:	4276      	negs	r6, r6
 800ad6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad72:	485a      	ldr	r0, [pc, #360]	; (800aedc <_printf_i+0x23c>)
 800ad74:	230a      	movs	r3, #10
 800ad76:	e012      	b.n	800ad9e <_printf_i+0xfe>
 800ad78:	682b      	ldr	r3, [r5, #0]
 800ad7a:	6820      	ldr	r0, [r4, #0]
 800ad7c:	1d19      	adds	r1, r3, #4
 800ad7e:	6029      	str	r1, [r5, #0]
 800ad80:	0605      	lsls	r5, r0, #24
 800ad82:	d501      	bpl.n	800ad88 <_printf_i+0xe8>
 800ad84:	681e      	ldr	r6, [r3, #0]
 800ad86:	e002      	b.n	800ad8e <_printf_i+0xee>
 800ad88:	0641      	lsls	r1, r0, #25
 800ad8a:	d5fb      	bpl.n	800ad84 <_printf_i+0xe4>
 800ad8c:	881e      	ldrh	r6, [r3, #0]
 800ad8e:	4853      	ldr	r0, [pc, #332]	; (800aedc <_printf_i+0x23c>)
 800ad90:	2f6f      	cmp	r7, #111	; 0x6f
 800ad92:	bf0c      	ite	eq
 800ad94:	2308      	moveq	r3, #8
 800ad96:	230a      	movne	r3, #10
 800ad98:	2100      	movs	r1, #0
 800ad9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad9e:	6865      	ldr	r5, [r4, #4]
 800ada0:	60a5      	str	r5, [r4, #8]
 800ada2:	2d00      	cmp	r5, #0
 800ada4:	bfa2      	ittt	ge
 800ada6:	6821      	ldrge	r1, [r4, #0]
 800ada8:	f021 0104 	bicge.w	r1, r1, #4
 800adac:	6021      	strge	r1, [r4, #0]
 800adae:	b90e      	cbnz	r6, 800adb4 <_printf_i+0x114>
 800adb0:	2d00      	cmp	r5, #0
 800adb2:	d04b      	beq.n	800ae4c <_printf_i+0x1ac>
 800adb4:	4615      	mov	r5, r2
 800adb6:	fbb6 f1f3 	udiv	r1, r6, r3
 800adba:	fb03 6711 	mls	r7, r3, r1, r6
 800adbe:	5dc7      	ldrb	r7, [r0, r7]
 800adc0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800adc4:	4637      	mov	r7, r6
 800adc6:	42bb      	cmp	r3, r7
 800adc8:	460e      	mov	r6, r1
 800adca:	d9f4      	bls.n	800adb6 <_printf_i+0x116>
 800adcc:	2b08      	cmp	r3, #8
 800adce:	d10b      	bne.n	800ade8 <_printf_i+0x148>
 800add0:	6823      	ldr	r3, [r4, #0]
 800add2:	07de      	lsls	r6, r3, #31
 800add4:	d508      	bpl.n	800ade8 <_printf_i+0x148>
 800add6:	6923      	ldr	r3, [r4, #16]
 800add8:	6861      	ldr	r1, [r4, #4]
 800adda:	4299      	cmp	r1, r3
 800addc:	bfde      	ittt	le
 800adde:	2330      	movle	r3, #48	; 0x30
 800ade0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ade4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ade8:	1b52      	subs	r2, r2, r5
 800adea:	6122      	str	r2, [r4, #16]
 800adec:	f8cd a000 	str.w	sl, [sp]
 800adf0:	464b      	mov	r3, r9
 800adf2:	aa03      	add	r2, sp, #12
 800adf4:	4621      	mov	r1, r4
 800adf6:	4640      	mov	r0, r8
 800adf8:	f7ff fee4 	bl	800abc4 <_printf_common>
 800adfc:	3001      	adds	r0, #1
 800adfe:	d14a      	bne.n	800ae96 <_printf_i+0x1f6>
 800ae00:	f04f 30ff 	mov.w	r0, #4294967295
 800ae04:	b004      	add	sp, #16
 800ae06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae0a:	6823      	ldr	r3, [r4, #0]
 800ae0c:	f043 0320 	orr.w	r3, r3, #32
 800ae10:	6023      	str	r3, [r4, #0]
 800ae12:	4833      	ldr	r0, [pc, #204]	; (800aee0 <_printf_i+0x240>)
 800ae14:	2778      	movs	r7, #120	; 0x78
 800ae16:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ae1a:	6823      	ldr	r3, [r4, #0]
 800ae1c:	6829      	ldr	r1, [r5, #0]
 800ae1e:	061f      	lsls	r7, r3, #24
 800ae20:	f851 6b04 	ldr.w	r6, [r1], #4
 800ae24:	d402      	bmi.n	800ae2c <_printf_i+0x18c>
 800ae26:	065f      	lsls	r7, r3, #25
 800ae28:	bf48      	it	mi
 800ae2a:	b2b6      	uxthmi	r6, r6
 800ae2c:	07df      	lsls	r7, r3, #31
 800ae2e:	bf48      	it	mi
 800ae30:	f043 0320 	orrmi.w	r3, r3, #32
 800ae34:	6029      	str	r1, [r5, #0]
 800ae36:	bf48      	it	mi
 800ae38:	6023      	strmi	r3, [r4, #0]
 800ae3a:	b91e      	cbnz	r6, 800ae44 <_printf_i+0x1a4>
 800ae3c:	6823      	ldr	r3, [r4, #0]
 800ae3e:	f023 0320 	bic.w	r3, r3, #32
 800ae42:	6023      	str	r3, [r4, #0]
 800ae44:	2310      	movs	r3, #16
 800ae46:	e7a7      	b.n	800ad98 <_printf_i+0xf8>
 800ae48:	4824      	ldr	r0, [pc, #144]	; (800aedc <_printf_i+0x23c>)
 800ae4a:	e7e4      	b.n	800ae16 <_printf_i+0x176>
 800ae4c:	4615      	mov	r5, r2
 800ae4e:	e7bd      	b.n	800adcc <_printf_i+0x12c>
 800ae50:	682b      	ldr	r3, [r5, #0]
 800ae52:	6826      	ldr	r6, [r4, #0]
 800ae54:	6961      	ldr	r1, [r4, #20]
 800ae56:	1d18      	adds	r0, r3, #4
 800ae58:	6028      	str	r0, [r5, #0]
 800ae5a:	0635      	lsls	r5, r6, #24
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	d501      	bpl.n	800ae64 <_printf_i+0x1c4>
 800ae60:	6019      	str	r1, [r3, #0]
 800ae62:	e002      	b.n	800ae6a <_printf_i+0x1ca>
 800ae64:	0670      	lsls	r0, r6, #25
 800ae66:	d5fb      	bpl.n	800ae60 <_printf_i+0x1c0>
 800ae68:	8019      	strh	r1, [r3, #0]
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	6123      	str	r3, [r4, #16]
 800ae6e:	4615      	mov	r5, r2
 800ae70:	e7bc      	b.n	800adec <_printf_i+0x14c>
 800ae72:	682b      	ldr	r3, [r5, #0]
 800ae74:	1d1a      	adds	r2, r3, #4
 800ae76:	602a      	str	r2, [r5, #0]
 800ae78:	681d      	ldr	r5, [r3, #0]
 800ae7a:	6862      	ldr	r2, [r4, #4]
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	4628      	mov	r0, r5
 800ae80:	f7f5 f9de 	bl	8000240 <memchr>
 800ae84:	b108      	cbz	r0, 800ae8a <_printf_i+0x1ea>
 800ae86:	1b40      	subs	r0, r0, r5
 800ae88:	6060      	str	r0, [r4, #4]
 800ae8a:	6863      	ldr	r3, [r4, #4]
 800ae8c:	6123      	str	r3, [r4, #16]
 800ae8e:	2300      	movs	r3, #0
 800ae90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae94:	e7aa      	b.n	800adec <_printf_i+0x14c>
 800ae96:	6923      	ldr	r3, [r4, #16]
 800ae98:	462a      	mov	r2, r5
 800ae9a:	4649      	mov	r1, r9
 800ae9c:	4640      	mov	r0, r8
 800ae9e:	47d0      	blx	sl
 800aea0:	3001      	adds	r0, #1
 800aea2:	d0ad      	beq.n	800ae00 <_printf_i+0x160>
 800aea4:	6823      	ldr	r3, [r4, #0]
 800aea6:	079b      	lsls	r3, r3, #30
 800aea8:	d413      	bmi.n	800aed2 <_printf_i+0x232>
 800aeaa:	68e0      	ldr	r0, [r4, #12]
 800aeac:	9b03      	ldr	r3, [sp, #12]
 800aeae:	4298      	cmp	r0, r3
 800aeb0:	bfb8      	it	lt
 800aeb2:	4618      	movlt	r0, r3
 800aeb4:	e7a6      	b.n	800ae04 <_printf_i+0x164>
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	4632      	mov	r2, r6
 800aeba:	4649      	mov	r1, r9
 800aebc:	4640      	mov	r0, r8
 800aebe:	47d0      	blx	sl
 800aec0:	3001      	adds	r0, #1
 800aec2:	d09d      	beq.n	800ae00 <_printf_i+0x160>
 800aec4:	3501      	adds	r5, #1
 800aec6:	68e3      	ldr	r3, [r4, #12]
 800aec8:	9903      	ldr	r1, [sp, #12]
 800aeca:	1a5b      	subs	r3, r3, r1
 800aecc:	42ab      	cmp	r3, r5
 800aece:	dcf2      	bgt.n	800aeb6 <_printf_i+0x216>
 800aed0:	e7eb      	b.n	800aeaa <_printf_i+0x20a>
 800aed2:	2500      	movs	r5, #0
 800aed4:	f104 0619 	add.w	r6, r4, #25
 800aed8:	e7f5      	b.n	800aec6 <_printf_i+0x226>
 800aeda:	bf00      	nop
 800aedc:	0800d5d6 	.word	0x0800d5d6
 800aee0:	0800d5e7 	.word	0x0800d5e7

0800aee4 <std>:
 800aee4:	2300      	movs	r3, #0
 800aee6:	b510      	push	{r4, lr}
 800aee8:	4604      	mov	r4, r0
 800aeea:	e9c0 3300 	strd	r3, r3, [r0]
 800aeee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aef2:	6083      	str	r3, [r0, #8]
 800aef4:	8181      	strh	r1, [r0, #12]
 800aef6:	6643      	str	r3, [r0, #100]	; 0x64
 800aef8:	81c2      	strh	r2, [r0, #14]
 800aefa:	6183      	str	r3, [r0, #24]
 800aefc:	4619      	mov	r1, r3
 800aefe:	2208      	movs	r2, #8
 800af00:	305c      	adds	r0, #92	; 0x5c
 800af02:	f000 f8f4 	bl	800b0ee <memset>
 800af06:	4b0d      	ldr	r3, [pc, #52]	; (800af3c <std+0x58>)
 800af08:	6263      	str	r3, [r4, #36]	; 0x24
 800af0a:	4b0d      	ldr	r3, [pc, #52]	; (800af40 <std+0x5c>)
 800af0c:	62a3      	str	r3, [r4, #40]	; 0x28
 800af0e:	4b0d      	ldr	r3, [pc, #52]	; (800af44 <std+0x60>)
 800af10:	62e3      	str	r3, [r4, #44]	; 0x2c
 800af12:	4b0d      	ldr	r3, [pc, #52]	; (800af48 <std+0x64>)
 800af14:	6323      	str	r3, [r4, #48]	; 0x30
 800af16:	4b0d      	ldr	r3, [pc, #52]	; (800af4c <std+0x68>)
 800af18:	6224      	str	r4, [r4, #32]
 800af1a:	429c      	cmp	r4, r3
 800af1c:	d006      	beq.n	800af2c <std+0x48>
 800af1e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800af22:	4294      	cmp	r4, r2
 800af24:	d002      	beq.n	800af2c <std+0x48>
 800af26:	33d0      	adds	r3, #208	; 0xd0
 800af28:	429c      	cmp	r4, r3
 800af2a:	d105      	bne.n	800af38 <std+0x54>
 800af2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af34:	f000 b9ae 	b.w	800b294 <__retarget_lock_init_recursive>
 800af38:	bd10      	pop	{r4, pc}
 800af3a:	bf00      	nop
 800af3c:	0800b069 	.word	0x0800b069
 800af40:	0800b08b 	.word	0x0800b08b
 800af44:	0800b0c3 	.word	0x0800b0c3
 800af48:	0800b0e7 	.word	0x0800b0e7
 800af4c:	20005484 	.word	0x20005484

0800af50 <stdio_exit_handler>:
 800af50:	4a02      	ldr	r2, [pc, #8]	; (800af5c <stdio_exit_handler+0xc>)
 800af52:	4903      	ldr	r1, [pc, #12]	; (800af60 <stdio_exit_handler+0x10>)
 800af54:	4803      	ldr	r0, [pc, #12]	; (800af64 <stdio_exit_handler+0x14>)
 800af56:	f000 b869 	b.w	800b02c <_fwalk_sglue>
 800af5a:	bf00      	nop
 800af5c:	20000068 	.word	0x20000068
 800af60:	0800c8a5 	.word	0x0800c8a5
 800af64:	20000074 	.word	0x20000074

0800af68 <cleanup_stdio>:
 800af68:	6841      	ldr	r1, [r0, #4]
 800af6a:	4b0c      	ldr	r3, [pc, #48]	; (800af9c <cleanup_stdio+0x34>)
 800af6c:	4299      	cmp	r1, r3
 800af6e:	b510      	push	{r4, lr}
 800af70:	4604      	mov	r4, r0
 800af72:	d001      	beq.n	800af78 <cleanup_stdio+0x10>
 800af74:	f001 fc96 	bl	800c8a4 <_fflush_r>
 800af78:	68a1      	ldr	r1, [r4, #8]
 800af7a:	4b09      	ldr	r3, [pc, #36]	; (800afa0 <cleanup_stdio+0x38>)
 800af7c:	4299      	cmp	r1, r3
 800af7e:	d002      	beq.n	800af86 <cleanup_stdio+0x1e>
 800af80:	4620      	mov	r0, r4
 800af82:	f001 fc8f 	bl	800c8a4 <_fflush_r>
 800af86:	68e1      	ldr	r1, [r4, #12]
 800af88:	4b06      	ldr	r3, [pc, #24]	; (800afa4 <cleanup_stdio+0x3c>)
 800af8a:	4299      	cmp	r1, r3
 800af8c:	d004      	beq.n	800af98 <cleanup_stdio+0x30>
 800af8e:	4620      	mov	r0, r4
 800af90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af94:	f001 bc86 	b.w	800c8a4 <_fflush_r>
 800af98:	bd10      	pop	{r4, pc}
 800af9a:	bf00      	nop
 800af9c:	20005484 	.word	0x20005484
 800afa0:	200054ec 	.word	0x200054ec
 800afa4:	20005554 	.word	0x20005554

0800afa8 <global_stdio_init.part.0>:
 800afa8:	b510      	push	{r4, lr}
 800afaa:	4b0b      	ldr	r3, [pc, #44]	; (800afd8 <global_stdio_init.part.0+0x30>)
 800afac:	4c0b      	ldr	r4, [pc, #44]	; (800afdc <global_stdio_init.part.0+0x34>)
 800afae:	4a0c      	ldr	r2, [pc, #48]	; (800afe0 <global_stdio_init.part.0+0x38>)
 800afb0:	601a      	str	r2, [r3, #0]
 800afb2:	4620      	mov	r0, r4
 800afb4:	2200      	movs	r2, #0
 800afb6:	2104      	movs	r1, #4
 800afb8:	f7ff ff94 	bl	800aee4 <std>
 800afbc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800afc0:	2201      	movs	r2, #1
 800afc2:	2109      	movs	r1, #9
 800afc4:	f7ff ff8e 	bl	800aee4 <std>
 800afc8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800afcc:	2202      	movs	r2, #2
 800afce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afd2:	2112      	movs	r1, #18
 800afd4:	f7ff bf86 	b.w	800aee4 <std>
 800afd8:	200055bc 	.word	0x200055bc
 800afdc:	20005484 	.word	0x20005484
 800afe0:	0800af51 	.word	0x0800af51

0800afe4 <__sfp_lock_acquire>:
 800afe4:	4801      	ldr	r0, [pc, #4]	; (800afec <__sfp_lock_acquire+0x8>)
 800afe6:	f000 b956 	b.w	800b296 <__retarget_lock_acquire_recursive>
 800afea:	bf00      	nop
 800afec:	200055c5 	.word	0x200055c5

0800aff0 <__sfp_lock_release>:
 800aff0:	4801      	ldr	r0, [pc, #4]	; (800aff8 <__sfp_lock_release+0x8>)
 800aff2:	f000 b951 	b.w	800b298 <__retarget_lock_release_recursive>
 800aff6:	bf00      	nop
 800aff8:	200055c5 	.word	0x200055c5

0800affc <__sinit>:
 800affc:	b510      	push	{r4, lr}
 800affe:	4604      	mov	r4, r0
 800b000:	f7ff fff0 	bl	800afe4 <__sfp_lock_acquire>
 800b004:	6a23      	ldr	r3, [r4, #32]
 800b006:	b11b      	cbz	r3, 800b010 <__sinit+0x14>
 800b008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b00c:	f7ff bff0 	b.w	800aff0 <__sfp_lock_release>
 800b010:	4b04      	ldr	r3, [pc, #16]	; (800b024 <__sinit+0x28>)
 800b012:	6223      	str	r3, [r4, #32]
 800b014:	4b04      	ldr	r3, [pc, #16]	; (800b028 <__sinit+0x2c>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d1f5      	bne.n	800b008 <__sinit+0xc>
 800b01c:	f7ff ffc4 	bl	800afa8 <global_stdio_init.part.0>
 800b020:	e7f2      	b.n	800b008 <__sinit+0xc>
 800b022:	bf00      	nop
 800b024:	0800af69 	.word	0x0800af69
 800b028:	200055bc 	.word	0x200055bc

0800b02c <_fwalk_sglue>:
 800b02c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b030:	4607      	mov	r7, r0
 800b032:	4688      	mov	r8, r1
 800b034:	4614      	mov	r4, r2
 800b036:	2600      	movs	r6, #0
 800b038:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b03c:	f1b9 0901 	subs.w	r9, r9, #1
 800b040:	d505      	bpl.n	800b04e <_fwalk_sglue+0x22>
 800b042:	6824      	ldr	r4, [r4, #0]
 800b044:	2c00      	cmp	r4, #0
 800b046:	d1f7      	bne.n	800b038 <_fwalk_sglue+0xc>
 800b048:	4630      	mov	r0, r6
 800b04a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b04e:	89ab      	ldrh	r3, [r5, #12]
 800b050:	2b01      	cmp	r3, #1
 800b052:	d907      	bls.n	800b064 <_fwalk_sglue+0x38>
 800b054:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b058:	3301      	adds	r3, #1
 800b05a:	d003      	beq.n	800b064 <_fwalk_sglue+0x38>
 800b05c:	4629      	mov	r1, r5
 800b05e:	4638      	mov	r0, r7
 800b060:	47c0      	blx	r8
 800b062:	4306      	orrs	r6, r0
 800b064:	3568      	adds	r5, #104	; 0x68
 800b066:	e7e9      	b.n	800b03c <_fwalk_sglue+0x10>

0800b068 <__sread>:
 800b068:	b510      	push	{r4, lr}
 800b06a:	460c      	mov	r4, r1
 800b06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b070:	f000 f8c2 	bl	800b1f8 <_read_r>
 800b074:	2800      	cmp	r0, #0
 800b076:	bfab      	itete	ge
 800b078:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b07a:	89a3      	ldrhlt	r3, [r4, #12]
 800b07c:	181b      	addge	r3, r3, r0
 800b07e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b082:	bfac      	ite	ge
 800b084:	6563      	strge	r3, [r4, #84]	; 0x54
 800b086:	81a3      	strhlt	r3, [r4, #12]
 800b088:	bd10      	pop	{r4, pc}

0800b08a <__swrite>:
 800b08a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b08e:	461f      	mov	r7, r3
 800b090:	898b      	ldrh	r3, [r1, #12]
 800b092:	05db      	lsls	r3, r3, #23
 800b094:	4605      	mov	r5, r0
 800b096:	460c      	mov	r4, r1
 800b098:	4616      	mov	r6, r2
 800b09a:	d505      	bpl.n	800b0a8 <__swrite+0x1e>
 800b09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0a0:	2302      	movs	r3, #2
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	f000 f896 	bl	800b1d4 <_lseek_r>
 800b0a8:	89a3      	ldrh	r3, [r4, #12]
 800b0aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0b2:	81a3      	strh	r3, [r4, #12]
 800b0b4:	4632      	mov	r2, r6
 800b0b6:	463b      	mov	r3, r7
 800b0b8:	4628      	mov	r0, r5
 800b0ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0be:	f000 b8ad 	b.w	800b21c <_write_r>

0800b0c2 <__sseek>:
 800b0c2:	b510      	push	{r4, lr}
 800b0c4:	460c      	mov	r4, r1
 800b0c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ca:	f000 f883 	bl	800b1d4 <_lseek_r>
 800b0ce:	1c43      	adds	r3, r0, #1
 800b0d0:	89a3      	ldrh	r3, [r4, #12]
 800b0d2:	bf15      	itete	ne
 800b0d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b0d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b0da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b0de:	81a3      	strheq	r3, [r4, #12]
 800b0e0:	bf18      	it	ne
 800b0e2:	81a3      	strhne	r3, [r4, #12]
 800b0e4:	bd10      	pop	{r4, pc}

0800b0e6 <__sclose>:
 800b0e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ea:	f000 b80d 	b.w	800b108 <_close_r>

0800b0ee <memset>:
 800b0ee:	4402      	add	r2, r0
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	4293      	cmp	r3, r2
 800b0f4:	d100      	bne.n	800b0f8 <memset+0xa>
 800b0f6:	4770      	bx	lr
 800b0f8:	f803 1b01 	strb.w	r1, [r3], #1
 800b0fc:	e7f9      	b.n	800b0f2 <memset+0x4>
	...

0800b100 <_localeconv_r>:
 800b100:	4800      	ldr	r0, [pc, #0]	; (800b104 <_localeconv_r+0x4>)
 800b102:	4770      	bx	lr
 800b104:	200001b4 	.word	0x200001b4

0800b108 <_close_r>:
 800b108:	b538      	push	{r3, r4, r5, lr}
 800b10a:	4d06      	ldr	r5, [pc, #24]	; (800b124 <_close_r+0x1c>)
 800b10c:	2300      	movs	r3, #0
 800b10e:	4604      	mov	r4, r0
 800b110:	4608      	mov	r0, r1
 800b112:	602b      	str	r3, [r5, #0]
 800b114:	f7f7 fd1b 	bl	8002b4e <_close>
 800b118:	1c43      	adds	r3, r0, #1
 800b11a:	d102      	bne.n	800b122 <_close_r+0x1a>
 800b11c:	682b      	ldr	r3, [r5, #0]
 800b11e:	b103      	cbz	r3, 800b122 <_close_r+0x1a>
 800b120:	6023      	str	r3, [r4, #0]
 800b122:	bd38      	pop	{r3, r4, r5, pc}
 800b124:	200055c0 	.word	0x200055c0

0800b128 <_reclaim_reent>:
 800b128:	4b29      	ldr	r3, [pc, #164]	; (800b1d0 <_reclaim_reent+0xa8>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	4283      	cmp	r3, r0
 800b12e:	b570      	push	{r4, r5, r6, lr}
 800b130:	4604      	mov	r4, r0
 800b132:	d04b      	beq.n	800b1cc <_reclaim_reent+0xa4>
 800b134:	69c3      	ldr	r3, [r0, #28]
 800b136:	b143      	cbz	r3, 800b14a <_reclaim_reent+0x22>
 800b138:	68db      	ldr	r3, [r3, #12]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d144      	bne.n	800b1c8 <_reclaim_reent+0xa0>
 800b13e:	69e3      	ldr	r3, [r4, #28]
 800b140:	6819      	ldr	r1, [r3, #0]
 800b142:	b111      	cbz	r1, 800b14a <_reclaim_reent+0x22>
 800b144:	4620      	mov	r0, r4
 800b146:	f000 feab 	bl	800bea0 <_free_r>
 800b14a:	6961      	ldr	r1, [r4, #20]
 800b14c:	b111      	cbz	r1, 800b154 <_reclaim_reent+0x2c>
 800b14e:	4620      	mov	r0, r4
 800b150:	f000 fea6 	bl	800bea0 <_free_r>
 800b154:	69e1      	ldr	r1, [r4, #28]
 800b156:	b111      	cbz	r1, 800b15e <_reclaim_reent+0x36>
 800b158:	4620      	mov	r0, r4
 800b15a:	f000 fea1 	bl	800bea0 <_free_r>
 800b15e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b160:	b111      	cbz	r1, 800b168 <_reclaim_reent+0x40>
 800b162:	4620      	mov	r0, r4
 800b164:	f000 fe9c 	bl	800bea0 <_free_r>
 800b168:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b16a:	b111      	cbz	r1, 800b172 <_reclaim_reent+0x4a>
 800b16c:	4620      	mov	r0, r4
 800b16e:	f000 fe97 	bl	800bea0 <_free_r>
 800b172:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b174:	b111      	cbz	r1, 800b17c <_reclaim_reent+0x54>
 800b176:	4620      	mov	r0, r4
 800b178:	f000 fe92 	bl	800bea0 <_free_r>
 800b17c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b17e:	b111      	cbz	r1, 800b186 <_reclaim_reent+0x5e>
 800b180:	4620      	mov	r0, r4
 800b182:	f000 fe8d 	bl	800bea0 <_free_r>
 800b186:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b188:	b111      	cbz	r1, 800b190 <_reclaim_reent+0x68>
 800b18a:	4620      	mov	r0, r4
 800b18c:	f000 fe88 	bl	800bea0 <_free_r>
 800b190:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b192:	b111      	cbz	r1, 800b19a <_reclaim_reent+0x72>
 800b194:	4620      	mov	r0, r4
 800b196:	f000 fe83 	bl	800bea0 <_free_r>
 800b19a:	6a23      	ldr	r3, [r4, #32]
 800b19c:	b1b3      	cbz	r3, 800b1cc <_reclaim_reent+0xa4>
 800b19e:	4620      	mov	r0, r4
 800b1a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b1a4:	4718      	bx	r3
 800b1a6:	5949      	ldr	r1, [r1, r5]
 800b1a8:	b941      	cbnz	r1, 800b1bc <_reclaim_reent+0x94>
 800b1aa:	3504      	adds	r5, #4
 800b1ac:	69e3      	ldr	r3, [r4, #28]
 800b1ae:	2d80      	cmp	r5, #128	; 0x80
 800b1b0:	68d9      	ldr	r1, [r3, #12]
 800b1b2:	d1f8      	bne.n	800b1a6 <_reclaim_reent+0x7e>
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f000 fe73 	bl	800bea0 <_free_r>
 800b1ba:	e7c0      	b.n	800b13e <_reclaim_reent+0x16>
 800b1bc:	680e      	ldr	r6, [r1, #0]
 800b1be:	4620      	mov	r0, r4
 800b1c0:	f000 fe6e 	bl	800bea0 <_free_r>
 800b1c4:	4631      	mov	r1, r6
 800b1c6:	e7ef      	b.n	800b1a8 <_reclaim_reent+0x80>
 800b1c8:	2500      	movs	r5, #0
 800b1ca:	e7ef      	b.n	800b1ac <_reclaim_reent+0x84>
 800b1cc:	bd70      	pop	{r4, r5, r6, pc}
 800b1ce:	bf00      	nop
 800b1d0:	200000c0 	.word	0x200000c0

0800b1d4 <_lseek_r>:
 800b1d4:	b538      	push	{r3, r4, r5, lr}
 800b1d6:	4d07      	ldr	r5, [pc, #28]	; (800b1f4 <_lseek_r+0x20>)
 800b1d8:	4604      	mov	r4, r0
 800b1da:	4608      	mov	r0, r1
 800b1dc:	4611      	mov	r1, r2
 800b1de:	2200      	movs	r2, #0
 800b1e0:	602a      	str	r2, [r5, #0]
 800b1e2:	461a      	mov	r2, r3
 800b1e4:	f7f7 fcda 	bl	8002b9c <_lseek>
 800b1e8:	1c43      	adds	r3, r0, #1
 800b1ea:	d102      	bne.n	800b1f2 <_lseek_r+0x1e>
 800b1ec:	682b      	ldr	r3, [r5, #0]
 800b1ee:	b103      	cbz	r3, 800b1f2 <_lseek_r+0x1e>
 800b1f0:	6023      	str	r3, [r4, #0]
 800b1f2:	bd38      	pop	{r3, r4, r5, pc}
 800b1f4:	200055c0 	.word	0x200055c0

0800b1f8 <_read_r>:
 800b1f8:	b538      	push	{r3, r4, r5, lr}
 800b1fa:	4d07      	ldr	r5, [pc, #28]	; (800b218 <_read_r+0x20>)
 800b1fc:	4604      	mov	r4, r0
 800b1fe:	4608      	mov	r0, r1
 800b200:	4611      	mov	r1, r2
 800b202:	2200      	movs	r2, #0
 800b204:	602a      	str	r2, [r5, #0]
 800b206:	461a      	mov	r2, r3
 800b208:	f7f7 fc68 	bl	8002adc <_read>
 800b20c:	1c43      	adds	r3, r0, #1
 800b20e:	d102      	bne.n	800b216 <_read_r+0x1e>
 800b210:	682b      	ldr	r3, [r5, #0]
 800b212:	b103      	cbz	r3, 800b216 <_read_r+0x1e>
 800b214:	6023      	str	r3, [r4, #0]
 800b216:	bd38      	pop	{r3, r4, r5, pc}
 800b218:	200055c0 	.word	0x200055c0

0800b21c <_write_r>:
 800b21c:	b538      	push	{r3, r4, r5, lr}
 800b21e:	4d07      	ldr	r5, [pc, #28]	; (800b23c <_write_r+0x20>)
 800b220:	4604      	mov	r4, r0
 800b222:	4608      	mov	r0, r1
 800b224:	4611      	mov	r1, r2
 800b226:	2200      	movs	r2, #0
 800b228:	602a      	str	r2, [r5, #0]
 800b22a:	461a      	mov	r2, r3
 800b22c:	f7f7 fc73 	bl	8002b16 <_write>
 800b230:	1c43      	adds	r3, r0, #1
 800b232:	d102      	bne.n	800b23a <_write_r+0x1e>
 800b234:	682b      	ldr	r3, [r5, #0]
 800b236:	b103      	cbz	r3, 800b23a <_write_r+0x1e>
 800b238:	6023      	str	r3, [r4, #0]
 800b23a:	bd38      	pop	{r3, r4, r5, pc}
 800b23c:	200055c0 	.word	0x200055c0

0800b240 <__errno>:
 800b240:	4b01      	ldr	r3, [pc, #4]	; (800b248 <__errno+0x8>)
 800b242:	6818      	ldr	r0, [r3, #0]
 800b244:	4770      	bx	lr
 800b246:	bf00      	nop
 800b248:	200000c0 	.word	0x200000c0

0800b24c <__libc_init_array>:
 800b24c:	b570      	push	{r4, r5, r6, lr}
 800b24e:	4d0d      	ldr	r5, [pc, #52]	; (800b284 <__libc_init_array+0x38>)
 800b250:	4c0d      	ldr	r4, [pc, #52]	; (800b288 <__libc_init_array+0x3c>)
 800b252:	1b64      	subs	r4, r4, r5
 800b254:	10a4      	asrs	r4, r4, #2
 800b256:	2600      	movs	r6, #0
 800b258:	42a6      	cmp	r6, r4
 800b25a:	d109      	bne.n	800b270 <__libc_init_array+0x24>
 800b25c:	4d0b      	ldr	r5, [pc, #44]	; (800b28c <__libc_init_array+0x40>)
 800b25e:	4c0c      	ldr	r4, [pc, #48]	; (800b290 <__libc_init_array+0x44>)
 800b260:	f002 f95a 	bl	800d518 <_init>
 800b264:	1b64      	subs	r4, r4, r5
 800b266:	10a4      	asrs	r4, r4, #2
 800b268:	2600      	movs	r6, #0
 800b26a:	42a6      	cmp	r6, r4
 800b26c:	d105      	bne.n	800b27a <__libc_init_array+0x2e>
 800b26e:	bd70      	pop	{r4, r5, r6, pc}
 800b270:	f855 3b04 	ldr.w	r3, [r5], #4
 800b274:	4798      	blx	r3
 800b276:	3601      	adds	r6, #1
 800b278:	e7ee      	b.n	800b258 <__libc_init_array+0xc>
 800b27a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b27e:	4798      	blx	r3
 800b280:	3601      	adds	r6, #1
 800b282:	e7f2      	b.n	800b26a <__libc_init_array+0x1e>
 800b284:	0800f1f8 	.word	0x0800f1f8
 800b288:	0800f1f8 	.word	0x0800f1f8
 800b28c:	0800f1f8 	.word	0x0800f1f8
 800b290:	0800f1fc 	.word	0x0800f1fc

0800b294 <__retarget_lock_init_recursive>:
 800b294:	4770      	bx	lr

0800b296 <__retarget_lock_acquire_recursive>:
 800b296:	4770      	bx	lr

0800b298 <__retarget_lock_release_recursive>:
 800b298:	4770      	bx	lr

0800b29a <memcpy>:
 800b29a:	440a      	add	r2, r1
 800b29c:	4291      	cmp	r1, r2
 800b29e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2a2:	d100      	bne.n	800b2a6 <memcpy+0xc>
 800b2a4:	4770      	bx	lr
 800b2a6:	b510      	push	{r4, lr}
 800b2a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2b0:	4291      	cmp	r1, r2
 800b2b2:	d1f9      	bne.n	800b2a8 <memcpy+0xe>
 800b2b4:	bd10      	pop	{r4, pc}

0800b2b6 <quorem>:
 800b2b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ba:	6903      	ldr	r3, [r0, #16]
 800b2bc:	690c      	ldr	r4, [r1, #16]
 800b2be:	42a3      	cmp	r3, r4
 800b2c0:	4607      	mov	r7, r0
 800b2c2:	db7e      	blt.n	800b3c2 <quorem+0x10c>
 800b2c4:	3c01      	subs	r4, #1
 800b2c6:	f101 0814 	add.w	r8, r1, #20
 800b2ca:	f100 0514 	add.w	r5, r0, #20
 800b2ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b2d2:	9301      	str	r3, [sp, #4]
 800b2d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b2d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b2dc:	3301      	adds	r3, #1
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b2e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b2e8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b2ec:	d331      	bcc.n	800b352 <quorem+0x9c>
 800b2ee:	f04f 0e00 	mov.w	lr, #0
 800b2f2:	4640      	mov	r0, r8
 800b2f4:	46ac      	mov	ip, r5
 800b2f6:	46f2      	mov	sl, lr
 800b2f8:	f850 2b04 	ldr.w	r2, [r0], #4
 800b2fc:	b293      	uxth	r3, r2
 800b2fe:	fb06 e303 	mla	r3, r6, r3, lr
 800b302:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b306:	0c1a      	lsrs	r2, r3, #16
 800b308:	b29b      	uxth	r3, r3
 800b30a:	ebaa 0303 	sub.w	r3, sl, r3
 800b30e:	f8dc a000 	ldr.w	sl, [ip]
 800b312:	fa13 f38a 	uxtah	r3, r3, sl
 800b316:	fb06 220e 	mla	r2, r6, lr, r2
 800b31a:	9300      	str	r3, [sp, #0]
 800b31c:	9b00      	ldr	r3, [sp, #0]
 800b31e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b322:	b292      	uxth	r2, r2
 800b324:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b328:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b32c:	f8bd 3000 	ldrh.w	r3, [sp]
 800b330:	4581      	cmp	r9, r0
 800b332:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b336:	f84c 3b04 	str.w	r3, [ip], #4
 800b33a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b33e:	d2db      	bcs.n	800b2f8 <quorem+0x42>
 800b340:	f855 300b 	ldr.w	r3, [r5, fp]
 800b344:	b92b      	cbnz	r3, 800b352 <quorem+0x9c>
 800b346:	9b01      	ldr	r3, [sp, #4]
 800b348:	3b04      	subs	r3, #4
 800b34a:	429d      	cmp	r5, r3
 800b34c:	461a      	mov	r2, r3
 800b34e:	d32c      	bcc.n	800b3aa <quorem+0xf4>
 800b350:	613c      	str	r4, [r7, #16]
 800b352:	4638      	mov	r0, r7
 800b354:	f001 f920 	bl	800c598 <__mcmp>
 800b358:	2800      	cmp	r0, #0
 800b35a:	db22      	blt.n	800b3a2 <quorem+0xec>
 800b35c:	3601      	adds	r6, #1
 800b35e:	4629      	mov	r1, r5
 800b360:	2000      	movs	r0, #0
 800b362:	f858 2b04 	ldr.w	r2, [r8], #4
 800b366:	f8d1 c000 	ldr.w	ip, [r1]
 800b36a:	b293      	uxth	r3, r2
 800b36c:	1ac3      	subs	r3, r0, r3
 800b36e:	0c12      	lsrs	r2, r2, #16
 800b370:	fa13 f38c 	uxtah	r3, r3, ip
 800b374:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b378:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b382:	45c1      	cmp	r9, r8
 800b384:	f841 3b04 	str.w	r3, [r1], #4
 800b388:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b38c:	d2e9      	bcs.n	800b362 <quorem+0xac>
 800b38e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b392:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b396:	b922      	cbnz	r2, 800b3a2 <quorem+0xec>
 800b398:	3b04      	subs	r3, #4
 800b39a:	429d      	cmp	r5, r3
 800b39c:	461a      	mov	r2, r3
 800b39e:	d30a      	bcc.n	800b3b6 <quorem+0x100>
 800b3a0:	613c      	str	r4, [r7, #16]
 800b3a2:	4630      	mov	r0, r6
 800b3a4:	b003      	add	sp, #12
 800b3a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3aa:	6812      	ldr	r2, [r2, #0]
 800b3ac:	3b04      	subs	r3, #4
 800b3ae:	2a00      	cmp	r2, #0
 800b3b0:	d1ce      	bne.n	800b350 <quorem+0x9a>
 800b3b2:	3c01      	subs	r4, #1
 800b3b4:	e7c9      	b.n	800b34a <quorem+0x94>
 800b3b6:	6812      	ldr	r2, [r2, #0]
 800b3b8:	3b04      	subs	r3, #4
 800b3ba:	2a00      	cmp	r2, #0
 800b3bc:	d1f0      	bne.n	800b3a0 <quorem+0xea>
 800b3be:	3c01      	subs	r4, #1
 800b3c0:	e7eb      	b.n	800b39a <quorem+0xe4>
 800b3c2:	2000      	movs	r0, #0
 800b3c4:	e7ee      	b.n	800b3a4 <quorem+0xee>
	...

0800b3c8 <_dtoa_r>:
 800b3c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3cc:	ed2d 8b02 	vpush	{d8}
 800b3d0:	69c5      	ldr	r5, [r0, #28]
 800b3d2:	b091      	sub	sp, #68	; 0x44
 800b3d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b3d8:	ec59 8b10 	vmov	r8, r9, d0
 800b3dc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800b3de:	9106      	str	r1, [sp, #24]
 800b3e0:	4606      	mov	r6, r0
 800b3e2:	9208      	str	r2, [sp, #32]
 800b3e4:	930c      	str	r3, [sp, #48]	; 0x30
 800b3e6:	b975      	cbnz	r5, 800b406 <_dtoa_r+0x3e>
 800b3e8:	2010      	movs	r0, #16
 800b3ea:	f000 fda5 	bl	800bf38 <malloc>
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	61f0      	str	r0, [r6, #28]
 800b3f2:	b920      	cbnz	r0, 800b3fe <_dtoa_r+0x36>
 800b3f4:	4ba6      	ldr	r3, [pc, #664]	; (800b690 <_dtoa_r+0x2c8>)
 800b3f6:	21ef      	movs	r1, #239	; 0xef
 800b3f8:	48a6      	ldr	r0, [pc, #664]	; (800b694 <_dtoa_r+0x2cc>)
 800b3fa:	f001 fa8b 	bl	800c914 <__assert_func>
 800b3fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b402:	6005      	str	r5, [r0, #0]
 800b404:	60c5      	str	r5, [r0, #12]
 800b406:	69f3      	ldr	r3, [r6, #28]
 800b408:	6819      	ldr	r1, [r3, #0]
 800b40a:	b151      	cbz	r1, 800b422 <_dtoa_r+0x5a>
 800b40c:	685a      	ldr	r2, [r3, #4]
 800b40e:	604a      	str	r2, [r1, #4]
 800b410:	2301      	movs	r3, #1
 800b412:	4093      	lsls	r3, r2
 800b414:	608b      	str	r3, [r1, #8]
 800b416:	4630      	mov	r0, r6
 800b418:	f000 fe82 	bl	800c120 <_Bfree>
 800b41c:	69f3      	ldr	r3, [r6, #28]
 800b41e:	2200      	movs	r2, #0
 800b420:	601a      	str	r2, [r3, #0]
 800b422:	f1b9 0300 	subs.w	r3, r9, #0
 800b426:	bfbb      	ittet	lt
 800b428:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b42c:	9303      	strlt	r3, [sp, #12]
 800b42e:	2300      	movge	r3, #0
 800b430:	2201      	movlt	r2, #1
 800b432:	bfac      	ite	ge
 800b434:	6023      	strge	r3, [r4, #0]
 800b436:	6022      	strlt	r2, [r4, #0]
 800b438:	4b97      	ldr	r3, [pc, #604]	; (800b698 <_dtoa_r+0x2d0>)
 800b43a:	9c03      	ldr	r4, [sp, #12]
 800b43c:	43a3      	bics	r3, r4
 800b43e:	d11c      	bne.n	800b47a <_dtoa_r+0xb2>
 800b440:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b442:	f242 730f 	movw	r3, #9999	; 0x270f
 800b446:	6013      	str	r3, [r2, #0]
 800b448:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800b44c:	ea53 0308 	orrs.w	r3, r3, r8
 800b450:	f000 84fb 	beq.w	800be4a <_dtoa_r+0xa82>
 800b454:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b456:	b963      	cbnz	r3, 800b472 <_dtoa_r+0xaa>
 800b458:	4b90      	ldr	r3, [pc, #576]	; (800b69c <_dtoa_r+0x2d4>)
 800b45a:	e020      	b.n	800b49e <_dtoa_r+0xd6>
 800b45c:	4b90      	ldr	r3, [pc, #576]	; (800b6a0 <_dtoa_r+0x2d8>)
 800b45e:	9301      	str	r3, [sp, #4]
 800b460:	3308      	adds	r3, #8
 800b462:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b464:	6013      	str	r3, [r2, #0]
 800b466:	9801      	ldr	r0, [sp, #4]
 800b468:	b011      	add	sp, #68	; 0x44
 800b46a:	ecbd 8b02 	vpop	{d8}
 800b46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b472:	4b8a      	ldr	r3, [pc, #552]	; (800b69c <_dtoa_r+0x2d4>)
 800b474:	9301      	str	r3, [sp, #4]
 800b476:	3303      	adds	r3, #3
 800b478:	e7f3      	b.n	800b462 <_dtoa_r+0x9a>
 800b47a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b47e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b486:	d10c      	bne.n	800b4a2 <_dtoa_r+0xda>
 800b488:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b48a:	2301      	movs	r3, #1
 800b48c:	6013      	str	r3, [r2, #0]
 800b48e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b490:	2b00      	cmp	r3, #0
 800b492:	f000 84d7 	beq.w	800be44 <_dtoa_r+0xa7c>
 800b496:	4b83      	ldr	r3, [pc, #524]	; (800b6a4 <_dtoa_r+0x2dc>)
 800b498:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b49a:	6013      	str	r3, [r2, #0]
 800b49c:	3b01      	subs	r3, #1
 800b49e:	9301      	str	r3, [sp, #4]
 800b4a0:	e7e1      	b.n	800b466 <_dtoa_r+0x9e>
 800b4a2:	aa0e      	add	r2, sp, #56	; 0x38
 800b4a4:	a90f      	add	r1, sp, #60	; 0x3c
 800b4a6:	4630      	mov	r0, r6
 800b4a8:	eeb0 0b48 	vmov.f64	d0, d8
 800b4ac:	f001 f91a 	bl	800c6e4 <__d2b>
 800b4b0:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800b4b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4b6:	4605      	mov	r5, r0
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d046      	beq.n	800b54a <_dtoa_r+0x182>
 800b4bc:	eeb0 7b48 	vmov.f64	d7, d8
 800b4c0:	ee18 1a90 	vmov	r1, s17
 800b4c4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b4c8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800b4cc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b4d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b4d4:	2000      	movs	r0, #0
 800b4d6:	ee07 1a90 	vmov	s15, r1
 800b4da:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800b4de:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800b678 <_dtoa_r+0x2b0>
 800b4e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b4e6:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800b680 <_dtoa_r+0x2b8>
 800b4ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b4ee:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800b688 <_dtoa_r+0x2c0>
 800b4f2:	ee07 3a90 	vmov	s15, r3
 800b4f6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b4fa:	eeb0 7b46 	vmov.f64	d7, d6
 800b4fe:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b502:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b506:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b50a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b50e:	ee16 ba90 	vmov	fp, s13
 800b512:	9009      	str	r0, [sp, #36]	; 0x24
 800b514:	d508      	bpl.n	800b528 <_dtoa_r+0x160>
 800b516:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b51a:	eeb4 6b47 	vcmp.f64	d6, d7
 800b51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b522:	bf18      	it	ne
 800b524:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800b528:	f1bb 0f16 	cmp.w	fp, #22
 800b52c:	d82b      	bhi.n	800b586 <_dtoa_r+0x1be>
 800b52e:	495e      	ldr	r1, [pc, #376]	; (800b6a8 <_dtoa_r+0x2e0>)
 800b530:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800b534:	ed91 7b00 	vldr	d7, [r1]
 800b538:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b53c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b540:	d501      	bpl.n	800b546 <_dtoa_r+0x17e>
 800b542:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b546:	2100      	movs	r1, #0
 800b548:	e01e      	b.n	800b588 <_dtoa_r+0x1c0>
 800b54a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b54c:	4413      	add	r3, r2
 800b54e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800b552:	2920      	cmp	r1, #32
 800b554:	bfc1      	itttt	gt
 800b556:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800b55a:	408c      	lslgt	r4, r1
 800b55c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800b560:	fa28 f101 	lsrgt.w	r1, r8, r1
 800b564:	bfd6      	itet	le
 800b566:	f1c1 0120 	rsble	r1, r1, #32
 800b56a:	4321      	orrgt	r1, r4
 800b56c:	fa08 f101 	lslle.w	r1, r8, r1
 800b570:	ee07 1a90 	vmov	s15, r1
 800b574:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b578:	3b01      	subs	r3, #1
 800b57a:	ee17 1a90 	vmov	r1, s15
 800b57e:	2001      	movs	r0, #1
 800b580:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b584:	e7a7      	b.n	800b4d6 <_dtoa_r+0x10e>
 800b586:	2101      	movs	r1, #1
 800b588:	1ad2      	subs	r2, r2, r3
 800b58a:	1e53      	subs	r3, r2, #1
 800b58c:	9305      	str	r3, [sp, #20]
 800b58e:	bf45      	ittet	mi
 800b590:	f1c2 0301 	rsbmi	r3, r2, #1
 800b594:	9304      	strmi	r3, [sp, #16]
 800b596:	2300      	movpl	r3, #0
 800b598:	2300      	movmi	r3, #0
 800b59a:	bf4c      	ite	mi
 800b59c:	9305      	strmi	r3, [sp, #20]
 800b59e:	9304      	strpl	r3, [sp, #16]
 800b5a0:	f1bb 0f00 	cmp.w	fp, #0
 800b5a4:	910b      	str	r1, [sp, #44]	; 0x2c
 800b5a6:	db18      	blt.n	800b5da <_dtoa_r+0x212>
 800b5a8:	9b05      	ldr	r3, [sp, #20]
 800b5aa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800b5ae:	445b      	add	r3, fp
 800b5b0:	9305      	str	r3, [sp, #20]
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	9a06      	ldr	r2, [sp, #24]
 800b5b6:	2a09      	cmp	r2, #9
 800b5b8:	d848      	bhi.n	800b64c <_dtoa_r+0x284>
 800b5ba:	2a05      	cmp	r2, #5
 800b5bc:	bfc4      	itt	gt
 800b5be:	3a04      	subgt	r2, #4
 800b5c0:	9206      	strgt	r2, [sp, #24]
 800b5c2:	9a06      	ldr	r2, [sp, #24]
 800b5c4:	f1a2 0202 	sub.w	r2, r2, #2
 800b5c8:	bfcc      	ite	gt
 800b5ca:	2400      	movgt	r4, #0
 800b5cc:	2401      	movle	r4, #1
 800b5ce:	2a03      	cmp	r2, #3
 800b5d0:	d847      	bhi.n	800b662 <_dtoa_r+0x29a>
 800b5d2:	e8df f002 	tbb	[pc, r2]
 800b5d6:	2d0b      	.short	0x2d0b
 800b5d8:	392b      	.short	0x392b
 800b5da:	9b04      	ldr	r3, [sp, #16]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	eba3 030b 	sub.w	r3, r3, fp
 800b5e2:	9304      	str	r3, [sp, #16]
 800b5e4:	920a      	str	r2, [sp, #40]	; 0x28
 800b5e6:	f1cb 0300 	rsb	r3, fp, #0
 800b5ea:	e7e3      	b.n	800b5b4 <_dtoa_r+0x1ec>
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	9207      	str	r2, [sp, #28]
 800b5f0:	9a08      	ldr	r2, [sp, #32]
 800b5f2:	2a00      	cmp	r2, #0
 800b5f4:	dc38      	bgt.n	800b668 <_dtoa_r+0x2a0>
 800b5f6:	f04f 0a01 	mov.w	sl, #1
 800b5fa:	46d1      	mov	r9, sl
 800b5fc:	4652      	mov	r2, sl
 800b5fe:	f8cd a020 	str.w	sl, [sp, #32]
 800b602:	69f7      	ldr	r7, [r6, #28]
 800b604:	2100      	movs	r1, #0
 800b606:	2004      	movs	r0, #4
 800b608:	f100 0c14 	add.w	ip, r0, #20
 800b60c:	4594      	cmp	ip, r2
 800b60e:	d930      	bls.n	800b672 <_dtoa_r+0x2aa>
 800b610:	6079      	str	r1, [r7, #4]
 800b612:	4630      	mov	r0, r6
 800b614:	930d      	str	r3, [sp, #52]	; 0x34
 800b616:	f000 fd43 	bl	800c0a0 <_Balloc>
 800b61a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b61c:	9001      	str	r0, [sp, #4]
 800b61e:	4602      	mov	r2, r0
 800b620:	2800      	cmp	r0, #0
 800b622:	d145      	bne.n	800b6b0 <_dtoa_r+0x2e8>
 800b624:	4b21      	ldr	r3, [pc, #132]	; (800b6ac <_dtoa_r+0x2e4>)
 800b626:	f240 11af 	movw	r1, #431	; 0x1af
 800b62a:	e6e5      	b.n	800b3f8 <_dtoa_r+0x30>
 800b62c:	2201      	movs	r2, #1
 800b62e:	e7de      	b.n	800b5ee <_dtoa_r+0x226>
 800b630:	2200      	movs	r2, #0
 800b632:	9207      	str	r2, [sp, #28]
 800b634:	9a08      	ldr	r2, [sp, #32]
 800b636:	eb0b 0a02 	add.w	sl, fp, r2
 800b63a:	f10a 0901 	add.w	r9, sl, #1
 800b63e:	464a      	mov	r2, r9
 800b640:	2a01      	cmp	r2, #1
 800b642:	bfb8      	it	lt
 800b644:	2201      	movlt	r2, #1
 800b646:	e7dc      	b.n	800b602 <_dtoa_r+0x23a>
 800b648:	2201      	movs	r2, #1
 800b64a:	e7f2      	b.n	800b632 <_dtoa_r+0x26a>
 800b64c:	2401      	movs	r4, #1
 800b64e:	2200      	movs	r2, #0
 800b650:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800b654:	f04f 3aff 	mov.w	sl, #4294967295
 800b658:	2100      	movs	r1, #0
 800b65a:	46d1      	mov	r9, sl
 800b65c:	2212      	movs	r2, #18
 800b65e:	9108      	str	r1, [sp, #32]
 800b660:	e7cf      	b.n	800b602 <_dtoa_r+0x23a>
 800b662:	2201      	movs	r2, #1
 800b664:	9207      	str	r2, [sp, #28]
 800b666:	e7f5      	b.n	800b654 <_dtoa_r+0x28c>
 800b668:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b66c:	46d1      	mov	r9, sl
 800b66e:	4652      	mov	r2, sl
 800b670:	e7c7      	b.n	800b602 <_dtoa_r+0x23a>
 800b672:	3101      	adds	r1, #1
 800b674:	0040      	lsls	r0, r0, #1
 800b676:	e7c7      	b.n	800b608 <_dtoa_r+0x240>
 800b678:	636f4361 	.word	0x636f4361
 800b67c:	3fd287a7 	.word	0x3fd287a7
 800b680:	8b60c8b3 	.word	0x8b60c8b3
 800b684:	3fc68a28 	.word	0x3fc68a28
 800b688:	509f79fb 	.word	0x509f79fb
 800b68c:	3fd34413 	.word	0x3fd34413
 800b690:	0800d605 	.word	0x0800d605
 800b694:	0800d61c 	.word	0x0800d61c
 800b698:	7ff00000 	.word	0x7ff00000
 800b69c:	0800d601 	.word	0x0800d601
 800b6a0:	0800d5f8 	.word	0x0800d5f8
 800b6a4:	0800d5d5 	.word	0x0800d5d5
 800b6a8:	0800d708 	.word	0x0800d708
 800b6ac:	0800d674 	.word	0x0800d674
 800b6b0:	69f2      	ldr	r2, [r6, #28]
 800b6b2:	9901      	ldr	r1, [sp, #4]
 800b6b4:	6011      	str	r1, [r2, #0]
 800b6b6:	f1b9 0f0e 	cmp.w	r9, #14
 800b6ba:	d86c      	bhi.n	800b796 <_dtoa_r+0x3ce>
 800b6bc:	2c00      	cmp	r4, #0
 800b6be:	d06a      	beq.n	800b796 <_dtoa_r+0x3ce>
 800b6c0:	f1bb 0f00 	cmp.w	fp, #0
 800b6c4:	f340 80a0 	ble.w	800b808 <_dtoa_r+0x440>
 800b6c8:	4ac1      	ldr	r2, [pc, #772]	; (800b9d0 <_dtoa_r+0x608>)
 800b6ca:	f00b 010f 	and.w	r1, fp, #15
 800b6ce:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b6d2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b6d6:	ed92 7b00 	vldr	d7, [r2]
 800b6da:	ea4f 122b 	mov.w	r2, fp, asr #4
 800b6de:	f000 8087 	beq.w	800b7f0 <_dtoa_r+0x428>
 800b6e2:	49bc      	ldr	r1, [pc, #752]	; (800b9d4 <_dtoa_r+0x60c>)
 800b6e4:	ed91 6b08 	vldr	d6, [r1, #32]
 800b6e8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b6ec:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b6f0:	f002 020f 	and.w	r2, r2, #15
 800b6f4:	2103      	movs	r1, #3
 800b6f6:	48b7      	ldr	r0, [pc, #732]	; (800b9d4 <_dtoa_r+0x60c>)
 800b6f8:	2a00      	cmp	r2, #0
 800b6fa:	d17b      	bne.n	800b7f4 <_dtoa_r+0x42c>
 800b6fc:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b700:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b704:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b708:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b70a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b70e:	2a00      	cmp	r2, #0
 800b710:	f000 80a0 	beq.w	800b854 <_dtoa_r+0x48c>
 800b714:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800b718:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b720:	f140 8098 	bpl.w	800b854 <_dtoa_r+0x48c>
 800b724:	f1b9 0f00 	cmp.w	r9, #0
 800b728:	f000 8094 	beq.w	800b854 <_dtoa_r+0x48c>
 800b72c:	f1ba 0f00 	cmp.w	sl, #0
 800b730:	dd2f      	ble.n	800b792 <_dtoa_r+0x3ca>
 800b732:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800b736:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b73a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b73e:	f10b 32ff 	add.w	r2, fp, #4294967295
 800b742:	3101      	adds	r1, #1
 800b744:	4654      	mov	r4, sl
 800b746:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b74a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800b74e:	ee07 1a90 	vmov	s15, r1
 800b752:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b756:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b75a:	ee15 7a90 	vmov	r7, s11
 800b75e:	ec51 0b15 	vmov	r0, r1, d5
 800b762:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800b766:	2c00      	cmp	r4, #0
 800b768:	d177      	bne.n	800b85a <_dtoa_r+0x492>
 800b76a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b76e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b772:	ec41 0b17 	vmov	d7, r0, r1
 800b776:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b77a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b77e:	f300 826a 	bgt.w	800bc56 <_dtoa_r+0x88e>
 800b782:	eeb1 7b47 	vneg.f64	d7, d7
 800b786:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b78a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b78e:	f100 8260 	bmi.w	800bc52 <_dtoa_r+0x88a>
 800b792:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b796:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b798:	2a00      	cmp	r2, #0
 800b79a:	f2c0 811d 	blt.w	800b9d8 <_dtoa_r+0x610>
 800b79e:	f1bb 0f0e 	cmp.w	fp, #14
 800b7a2:	f300 8119 	bgt.w	800b9d8 <_dtoa_r+0x610>
 800b7a6:	4b8a      	ldr	r3, [pc, #552]	; (800b9d0 <_dtoa_r+0x608>)
 800b7a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b7ac:	ed93 6b00 	vldr	d6, [r3]
 800b7b0:	9b08      	ldr	r3, [sp, #32]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	f280 80b7 	bge.w	800b926 <_dtoa_r+0x55e>
 800b7b8:	f1b9 0f00 	cmp.w	r9, #0
 800b7bc:	f300 80b3 	bgt.w	800b926 <_dtoa_r+0x55e>
 800b7c0:	f040 8246 	bne.w	800bc50 <_dtoa_r+0x888>
 800b7c4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b7c8:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b7cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b7d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b7d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7d8:	464c      	mov	r4, r9
 800b7da:	464f      	mov	r7, r9
 800b7dc:	f280 821c 	bge.w	800bc18 <_dtoa_r+0x850>
 800b7e0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b7e4:	2331      	movs	r3, #49	; 0x31
 800b7e6:	f808 3b01 	strb.w	r3, [r8], #1
 800b7ea:	f10b 0b01 	add.w	fp, fp, #1
 800b7ee:	e218      	b.n	800bc22 <_dtoa_r+0x85a>
 800b7f0:	2102      	movs	r1, #2
 800b7f2:	e780      	b.n	800b6f6 <_dtoa_r+0x32e>
 800b7f4:	07d4      	lsls	r4, r2, #31
 800b7f6:	d504      	bpl.n	800b802 <_dtoa_r+0x43a>
 800b7f8:	ed90 6b00 	vldr	d6, [r0]
 800b7fc:	3101      	adds	r1, #1
 800b7fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b802:	1052      	asrs	r2, r2, #1
 800b804:	3008      	adds	r0, #8
 800b806:	e777      	b.n	800b6f8 <_dtoa_r+0x330>
 800b808:	d022      	beq.n	800b850 <_dtoa_r+0x488>
 800b80a:	f1cb 0200 	rsb	r2, fp, #0
 800b80e:	4970      	ldr	r1, [pc, #448]	; (800b9d0 <_dtoa_r+0x608>)
 800b810:	f002 000f 	and.w	r0, r2, #15
 800b814:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b818:	ed91 7b00 	vldr	d7, [r1]
 800b81c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b820:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b824:	486b      	ldr	r0, [pc, #428]	; (800b9d4 <_dtoa_r+0x60c>)
 800b826:	1112      	asrs	r2, r2, #4
 800b828:	2400      	movs	r4, #0
 800b82a:	2102      	movs	r1, #2
 800b82c:	b92a      	cbnz	r2, 800b83a <_dtoa_r+0x472>
 800b82e:	2c00      	cmp	r4, #0
 800b830:	f43f af6a 	beq.w	800b708 <_dtoa_r+0x340>
 800b834:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b838:	e766      	b.n	800b708 <_dtoa_r+0x340>
 800b83a:	07d7      	lsls	r7, r2, #31
 800b83c:	d505      	bpl.n	800b84a <_dtoa_r+0x482>
 800b83e:	ed90 6b00 	vldr	d6, [r0]
 800b842:	3101      	adds	r1, #1
 800b844:	2401      	movs	r4, #1
 800b846:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b84a:	1052      	asrs	r2, r2, #1
 800b84c:	3008      	adds	r0, #8
 800b84e:	e7ed      	b.n	800b82c <_dtoa_r+0x464>
 800b850:	2102      	movs	r1, #2
 800b852:	e759      	b.n	800b708 <_dtoa_r+0x340>
 800b854:	465a      	mov	r2, fp
 800b856:	464c      	mov	r4, r9
 800b858:	e775      	b.n	800b746 <_dtoa_r+0x37e>
 800b85a:	ec41 0b17 	vmov	d7, r0, r1
 800b85e:	495c      	ldr	r1, [pc, #368]	; (800b9d0 <_dtoa_r+0x608>)
 800b860:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800b864:	ed11 4b02 	vldr	d4, [r1, #-8]
 800b868:	9901      	ldr	r1, [sp, #4]
 800b86a:	440c      	add	r4, r1
 800b86c:	9907      	ldr	r1, [sp, #28]
 800b86e:	b351      	cbz	r1, 800b8c6 <_dtoa_r+0x4fe>
 800b870:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800b874:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800b878:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b87c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b880:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b884:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b888:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b88c:	ee14 1a90 	vmov	r1, s9
 800b890:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b894:	3130      	adds	r1, #48	; 0x30
 800b896:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b89a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b89e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8a2:	f808 1b01 	strb.w	r1, [r8], #1
 800b8a6:	d439      	bmi.n	800b91c <_dtoa_r+0x554>
 800b8a8:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b8ac:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8b4:	d472      	bmi.n	800b99c <_dtoa_r+0x5d4>
 800b8b6:	45a0      	cmp	r8, r4
 800b8b8:	f43f af6b 	beq.w	800b792 <_dtoa_r+0x3ca>
 800b8bc:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b8c0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b8c4:	e7e0      	b.n	800b888 <_dtoa_r+0x4c0>
 800b8c6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b8ca:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b8ce:	4620      	mov	r0, r4
 800b8d0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b8d4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b8d8:	ee14 1a90 	vmov	r1, s9
 800b8dc:	3130      	adds	r1, #48	; 0x30
 800b8de:	f808 1b01 	strb.w	r1, [r8], #1
 800b8e2:	45a0      	cmp	r8, r4
 800b8e4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b8e8:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b8ec:	d118      	bne.n	800b920 <_dtoa_r+0x558>
 800b8ee:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800b8f2:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b8f6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b8fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8fe:	dc4d      	bgt.n	800b99c <_dtoa_r+0x5d4>
 800b900:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b904:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b90c:	f57f af41 	bpl.w	800b792 <_dtoa_r+0x3ca>
 800b910:	4680      	mov	r8, r0
 800b912:	3801      	subs	r0, #1
 800b914:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800b918:	2b30      	cmp	r3, #48	; 0x30
 800b91a:	d0f9      	beq.n	800b910 <_dtoa_r+0x548>
 800b91c:	4693      	mov	fp, r2
 800b91e:	e02a      	b.n	800b976 <_dtoa_r+0x5ae>
 800b920:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b924:	e7d6      	b.n	800b8d4 <_dtoa_r+0x50c>
 800b926:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b92a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800b92e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b932:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b936:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b93a:	ee15 3a10 	vmov	r3, s10
 800b93e:	3330      	adds	r3, #48	; 0x30
 800b940:	f808 3b01 	strb.w	r3, [r8], #1
 800b944:	9b01      	ldr	r3, [sp, #4]
 800b946:	eba8 0303 	sub.w	r3, r8, r3
 800b94a:	4599      	cmp	r9, r3
 800b94c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b950:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b954:	d133      	bne.n	800b9be <_dtoa_r+0x5f6>
 800b956:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b95a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b95e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b962:	dc1a      	bgt.n	800b99a <_dtoa_r+0x5d2>
 800b964:	eeb4 7b46 	vcmp.f64	d7, d6
 800b968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b96c:	d103      	bne.n	800b976 <_dtoa_r+0x5ae>
 800b96e:	ee15 3a10 	vmov	r3, s10
 800b972:	07d9      	lsls	r1, r3, #31
 800b974:	d411      	bmi.n	800b99a <_dtoa_r+0x5d2>
 800b976:	4629      	mov	r1, r5
 800b978:	4630      	mov	r0, r6
 800b97a:	f000 fbd1 	bl	800c120 <_Bfree>
 800b97e:	2300      	movs	r3, #0
 800b980:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b982:	f888 3000 	strb.w	r3, [r8]
 800b986:	f10b 0301 	add.w	r3, fp, #1
 800b98a:	6013      	str	r3, [r2, #0]
 800b98c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b98e:	2b00      	cmp	r3, #0
 800b990:	f43f ad69 	beq.w	800b466 <_dtoa_r+0x9e>
 800b994:	f8c3 8000 	str.w	r8, [r3]
 800b998:	e565      	b.n	800b466 <_dtoa_r+0x9e>
 800b99a:	465a      	mov	r2, fp
 800b99c:	4643      	mov	r3, r8
 800b99e:	4698      	mov	r8, r3
 800b9a0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800b9a4:	2939      	cmp	r1, #57	; 0x39
 800b9a6:	d106      	bne.n	800b9b6 <_dtoa_r+0x5ee>
 800b9a8:	9901      	ldr	r1, [sp, #4]
 800b9aa:	4299      	cmp	r1, r3
 800b9ac:	d1f7      	bne.n	800b99e <_dtoa_r+0x5d6>
 800b9ae:	9801      	ldr	r0, [sp, #4]
 800b9b0:	2130      	movs	r1, #48	; 0x30
 800b9b2:	3201      	adds	r2, #1
 800b9b4:	7001      	strb	r1, [r0, #0]
 800b9b6:	7819      	ldrb	r1, [r3, #0]
 800b9b8:	3101      	adds	r1, #1
 800b9ba:	7019      	strb	r1, [r3, #0]
 800b9bc:	e7ae      	b.n	800b91c <_dtoa_r+0x554>
 800b9be:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b9c2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b9c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9ca:	d1b2      	bne.n	800b932 <_dtoa_r+0x56a>
 800b9cc:	e7d3      	b.n	800b976 <_dtoa_r+0x5ae>
 800b9ce:	bf00      	nop
 800b9d0:	0800d708 	.word	0x0800d708
 800b9d4:	0800d6e0 	.word	0x0800d6e0
 800b9d8:	9907      	ldr	r1, [sp, #28]
 800b9da:	2900      	cmp	r1, #0
 800b9dc:	f000 80d0 	beq.w	800bb80 <_dtoa_r+0x7b8>
 800b9e0:	9906      	ldr	r1, [sp, #24]
 800b9e2:	2901      	cmp	r1, #1
 800b9e4:	f300 80b4 	bgt.w	800bb50 <_dtoa_r+0x788>
 800b9e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b9ea:	2900      	cmp	r1, #0
 800b9ec:	f000 80ac 	beq.w	800bb48 <_dtoa_r+0x780>
 800b9f0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b9f4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800b9f8:	461c      	mov	r4, r3
 800b9fa:	9309      	str	r3, [sp, #36]	; 0x24
 800b9fc:	9b04      	ldr	r3, [sp, #16]
 800b9fe:	4413      	add	r3, r2
 800ba00:	9304      	str	r3, [sp, #16]
 800ba02:	9b05      	ldr	r3, [sp, #20]
 800ba04:	2101      	movs	r1, #1
 800ba06:	4413      	add	r3, r2
 800ba08:	4630      	mov	r0, r6
 800ba0a:	9305      	str	r3, [sp, #20]
 800ba0c:	f000 fc3e 	bl	800c28c <__i2b>
 800ba10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba12:	4607      	mov	r7, r0
 800ba14:	f1b8 0f00 	cmp.w	r8, #0
 800ba18:	d00d      	beq.n	800ba36 <_dtoa_r+0x66e>
 800ba1a:	9a05      	ldr	r2, [sp, #20]
 800ba1c:	2a00      	cmp	r2, #0
 800ba1e:	dd0a      	ble.n	800ba36 <_dtoa_r+0x66e>
 800ba20:	4542      	cmp	r2, r8
 800ba22:	9904      	ldr	r1, [sp, #16]
 800ba24:	bfa8      	it	ge
 800ba26:	4642      	movge	r2, r8
 800ba28:	1a89      	subs	r1, r1, r2
 800ba2a:	9104      	str	r1, [sp, #16]
 800ba2c:	9905      	ldr	r1, [sp, #20]
 800ba2e:	eba8 0802 	sub.w	r8, r8, r2
 800ba32:	1a8a      	subs	r2, r1, r2
 800ba34:	9205      	str	r2, [sp, #20]
 800ba36:	b303      	cbz	r3, 800ba7a <_dtoa_r+0x6b2>
 800ba38:	9a07      	ldr	r2, [sp, #28]
 800ba3a:	2a00      	cmp	r2, #0
 800ba3c:	f000 80a5 	beq.w	800bb8a <_dtoa_r+0x7c2>
 800ba40:	2c00      	cmp	r4, #0
 800ba42:	dd13      	ble.n	800ba6c <_dtoa_r+0x6a4>
 800ba44:	4639      	mov	r1, r7
 800ba46:	4622      	mov	r2, r4
 800ba48:	4630      	mov	r0, r6
 800ba4a:	930d      	str	r3, [sp, #52]	; 0x34
 800ba4c:	f000 fcde 	bl	800c40c <__pow5mult>
 800ba50:	462a      	mov	r2, r5
 800ba52:	4601      	mov	r1, r0
 800ba54:	4607      	mov	r7, r0
 800ba56:	4630      	mov	r0, r6
 800ba58:	f000 fc2e 	bl	800c2b8 <__multiply>
 800ba5c:	4629      	mov	r1, r5
 800ba5e:	9009      	str	r0, [sp, #36]	; 0x24
 800ba60:	4630      	mov	r0, r6
 800ba62:	f000 fb5d 	bl	800c120 <_Bfree>
 800ba66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba6a:	4615      	mov	r5, r2
 800ba6c:	1b1a      	subs	r2, r3, r4
 800ba6e:	d004      	beq.n	800ba7a <_dtoa_r+0x6b2>
 800ba70:	4629      	mov	r1, r5
 800ba72:	4630      	mov	r0, r6
 800ba74:	f000 fcca 	bl	800c40c <__pow5mult>
 800ba78:	4605      	mov	r5, r0
 800ba7a:	2101      	movs	r1, #1
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	f000 fc05 	bl	800c28c <__i2b>
 800ba82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	4604      	mov	r4, r0
 800ba88:	f340 8081 	ble.w	800bb8e <_dtoa_r+0x7c6>
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	4601      	mov	r1, r0
 800ba90:	4630      	mov	r0, r6
 800ba92:	f000 fcbb 	bl	800c40c <__pow5mult>
 800ba96:	9b06      	ldr	r3, [sp, #24]
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	4604      	mov	r4, r0
 800ba9c:	dd7a      	ble.n	800bb94 <_dtoa_r+0x7cc>
 800ba9e:	2300      	movs	r3, #0
 800baa0:	9309      	str	r3, [sp, #36]	; 0x24
 800baa2:	6922      	ldr	r2, [r4, #16]
 800baa4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800baa8:	6910      	ldr	r0, [r2, #16]
 800baaa:	f000 fba1 	bl	800c1f0 <__hi0bits>
 800baae:	f1c0 0020 	rsb	r0, r0, #32
 800bab2:	9b05      	ldr	r3, [sp, #20]
 800bab4:	4418      	add	r0, r3
 800bab6:	f010 001f 	ands.w	r0, r0, #31
 800baba:	f000 8093 	beq.w	800bbe4 <_dtoa_r+0x81c>
 800babe:	f1c0 0220 	rsb	r2, r0, #32
 800bac2:	2a04      	cmp	r2, #4
 800bac4:	f340 8085 	ble.w	800bbd2 <_dtoa_r+0x80a>
 800bac8:	9b04      	ldr	r3, [sp, #16]
 800baca:	f1c0 001c 	rsb	r0, r0, #28
 800bace:	4403      	add	r3, r0
 800bad0:	9304      	str	r3, [sp, #16]
 800bad2:	9b05      	ldr	r3, [sp, #20]
 800bad4:	4480      	add	r8, r0
 800bad6:	4403      	add	r3, r0
 800bad8:	9305      	str	r3, [sp, #20]
 800bada:	9b04      	ldr	r3, [sp, #16]
 800badc:	2b00      	cmp	r3, #0
 800bade:	dd05      	ble.n	800baec <_dtoa_r+0x724>
 800bae0:	4629      	mov	r1, r5
 800bae2:	461a      	mov	r2, r3
 800bae4:	4630      	mov	r0, r6
 800bae6:	f000 fceb 	bl	800c4c0 <__lshift>
 800baea:	4605      	mov	r5, r0
 800baec:	9b05      	ldr	r3, [sp, #20]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	dd05      	ble.n	800bafe <_dtoa_r+0x736>
 800baf2:	4621      	mov	r1, r4
 800baf4:	461a      	mov	r2, r3
 800baf6:	4630      	mov	r0, r6
 800baf8:	f000 fce2 	bl	800c4c0 <__lshift>
 800bafc:	4604      	mov	r4, r0
 800bafe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d071      	beq.n	800bbe8 <_dtoa_r+0x820>
 800bb04:	4621      	mov	r1, r4
 800bb06:	4628      	mov	r0, r5
 800bb08:	f000 fd46 	bl	800c598 <__mcmp>
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	da6b      	bge.n	800bbe8 <_dtoa_r+0x820>
 800bb10:	2300      	movs	r3, #0
 800bb12:	4629      	mov	r1, r5
 800bb14:	220a      	movs	r2, #10
 800bb16:	4630      	mov	r0, r6
 800bb18:	f000 fb24 	bl	800c164 <__multadd>
 800bb1c:	9b07      	ldr	r3, [sp, #28]
 800bb1e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb22:	4605      	mov	r5, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	f000 8197 	beq.w	800be58 <_dtoa_r+0xa90>
 800bb2a:	4639      	mov	r1, r7
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	220a      	movs	r2, #10
 800bb30:	4630      	mov	r0, r6
 800bb32:	f000 fb17 	bl	800c164 <__multadd>
 800bb36:	f1ba 0f00 	cmp.w	sl, #0
 800bb3a:	4607      	mov	r7, r0
 800bb3c:	f300 8093 	bgt.w	800bc66 <_dtoa_r+0x89e>
 800bb40:	9b06      	ldr	r3, [sp, #24]
 800bb42:	2b02      	cmp	r3, #2
 800bb44:	dc57      	bgt.n	800bbf6 <_dtoa_r+0x82e>
 800bb46:	e08e      	b.n	800bc66 <_dtoa_r+0x89e>
 800bb48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb4a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bb4e:	e751      	b.n	800b9f4 <_dtoa_r+0x62c>
 800bb50:	f109 34ff 	add.w	r4, r9, #4294967295
 800bb54:	42a3      	cmp	r3, r4
 800bb56:	bfbf      	itttt	lt
 800bb58:	1ae2      	sublt	r2, r4, r3
 800bb5a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800bb5c:	189b      	addlt	r3, r3, r2
 800bb5e:	930a      	strlt	r3, [sp, #40]	; 0x28
 800bb60:	bfae      	itee	ge
 800bb62:	1b1c      	subge	r4, r3, r4
 800bb64:	4623      	movlt	r3, r4
 800bb66:	2400      	movlt	r4, #0
 800bb68:	f1b9 0f00 	cmp.w	r9, #0
 800bb6c:	bfb5      	itete	lt
 800bb6e:	9a04      	ldrlt	r2, [sp, #16]
 800bb70:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800bb74:	eba2 0809 	sublt.w	r8, r2, r9
 800bb78:	464a      	movge	r2, r9
 800bb7a:	bfb8      	it	lt
 800bb7c:	2200      	movlt	r2, #0
 800bb7e:	e73c      	b.n	800b9fa <_dtoa_r+0x632>
 800bb80:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800bb84:	9f07      	ldr	r7, [sp, #28]
 800bb86:	461c      	mov	r4, r3
 800bb88:	e744      	b.n	800ba14 <_dtoa_r+0x64c>
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	e770      	b.n	800ba70 <_dtoa_r+0x6a8>
 800bb8e:	9b06      	ldr	r3, [sp, #24]
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	dc18      	bgt.n	800bbc6 <_dtoa_r+0x7fe>
 800bb94:	9b02      	ldr	r3, [sp, #8]
 800bb96:	b9b3      	cbnz	r3, 800bbc6 <_dtoa_r+0x7fe>
 800bb98:	9b03      	ldr	r3, [sp, #12]
 800bb9a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800bb9e:	b9a2      	cbnz	r2, 800bbca <_dtoa_r+0x802>
 800bba0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bba4:	0d12      	lsrs	r2, r2, #20
 800bba6:	0512      	lsls	r2, r2, #20
 800bba8:	b18a      	cbz	r2, 800bbce <_dtoa_r+0x806>
 800bbaa:	9b04      	ldr	r3, [sp, #16]
 800bbac:	3301      	adds	r3, #1
 800bbae:	9304      	str	r3, [sp, #16]
 800bbb0:	9b05      	ldr	r3, [sp, #20]
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	9305      	str	r3, [sp, #20]
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	9309      	str	r3, [sp, #36]	; 0x24
 800bbba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	f47f af70 	bne.w	800baa2 <_dtoa_r+0x6da>
 800bbc2:	2001      	movs	r0, #1
 800bbc4:	e775      	b.n	800bab2 <_dtoa_r+0x6ea>
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	e7f6      	b.n	800bbb8 <_dtoa_r+0x7f0>
 800bbca:	9b02      	ldr	r3, [sp, #8]
 800bbcc:	e7f4      	b.n	800bbb8 <_dtoa_r+0x7f0>
 800bbce:	9209      	str	r2, [sp, #36]	; 0x24
 800bbd0:	e7f3      	b.n	800bbba <_dtoa_r+0x7f2>
 800bbd2:	d082      	beq.n	800bada <_dtoa_r+0x712>
 800bbd4:	9b04      	ldr	r3, [sp, #16]
 800bbd6:	321c      	adds	r2, #28
 800bbd8:	4413      	add	r3, r2
 800bbda:	9304      	str	r3, [sp, #16]
 800bbdc:	9b05      	ldr	r3, [sp, #20]
 800bbde:	4490      	add	r8, r2
 800bbe0:	4413      	add	r3, r2
 800bbe2:	e779      	b.n	800bad8 <_dtoa_r+0x710>
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	e7f5      	b.n	800bbd4 <_dtoa_r+0x80c>
 800bbe8:	f1b9 0f00 	cmp.w	r9, #0
 800bbec:	dc36      	bgt.n	800bc5c <_dtoa_r+0x894>
 800bbee:	9b06      	ldr	r3, [sp, #24]
 800bbf0:	2b02      	cmp	r3, #2
 800bbf2:	dd33      	ble.n	800bc5c <_dtoa_r+0x894>
 800bbf4:	46ca      	mov	sl, r9
 800bbf6:	f1ba 0f00 	cmp.w	sl, #0
 800bbfa:	d10d      	bne.n	800bc18 <_dtoa_r+0x850>
 800bbfc:	4621      	mov	r1, r4
 800bbfe:	4653      	mov	r3, sl
 800bc00:	2205      	movs	r2, #5
 800bc02:	4630      	mov	r0, r6
 800bc04:	f000 faae 	bl	800c164 <__multadd>
 800bc08:	4601      	mov	r1, r0
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	4628      	mov	r0, r5
 800bc0e:	f000 fcc3 	bl	800c598 <__mcmp>
 800bc12:	2800      	cmp	r0, #0
 800bc14:	f73f ade4 	bgt.w	800b7e0 <_dtoa_r+0x418>
 800bc18:	9b08      	ldr	r3, [sp, #32]
 800bc1a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bc1e:	ea6f 0b03 	mvn.w	fp, r3
 800bc22:	f04f 0900 	mov.w	r9, #0
 800bc26:	4621      	mov	r1, r4
 800bc28:	4630      	mov	r0, r6
 800bc2a:	f000 fa79 	bl	800c120 <_Bfree>
 800bc2e:	2f00      	cmp	r7, #0
 800bc30:	f43f aea1 	beq.w	800b976 <_dtoa_r+0x5ae>
 800bc34:	f1b9 0f00 	cmp.w	r9, #0
 800bc38:	d005      	beq.n	800bc46 <_dtoa_r+0x87e>
 800bc3a:	45b9      	cmp	r9, r7
 800bc3c:	d003      	beq.n	800bc46 <_dtoa_r+0x87e>
 800bc3e:	4649      	mov	r1, r9
 800bc40:	4630      	mov	r0, r6
 800bc42:	f000 fa6d 	bl	800c120 <_Bfree>
 800bc46:	4639      	mov	r1, r7
 800bc48:	4630      	mov	r0, r6
 800bc4a:	f000 fa69 	bl	800c120 <_Bfree>
 800bc4e:	e692      	b.n	800b976 <_dtoa_r+0x5ae>
 800bc50:	2400      	movs	r4, #0
 800bc52:	4627      	mov	r7, r4
 800bc54:	e7e0      	b.n	800bc18 <_dtoa_r+0x850>
 800bc56:	4693      	mov	fp, r2
 800bc58:	4627      	mov	r7, r4
 800bc5a:	e5c1      	b.n	800b7e0 <_dtoa_r+0x418>
 800bc5c:	9b07      	ldr	r3, [sp, #28]
 800bc5e:	46ca      	mov	sl, r9
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	f000 8100 	beq.w	800be66 <_dtoa_r+0xa9e>
 800bc66:	f1b8 0f00 	cmp.w	r8, #0
 800bc6a:	dd05      	ble.n	800bc78 <_dtoa_r+0x8b0>
 800bc6c:	4639      	mov	r1, r7
 800bc6e:	4642      	mov	r2, r8
 800bc70:	4630      	mov	r0, r6
 800bc72:	f000 fc25 	bl	800c4c0 <__lshift>
 800bc76:	4607      	mov	r7, r0
 800bc78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d05d      	beq.n	800bd3a <_dtoa_r+0x972>
 800bc7e:	6879      	ldr	r1, [r7, #4]
 800bc80:	4630      	mov	r0, r6
 800bc82:	f000 fa0d 	bl	800c0a0 <_Balloc>
 800bc86:	4680      	mov	r8, r0
 800bc88:	b928      	cbnz	r0, 800bc96 <_dtoa_r+0x8ce>
 800bc8a:	4b82      	ldr	r3, [pc, #520]	; (800be94 <_dtoa_r+0xacc>)
 800bc8c:	4602      	mov	r2, r0
 800bc8e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bc92:	f7ff bbb1 	b.w	800b3f8 <_dtoa_r+0x30>
 800bc96:	693a      	ldr	r2, [r7, #16]
 800bc98:	3202      	adds	r2, #2
 800bc9a:	0092      	lsls	r2, r2, #2
 800bc9c:	f107 010c 	add.w	r1, r7, #12
 800bca0:	300c      	adds	r0, #12
 800bca2:	f7ff fafa 	bl	800b29a <memcpy>
 800bca6:	2201      	movs	r2, #1
 800bca8:	4641      	mov	r1, r8
 800bcaa:	4630      	mov	r0, r6
 800bcac:	f000 fc08 	bl	800c4c0 <__lshift>
 800bcb0:	9b01      	ldr	r3, [sp, #4]
 800bcb2:	3301      	adds	r3, #1
 800bcb4:	9304      	str	r3, [sp, #16]
 800bcb6:	9b01      	ldr	r3, [sp, #4]
 800bcb8:	4453      	add	r3, sl
 800bcba:	9308      	str	r3, [sp, #32]
 800bcbc:	9b02      	ldr	r3, [sp, #8]
 800bcbe:	f003 0301 	and.w	r3, r3, #1
 800bcc2:	46b9      	mov	r9, r7
 800bcc4:	9307      	str	r3, [sp, #28]
 800bcc6:	4607      	mov	r7, r0
 800bcc8:	9b04      	ldr	r3, [sp, #16]
 800bcca:	4621      	mov	r1, r4
 800bccc:	3b01      	subs	r3, #1
 800bcce:	4628      	mov	r0, r5
 800bcd0:	9302      	str	r3, [sp, #8]
 800bcd2:	f7ff faf0 	bl	800b2b6 <quorem>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	3330      	adds	r3, #48	; 0x30
 800bcda:	9005      	str	r0, [sp, #20]
 800bcdc:	4649      	mov	r1, r9
 800bcde:	4628      	mov	r0, r5
 800bce0:	9309      	str	r3, [sp, #36]	; 0x24
 800bce2:	f000 fc59 	bl	800c598 <__mcmp>
 800bce6:	463a      	mov	r2, r7
 800bce8:	4682      	mov	sl, r0
 800bcea:	4621      	mov	r1, r4
 800bcec:	4630      	mov	r0, r6
 800bcee:	f000 fc6f 	bl	800c5d0 <__mdiff>
 800bcf2:	68c2      	ldr	r2, [r0, #12]
 800bcf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcf6:	4680      	mov	r8, r0
 800bcf8:	bb0a      	cbnz	r2, 800bd3e <_dtoa_r+0x976>
 800bcfa:	4601      	mov	r1, r0
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	f000 fc4b 	bl	800c598 <__mcmp>
 800bd02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd04:	4602      	mov	r2, r0
 800bd06:	4641      	mov	r1, r8
 800bd08:	4630      	mov	r0, r6
 800bd0a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800bd0e:	f000 fa07 	bl	800c120 <_Bfree>
 800bd12:	9b06      	ldr	r3, [sp, #24]
 800bd14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd16:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800bd1a:	ea43 0102 	orr.w	r1, r3, r2
 800bd1e:	9b07      	ldr	r3, [sp, #28]
 800bd20:	4319      	orrs	r1, r3
 800bd22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd24:	d10d      	bne.n	800bd42 <_dtoa_r+0x97a>
 800bd26:	2b39      	cmp	r3, #57	; 0x39
 800bd28:	d029      	beq.n	800bd7e <_dtoa_r+0x9b6>
 800bd2a:	f1ba 0f00 	cmp.w	sl, #0
 800bd2e:	dd01      	ble.n	800bd34 <_dtoa_r+0x96c>
 800bd30:	9b05      	ldr	r3, [sp, #20]
 800bd32:	3331      	adds	r3, #49	; 0x31
 800bd34:	9a02      	ldr	r2, [sp, #8]
 800bd36:	7013      	strb	r3, [r2, #0]
 800bd38:	e775      	b.n	800bc26 <_dtoa_r+0x85e>
 800bd3a:	4638      	mov	r0, r7
 800bd3c:	e7b8      	b.n	800bcb0 <_dtoa_r+0x8e8>
 800bd3e:	2201      	movs	r2, #1
 800bd40:	e7e1      	b.n	800bd06 <_dtoa_r+0x93e>
 800bd42:	f1ba 0f00 	cmp.w	sl, #0
 800bd46:	db06      	blt.n	800bd56 <_dtoa_r+0x98e>
 800bd48:	9906      	ldr	r1, [sp, #24]
 800bd4a:	ea41 0a0a 	orr.w	sl, r1, sl
 800bd4e:	9907      	ldr	r1, [sp, #28]
 800bd50:	ea5a 0a01 	orrs.w	sl, sl, r1
 800bd54:	d120      	bne.n	800bd98 <_dtoa_r+0x9d0>
 800bd56:	2a00      	cmp	r2, #0
 800bd58:	ddec      	ble.n	800bd34 <_dtoa_r+0x96c>
 800bd5a:	4629      	mov	r1, r5
 800bd5c:	2201      	movs	r2, #1
 800bd5e:	4630      	mov	r0, r6
 800bd60:	9304      	str	r3, [sp, #16]
 800bd62:	f000 fbad 	bl	800c4c0 <__lshift>
 800bd66:	4621      	mov	r1, r4
 800bd68:	4605      	mov	r5, r0
 800bd6a:	f000 fc15 	bl	800c598 <__mcmp>
 800bd6e:	2800      	cmp	r0, #0
 800bd70:	9b04      	ldr	r3, [sp, #16]
 800bd72:	dc02      	bgt.n	800bd7a <_dtoa_r+0x9b2>
 800bd74:	d1de      	bne.n	800bd34 <_dtoa_r+0x96c>
 800bd76:	07da      	lsls	r2, r3, #31
 800bd78:	d5dc      	bpl.n	800bd34 <_dtoa_r+0x96c>
 800bd7a:	2b39      	cmp	r3, #57	; 0x39
 800bd7c:	d1d8      	bne.n	800bd30 <_dtoa_r+0x968>
 800bd7e:	9a02      	ldr	r2, [sp, #8]
 800bd80:	2339      	movs	r3, #57	; 0x39
 800bd82:	7013      	strb	r3, [r2, #0]
 800bd84:	4643      	mov	r3, r8
 800bd86:	4698      	mov	r8, r3
 800bd88:	3b01      	subs	r3, #1
 800bd8a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800bd8e:	2a39      	cmp	r2, #57	; 0x39
 800bd90:	d051      	beq.n	800be36 <_dtoa_r+0xa6e>
 800bd92:	3201      	adds	r2, #1
 800bd94:	701a      	strb	r2, [r3, #0]
 800bd96:	e746      	b.n	800bc26 <_dtoa_r+0x85e>
 800bd98:	2a00      	cmp	r2, #0
 800bd9a:	dd03      	ble.n	800bda4 <_dtoa_r+0x9dc>
 800bd9c:	2b39      	cmp	r3, #57	; 0x39
 800bd9e:	d0ee      	beq.n	800bd7e <_dtoa_r+0x9b6>
 800bda0:	3301      	adds	r3, #1
 800bda2:	e7c7      	b.n	800bd34 <_dtoa_r+0x96c>
 800bda4:	9a04      	ldr	r2, [sp, #16]
 800bda6:	9908      	ldr	r1, [sp, #32]
 800bda8:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bdac:	428a      	cmp	r2, r1
 800bdae:	d02b      	beq.n	800be08 <_dtoa_r+0xa40>
 800bdb0:	4629      	mov	r1, r5
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	220a      	movs	r2, #10
 800bdb6:	4630      	mov	r0, r6
 800bdb8:	f000 f9d4 	bl	800c164 <__multadd>
 800bdbc:	45b9      	cmp	r9, r7
 800bdbe:	4605      	mov	r5, r0
 800bdc0:	f04f 0300 	mov.w	r3, #0
 800bdc4:	f04f 020a 	mov.w	r2, #10
 800bdc8:	4649      	mov	r1, r9
 800bdca:	4630      	mov	r0, r6
 800bdcc:	d107      	bne.n	800bdde <_dtoa_r+0xa16>
 800bdce:	f000 f9c9 	bl	800c164 <__multadd>
 800bdd2:	4681      	mov	r9, r0
 800bdd4:	4607      	mov	r7, r0
 800bdd6:	9b04      	ldr	r3, [sp, #16]
 800bdd8:	3301      	adds	r3, #1
 800bdda:	9304      	str	r3, [sp, #16]
 800bddc:	e774      	b.n	800bcc8 <_dtoa_r+0x900>
 800bdde:	f000 f9c1 	bl	800c164 <__multadd>
 800bde2:	4639      	mov	r1, r7
 800bde4:	4681      	mov	r9, r0
 800bde6:	2300      	movs	r3, #0
 800bde8:	220a      	movs	r2, #10
 800bdea:	4630      	mov	r0, r6
 800bdec:	f000 f9ba 	bl	800c164 <__multadd>
 800bdf0:	4607      	mov	r7, r0
 800bdf2:	e7f0      	b.n	800bdd6 <_dtoa_r+0xa0e>
 800bdf4:	f1ba 0f00 	cmp.w	sl, #0
 800bdf8:	9a01      	ldr	r2, [sp, #4]
 800bdfa:	bfcc      	ite	gt
 800bdfc:	46d0      	movgt	r8, sl
 800bdfe:	f04f 0801 	movle.w	r8, #1
 800be02:	4490      	add	r8, r2
 800be04:	f04f 0900 	mov.w	r9, #0
 800be08:	4629      	mov	r1, r5
 800be0a:	2201      	movs	r2, #1
 800be0c:	4630      	mov	r0, r6
 800be0e:	9302      	str	r3, [sp, #8]
 800be10:	f000 fb56 	bl	800c4c0 <__lshift>
 800be14:	4621      	mov	r1, r4
 800be16:	4605      	mov	r5, r0
 800be18:	f000 fbbe 	bl	800c598 <__mcmp>
 800be1c:	2800      	cmp	r0, #0
 800be1e:	dcb1      	bgt.n	800bd84 <_dtoa_r+0x9bc>
 800be20:	d102      	bne.n	800be28 <_dtoa_r+0xa60>
 800be22:	9b02      	ldr	r3, [sp, #8]
 800be24:	07db      	lsls	r3, r3, #31
 800be26:	d4ad      	bmi.n	800bd84 <_dtoa_r+0x9bc>
 800be28:	4643      	mov	r3, r8
 800be2a:	4698      	mov	r8, r3
 800be2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be30:	2a30      	cmp	r2, #48	; 0x30
 800be32:	d0fa      	beq.n	800be2a <_dtoa_r+0xa62>
 800be34:	e6f7      	b.n	800bc26 <_dtoa_r+0x85e>
 800be36:	9a01      	ldr	r2, [sp, #4]
 800be38:	429a      	cmp	r2, r3
 800be3a:	d1a4      	bne.n	800bd86 <_dtoa_r+0x9be>
 800be3c:	f10b 0b01 	add.w	fp, fp, #1
 800be40:	2331      	movs	r3, #49	; 0x31
 800be42:	e778      	b.n	800bd36 <_dtoa_r+0x96e>
 800be44:	4b14      	ldr	r3, [pc, #80]	; (800be98 <_dtoa_r+0xad0>)
 800be46:	f7ff bb2a 	b.w	800b49e <_dtoa_r+0xd6>
 800be4a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	f47f ab05 	bne.w	800b45c <_dtoa_r+0x94>
 800be52:	4b12      	ldr	r3, [pc, #72]	; (800be9c <_dtoa_r+0xad4>)
 800be54:	f7ff bb23 	b.w	800b49e <_dtoa_r+0xd6>
 800be58:	f1ba 0f00 	cmp.w	sl, #0
 800be5c:	dc03      	bgt.n	800be66 <_dtoa_r+0xa9e>
 800be5e:	9b06      	ldr	r3, [sp, #24]
 800be60:	2b02      	cmp	r3, #2
 800be62:	f73f aec8 	bgt.w	800bbf6 <_dtoa_r+0x82e>
 800be66:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800be6a:	4621      	mov	r1, r4
 800be6c:	4628      	mov	r0, r5
 800be6e:	f7ff fa22 	bl	800b2b6 <quorem>
 800be72:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800be76:	f808 3b01 	strb.w	r3, [r8], #1
 800be7a:	9a01      	ldr	r2, [sp, #4]
 800be7c:	eba8 0202 	sub.w	r2, r8, r2
 800be80:	4592      	cmp	sl, r2
 800be82:	ddb7      	ble.n	800bdf4 <_dtoa_r+0xa2c>
 800be84:	4629      	mov	r1, r5
 800be86:	2300      	movs	r3, #0
 800be88:	220a      	movs	r2, #10
 800be8a:	4630      	mov	r0, r6
 800be8c:	f000 f96a 	bl	800c164 <__multadd>
 800be90:	4605      	mov	r5, r0
 800be92:	e7ea      	b.n	800be6a <_dtoa_r+0xaa2>
 800be94:	0800d674 	.word	0x0800d674
 800be98:	0800d5d4 	.word	0x0800d5d4
 800be9c:	0800d5f8 	.word	0x0800d5f8

0800bea0 <_free_r>:
 800bea0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bea2:	2900      	cmp	r1, #0
 800bea4:	d044      	beq.n	800bf30 <_free_r+0x90>
 800bea6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beaa:	9001      	str	r0, [sp, #4]
 800beac:	2b00      	cmp	r3, #0
 800beae:	f1a1 0404 	sub.w	r4, r1, #4
 800beb2:	bfb8      	it	lt
 800beb4:	18e4      	addlt	r4, r4, r3
 800beb6:	f000 f8e7 	bl	800c088 <__malloc_lock>
 800beba:	4a1e      	ldr	r2, [pc, #120]	; (800bf34 <_free_r+0x94>)
 800bebc:	9801      	ldr	r0, [sp, #4]
 800bebe:	6813      	ldr	r3, [r2, #0]
 800bec0:	b933      	cbnz	r3, 800bed0 <_free_r+0x30>
 800bec2:	6063      	str	r3, [r4, #4]
 800bec4:	6014      	str	r4, [r2, #0]
 800bec6:	b003      	add	sp, #12
 800bec8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800becc:	f000 b8e2 	b.w	800c094 <__malloc_unlock>
 800bed0:	42a3      	cmp	r3, r4
 800bed2:	d908      	bls.n	800bee6 <_free_r+0x46>
 800bed4:	6825      	ldr	r5, [r4, #0]
 800bed6:	1961      	adds	r1, r4, r5
 800bed8:	428b      	cmp	r3, r1
 800beda:	bf01      	itttt	eq
 800bedc:	6819      	ldreq	r1, [r3, #0]
 800bede:	685b      	ldreq	r3, [r3, #4]
 800bee0:	1949      	addeq	r1, r1, r5
 800bee2:	6021      	streq	r1, [r4, #0]
 800bee4:	e7ed      	b.n	800bec2 <_free_r+0x22>
 800bee6:	461a      	mov	r2, r3
 800bee8:	685b      	ldr	r3, [r3, #4]
 800beea:	b10b      	cbz	r3, 800bef0 <_free_r+0x50>
 800beec:	42a3      	cmp	r3, r4
 800beee:	d9fa      	bls.n	800bee6 <_free_r+0x46>
 800bef0:	6811      	ldr	r1, [r2, #0]
 800bef2:	1855      	adds	r5, r2, r1
 800bef4:	42a5      	cmp	r5, r4
 800bef6:	d10b      	bne.n	800bf10 <_free_r+0x70>
 800bef8:	6824      	ldr	r4, [r4, #0]
 800befa:	4421      	add	r1, r4
 800befc:	1854      	adds	r4, r2, r1
 800befe:	42a3      	cmp	r3, r4
 800bf00:	6011      	str	r1, [r2, #0]
 800bf02:	d1e0      	bne.n	800bec6 <_free_r+0x26>
 800bf04:	681c      	ldr	r4, [r3, #0]
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	6053      	str	r3, [r2, #4]
 800bf0a:	440c      	add	r4, r1
 800bf0c:	6014      	str	r4, [r2, #0]
 800bf0e:	e7da      	b.n	800bec6 <_free_r+0x26>
 800bf10:	d902      	bls.n	800bf18 <_free_r+0x78>
 800bf12:	230c      	movs	r3, #12
 800bf14:	6003      	str	r3, [r0, #0]
 800bf16:	e7d6      	b.n	800bec6 <_free_r+0x26>
 800bf18:	6825      	ldr	r5, [r4, #0]
 800bf1a:	1961      	adds	r1, r4, r5
 800bf1c:	428b      	cmp	r3, r1
 800bf1e:	bf04      	itt	eq
 800bf20:	6819      	ldreq	r1, [r3, #0]
 800bf22:	685b      	ldreq	r3, [r3, #4]
 800bf24:	6063      	str	r3, [r4, #4]
 800bf26:	bf04      	itt	eq
 800bf28:	1949      	addeq	r1, r1, r5
 800bf2a:	6021      	streq	r1, [r4, #0]
 800bf2c:	6054      	str	r4, [r2, #4]
 800bf2e:	e7ca      	b.n	800bec6 <_free_r+0x26>
 800bf30:	b003      	add	sp, #12
 800bf32:	bd30      	pop	{r4, r5, pc}
 800bf34:	200055c8 	.word	0x200055c8

0800bf38 <malloc>:
 800bf38:	4b02      	ldr	r3, [pc, #8]	; (800bf44 <malloc+0xc>)
 800bf3a:	4601      	mov	r1, r0
 800bf3c:	6818      	ldr	r0, [r3, #0]
 800bf3e:	f000 b823 	b.w	800bf88 <_malloc_r>
 800bf42:	bf00      	nop
 800bf44:	200000c0 	.word	0x200000c0

0800bf48 <sbrk_aligned>:
 800bf48:	b570      	push	{r4, r5, r6, lr}
 800bf4a:	4e0e      	ldr	r6, [pc, #56]	; (800bf84 <sbrk_aligned+0x3c>)
 800bf4c:	460c      	mov	r4, r1
 800bf4e:	6831      	ldr	r1, [r6, #0]
 800bf50:	4605      	mov	r5, r0
 800bf52:	b911      	cbnz	r1, 800bf5a <sbrk_aligned+0x12>
 800bf54:	f000 fcce 	bl	800c8f4 <_sbrk_r>
 800bf58:	6030      	str	r0, [r6, #0]
 800bf5a:	4621      	mov	r1, r4
 800bf5c:	4628      	mov	r0, r5
 800bf5e:	f000 fcc9 	bl	800c8f4 <_sbrk_r>
 800bf62:	1c43      	adds	r3, r0, #1
 800bf64:	d00a      	beq.n	800bf7c <sbrk_aligned+0x34>
 800bf66:	1cc4      	adds	r4, r0, #3
 800bf68:	f024 0403 	bic.w	r4, r4, #3
 800bf6c:	42a0      	cmp	r0, r4
 800bf6e:	d007      	beq.n	800bf80 <sbrk_aligned+0x38>
 800bf70:	1a21      	subs	r1, r4, r0
 800bf72:	4628      	mov	r0, r5
 800bf74:	f000 fcbe 	bl	800c8f4 <_sbrk_r>
 800bf78:	3001      	adds	r0, #1
 800bf7a:	d101      	bne.n	800bf80 <sbrk_aligned+0x38>
 800bf7c:	f04f 34ff 	mov.w	r4, #4294967295
 800bf80:	4620      	mov	r0, r4
 800bf82:	bd70      	pop	{r4, r5, r6, pc}
 800bf84:	200055cc 	.word	0x200055cc

0800bf88 <_malloc_r>:
 800bf88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf8c:	1ccd      	adds	r5, r1, #3
 800bf8e:	f025 0503 	bic.w	r5, r5, #3
 800bf92:	3508      	adds	r5, #8
 800bf94:	2d0c      	cmp	r5, #12
 800bf96:	bf38      	it	cc
 800bf98:	250c      	movcc	r5, #12
 800bf9a:	2d00      	cmp	r5, #0
 800bf9c:	4607      	mov	r7, r0
 800bf9e:	db01      	blt.n	800bfa4 <_malloc_r+0x1c>
 800bfa0:	42a9      	cmp	r1, r5
 800bfa2:	d905      	bls.n	800bfb0 <_malloc_r+0x28>
 800bfa4:	230c      	movs	r3, #12
 800bfa6:	603b      	str	r3, [r7, #0]
 800bfa8:	2600      	movs	r6, #0
 800bfaa:	4630      	mov	r0, r6
 800bfac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfb0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c084 <_malloc_r+0xfc>
 800bfb4:	f000 f868 	bl	800c088 <__malloc_lock>
 800bfb8:	f8d8 3000 	ldr.w	r3, [r8]
 800bfbc:	461c      	mov	r4, r3
 800bfbe:	bb5c      	cbnz	r4, 800c018 <_malloc_r+0x90>
 800bfc0:	4629      	mov	r1, r5
 800bfc2:	4638      	mov	r0, r7
 800bfc4:	f7ff ffc0 	bl	800bf48 <sbrk_aligned>
 800bfc8:	1c43      	adds	r3, r0, #1
 800bfca:	4604      	mov	r4, r0
 800bfcc:	d155      	bne.n	800c07a <_malloc_r+0xf2>
 800bfce:	f8d8 4000 	ldr.w	r4, [r8]
 800bfd2:	4626      	mov	r6, r4
 800bfd4:	2e00      	cmp	r6, #0
 800bfd6:	d145      	bne.n	800c064 <_malloc_r+0xdc>
 800bfd8:	2c00      	cmp	r4, #0
 800bfda:	d048      	beq.n	800c06e <_malloc_r+0xe6>
 800bfdc:	6823      	ldr	r3, [r4, #0]
 800bfde:	4631      	mov	r1, r6
 800bfe0:	4638      	mov	r0, r7
 800bfe2:	eb04 0903 	add.w	r9, r4, r3
 800bfe6:	f000 fc85 	bl	800c8f4 <_sbrk_r>
 800bfea:	4581      	cmp	r9, r0
 800bfec:	d13f      	bne.n	800c06e <_malloc_r+0xe6>
 800bfee:	6821      	ldr	r1, [r4, #0]
 800bff0:	1a6d      	subs	r5, r5, r1
 800bff2:	4629      	mov	r1, r5
 800bff4:	4638      	mov	r0, r7
 800bff6:	f7ff ffa7 	bl	800bf48 <sbrk_aligned>
 800bffa:	3001      	adds	r0, #1
 800bffc:	d037      	beq.n	800c06e <_malloc_r+0xe6>
 800bffe:	6823      	ldr	r3, [r4, #0]
 800c000:	442b      	add	r3, r5
 800c002:	6023      	str	r3, [r4, #0]
 800c004:	f8d8 3000 	ldr.w	r3, [r8]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d038      	beq.n	800c07e <_malloc_r+0xf6>
 800c00c:	685a      	ldr	r2, [r3, #4]
 800c00e:	42a2      	cmp	r2, r4
 800c010:	d12b      	bne.n	800c06a <_malloc_r+0xe2>
 800c012:	2200      	movs	r2, #0
 800c014:	605a      	str	r2, [r3, #4]
 800c016:	e00f      	b.n	800c038 <_malloc_r+0xb0>
 800c018:	6822      	ldr	r2, [r4, #0]
 800c01a:	1b52      	subs	r2, r2, r5
 800c01c:	d41f      	bmi.n	800c05e <_malloc_r+0xd6>
 800c01e:	2a0b      	cmp	r2, #11
 800c020:	d917      	bls.n	800c052 <_malloc_r+0xca>
 800c022:	1961      	adds	r1, r4, r5
 800c024:	42a3      	cmp	r3, r4
 800c026:	6025      	str	r5, [r4, #0]
 800c028:	bf18      	it	ne
 800c02a:	6059      	strne	r1, [r3, #4]
 800c02c:	6863      	ldr	r3, [r4, #4]
 800c02e:	bf08      	it	eq
 800c030:	f8c8 1000 	streq.w	r1, [r8]
 800c034:	5162      	str	r2, [r4, r5]
 800c036:	604b      	str	r3, [r1, #4]
 800c038:	4638      	mov	r0, r7
 800c03a:	f104 060b 	add.w	r6, r4, #11
 800c03e:	f000 f829 	bl	800c094 <__malloc_unlock>
 800c042:	f026 0607 	bic.w	r6, r6, #7
 800c046:	1d23      	adds	r3, r4, #4
 800c048:	1af2      	subs	r2, r6, r3
 800c04a:	d0ae      	beq.n	800bfaa <_malloc_r+0x22>
 800c04c:	1b9b      	subs	r3, r3, r6
 800c04e:	50a3      	str	r3, [r4, r2]
 800c050:	e7ab      	b.n	800bfaa <_malloc_r+0x22>
 800c052:	42a3      	cmp	r3, r4
 800c054:	6862      	ldr	r2, [r4, #4]
 800c056:	d1dd      	bne.n	800c014 <_malloc_r+0x8c>
 800c058:	f8c8 2000 	str.w	r2, [r8]
 800c05c:	e7ec      	b.n	800c038 <_malloc_r+0xb0>
 800c05e:	4623      	mov	r3, r4
 800c060:	6864      	ldr	r4, [r4, #4]
 800c062:	e7ac      	b.n	800bfbe <_malloc_r+0x36>
 800c064:	4634      	mov	r4, r6
 800c066:	6876      	ldr	r6, [r6, #4]
 800c068:	e7b4      	b.n	800bfd4 <_malloc_r+0x4c>
 800c06a:	4613      	mov	r3, r2
 800c06c:	e7cc      	b.n	800c008 <_malloc_r+0x80>
 800c06e:	230c      	movs	r3, #12
 800c070:	603b      	str	r3, [r7, #0]
 800c072:	4638      	mov	r0, r7
 800c074:	f000 f80e 	bl	800c094 <__malloc_unlock>
 800c078:	e797      	b.n	800bfaa <_malloc_r+0x22>
 800c07a:	6025      	str	r5, [r4, #0]
 800c07c:	e7dc      	b.n	800c038 <_malloc_r+0xb0>
 800c07e:	605b      	str	r3, [r3, #4]
 800c080:	deff      	udf	#255	; 0xff
 800c082:	bf00      	nop
 800c084:	200055c8 	.word	0x200055c8

0800c088 <__malloc_lock>:
 800c088:	4801      	ldr	r0, [pc, #4]	; (800c090 <__malloc_lock+0x8>)
 800c08a:	f7ff b904 	b.w	800b296 <__retarget_lock_acquire_recursive>
 800c08e:	bf00      	nop
 800c090:	200055c4 	.word	0x200055c4

0800c094 <__malloc_unlock>:
 800c094:	4801      	ldr	r0, [pc, #4]	; (800c09c <__malloc_unlock+0x8>)
 800c096:	f7ff b8ff 	b.w	800b298 <__retarget_lock_release_recursive>
 800c09a:	bf00      	nop
 800c09c:	200055c4 	.word	0x200055c4

0800c0a0 <_Balloc>:
 800c0a0:	b570      	push	{r4, r5, r6, lr}
 800c0a2:	69c6      	ldr	r6, [r0, #28]
 800c0a4:	4604      	mov	r4, r0
 800c0a6:	460d      	mov	r5, r1
 800c0a8:	b976      	cbnz	r6, 800c0c8 <_Balloc+0x28>
 800c0aa:	2010      	movs	r0, #16
 800c0ac:	f7ff ff44 	bl	800bf38 <malloc>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	61e0      	str	r0, [r4, #28]
 800c0b4:	b920      	cbnz	r0, 800c0c0 <_Balloc+0x20>
 800c0b6:	4b18      	ldr	r3, [pc, #96]	; (800c118 <_Balloc+0x78>)
 800c0b8:	4818      	ldr	r0, [pc, #96]	; (800c11c <_Balloc+0x7c>)
 800c0ba:	216b      	movs	r1, #107	; 0x6b
 800c0bc:	f000 fc2a 	bl	800c914 <__assert_func>
 800c0c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0c4:	6006      	str	r6, [r0, #0]
 800c0c6:	60c6      	str	r6, [r0, #12]
 800c0c8:	69e6      	ldr	r6, [r4, #28]
 800c0ca:	68f3      	ldr	r3, [r6, #12]
 800c0cc:	b183      	cbz	r3, 800c0f0 <_Balloc+0x50>
 800c0ce:	69e3      	ldr	r3, [r4, #28]
 800c0d0:	68db      	ldr	r3, [r3, #12]
 800c0d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c0d6:	b9b8      	cbnz	r0, 800c108 <_Balloc+0x68>
 800c0d8:	2101      	movs	r1, #1
 800c0da:	fa01 f605 	lsl.w	r6, r1, r5
 800c0de:	1d72      	adds	r2, r6, #5
 800c0e0:	0092      	lsls	r2, r2, #2
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	f000 fc34 	bl	800c950 <_calloc_r>
 800c0e8:	b160      	cbz	r0, 800c104 <_Balloc+0x64>
 800c0ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c0ee:	e00e      	b.n	800c10e <_Balloc+0x6e>
 800c0f0:	2221      	movs	r2, #33	; 0x21
 800c0f2:	2104      	movs	r1, #4
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	f000 fc2b 	bl	800c950 <_calloc_r>
 800c0fa:	69e3      	ldr	r3, [r4, #28]
 800c0fc:	60f0      	str	r0, [r6, #12]
 800c0fe:	68db      	ldr	r3, [r3, #12]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d1e4      	bne.n	800c0ce <_Balloc+0x2e>
 800c104:	2000      	movs	r0, #0
 800c106:	bd70      	pop	{r4, r5, r6, pc}
 800c108:	6802      	ldr	r2, [r0, #0]
 800c10a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c10e:	2300      	movs	r3, #0
 800c110:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c114:	e7f7      	b.n	800c106 <_Balloc+0x66>
 800c116:	bf00      	nop
 800c118:	0800d605 	.word	0x0800d605
 800c11c:	0800d685 	.word	0x0800d685

0800c120 <_Bfree>:
 800c120:	b570      	push	{r4, r5, r6, lr}
 800c122:	69c6      	ldr	r6, [r0, #28]
 800c124:	4605      	mov	r5, r0
 800c126:	460c      	mov	r4, r1
 800c128:	b976      	cbnz	r6, 800c148 <_Bfree+0x28>
 800c12a:	2010      	movs	r0, #16
 800c12c:	f7ff ff04 	bl	800bf38 <malloc>
 800c130:	4602      	mov	r2, r0
 800c132:	61e8      	str	r0, [r5, #28]
 800c134:	b920      	cbnz	r0, 800c140 <_Bfree+0x20>
 800c136:	4b09      	ldr	r3, [pc, #36]	; (800c15c <_Bfree+0x3c>)
 800c138:	4809      	ldr	r0, [pc, #36]	; (800c160 <_Bfree+0x40>)
 800c13a:	218f      	movs	r1, #143	; 0x8f
 800c13c:	f000 fbea 	bl	800c914 <__assert_func>
 800c140:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c144:	6006      	str	r6, [r0, #0]
 800c146:	60c6      	str	r6, [r0, #12]
 800c148:	b13c      	cbz	r4, 800c15a <_Bfree+0x3a>
 800c14a:	69eb      	ldr	r3, [r5, #28]
 800c14c:	6862      	ldr	r2, [r4, #4]
 800c14e:	68db      	ldr	r3, [r3, #12]
 800c150:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c154:	6021      	str	r1, [r4, #0]
 800c156:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c15a:	bd70      	pop	{r4, r5, r6, pc}
 800c15c:	0800d605 	.word	0x0800d605
 800c160:	0800d685 	.word	0x0800d685

0800c164 <__multadd>:
 800c164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c168:	690d      	ldr	r5, [r1, #16]
 800c16a:	4607      	mov	r7, r0
 800c16c:	460c      	mov	r4, r1
 800c16e:	461e      	mov	r6, r3
 800c170:	f101 0c14 	add.w	ip, r1, #20
 800c174:	2000      	movs	r0, #0
 800c176:	f8dc 3000 	ldr.w	r3, [ip]
 800c17a:	b299      	uxth	r1, r3
 800c17c:	fb02 6101 	mla	r1, r2, r1, r6
 800c180:	0c1e      	lsrs	r6, r3, #16
 800c182:	0c0b      	lsrs	r3, r1, #16
 800c184:	fb02 3306 	mla	r3, r2, r6, r3
 800c188:	b289      	uxth	r1, r1
 800c18a:	3001      	adds	r0, #1
 800c18c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c190:	4285      	cmp	r5, r0
 800c192:	f84c 1b04 	str.w	r1, [ip], #4
 800c196:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c19a:	dcec      	bgt.n	800c176 <__multadd+0x12>
 800c19c:	b30e      	cbz	r6, 800c1e2 <__multadd+0x7e>
 800c19e:	68a3      	ldr	r3, [r4, #8]
 800c1a0:	42ab      	cmp	r3, r5
 800c1a2:	dc19      	bgt.n	800c1d8 <__multadd+0x74>
 800c1a4:	6861      	ldr	r1, [r4, #4]
 800c1a6:	4638      	mov	r0, r7
 800c1a8:	3101      	adds	r1, #1
 800c1aa:	f7ff ff79 	bl	800c0a0 <_Balloc>
 800c1ae:	4680      	mov	r8, r0
 800c1b0:	b928      	cbnz	r0, 800c1be <__multadd+0x5a>
 800c1b2:	4602      	mov	r2, r0
 800c1b4:	4b0c      	ldr	r3, [pc, #48]	; (800c1e8 <__multadd+0x84>)
 800c1b6:	480d      	ldr	r0, [pc, #52]	; (800c1ec <__multadd+0x88>)
 800c1b8:	21ba      	movs	r1, #186	; 0xba
 800c1ba:	f000 fbab 	bl	800c914 <__assert_func>
 800c1be:	6922      	ldr	r2, [r4, #16]
 800c1c0:	3202      	adds	r2, #2
 800c1c2:	f104 010c 	add.w	r1, r4, #12
 800c1c6:	0092      	lsls	r2, r2, #2
 800c1c8:	300c      	adds	r0, #12
 800c1ca:	f7ff f866 	bl	800b29a <memcpy>
 800c1ce:	4621      	mov	r1, r4
 800c1d0:	4638      	mov	r0, r7
 800c1d2:	f7ff ffa5 	bl	800c120 <_Bfree>
 800c1d6:	4644      	mov	r4, r8
 800c1d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c1dc:	3501      	adds	r5, #1
 800c1de:	615e      	str	r6, [r3, #20]
 800c1e0:	6125      	str	r5, [r4, #16]
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1e8:	0800d674 	.word	0x0800d674
 800c1ec:	0800d685 	.word	0x0800d685

0800c1f0 <__hi0bits>:
 800c1f0:	0c03      	lsrs	r3, r0, #16
 800c1f2:	041b      	lsls	r3, r3, #16
 800c1f4:	b9d3      	cbnz	r3, 800c22c <__hi0bits+0x3c>
 800c1f6:	0400      	lsls	r0, r0, #16
 800c1f8:	2310      	movs	r3, #16
 800c1fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c1fe:	bf04      	itt	eq
 800c200:	0200      	lsleq	r0, r0, #8
 800c202:	3308      	addeq	r3, #8
 800c204:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c208:	bf04      	itt	eq
 800c20a:	0100      	lsleq	r0, r0, #4
 800c20c:	3304      	addeq	r3, #4
 800c20e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c212:	bf04      	itt	eq
 800c214:	0080      	lsleq	r0, r0, #2
 800c216:	3302      	addeq	r3, #2
 800c218:	2800      	cmp	r0, #0
 800c21a:	db05      	blt.n	800c228 <__hi0bits+0x38>
 800c21c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c220:	f103 0301 	add.w	r3, r3, #1
 800c224:	bf08      	it	eq
 800c226:	2320      	moveq	r3, #32
 800c228:	4618      	mov	r0, r3
 800c22a:	4770      	bx	lr
 800c22c:	2300      	movs	r3, #0
 800c22e:	e7e4      	b.n	800c1fa <__hi0bits+0xa>

0800c230 <__lo0bits>:
 800c230:	6803      	ldr	r3, [r0, #0]
 800c232:	f013 0207 	ands.w	r2, r3, #7
 800c236:	d00c      	beq.n	800c252 <__lo0bits+0x22>
 800c238:	07d9      	lsls	r1, r3, #31
 800c23a:	d422      	bmi.n	800c282 <__lo0bits+0x52>
 800c23c:	079a      	lsls	r2, r3, #30
 800c23e:	bf49      	itett	mi
 800c240:	085b      	lsrmi	r3, r3, #1
 800c242:	089b      	lsrpl	r3, r3, #2
 800c244:	6003      	strmi	r3, [r0, #0]
 800c246:	2201      	movmi	r2, #1
 800c248:	bf5c      	itt	pl
 800c24a:	6003      	strpl	r3, [r0, #0]
 800c24c:	2202      	movpl	r2, #2
 800c24e:	4610      	mov	r0, r2
 800c250:	4770      	bx	lr
 800c252:	b299      	uxth	r1, r3
 800c254:	b909      	cbnz	r1, 800c25a <__lo0bits+0x2a>
 800c256:	0c1b      	lsrs	r3, r3, #16
 800c258:	2210      	movs	r2, #16
 800c25a:	b2d9      	uxtb	r1, r3
 800c25c:	b909      	cbnz	r1, 800c262 <__lo0bits+0x32>
 800c25e:	3208      	adds	r2, #8
 800c260:	0a1b      	lsrs	r3, r3, #8
 800c262:	0719      	lsls	r1, r3, #28
 800c264:	bf04      	itt	eq
 800c266:	091b      	lsreq	r3, r3, #4
 800c268:	3204      	addeq	r2, #4
 800c26a:	0799      	lsls	r1, r3, #30
 800c26c:	bf04      	itt	eq
 800c26e:	089b      	lsreq	r3, r3, #2
 800c270:	3202      	addeq	r2, #2
 800c272:	07d9      	lsls	r1, r3, #31
 800c274:	d403      	bmi.n	800c27e <__lo0bits+0x4e>
 800c276:	085b      	lsrs	r3, r3, #1
 800c278:	f102 0201 	add.w	r2, r2, #1
 800c27c:	d003      	beq.n	800c286 <__lo0bits+0x56>
 800c27e:	6003      	str	r3, [r0, #0]
 800c280:	e7e5      	b.n	800c24e <__lo0bits+0x1e>
 800c282:	2200      	movs	r2, #0
 800c284:	e7e3      	b.n	800c24e <__lo0bits+0x1e>
 800c286:	2220      	movs	r2, #32
 800c288:	e7e1      	b.n	800c24e <__lo0bits+0x1e>
	...

0800c28c <__i2b>:
 800c28c:	b510      	push	{r4, lr}
 800c28e:	460c      	mov	r4, r1
 800c290:	2101      	movs	r1, #1
 800c292:	f7ff ff05 	bl	800c0a0 <_Balloc>
 800c296:	4602      	mov	r2, r0
 800c298:	b928      	cbnz	r0, 800c2a6 <__i2b+0x1a>
 800c29a:	4b05      	ldr	r3, [pc, #20]	; (800c2b0 <__i2b+0x24>)
 800c29c:	4805      	ldr	r0, [pc, #20]	; (800c2b4 <__i2b+0x28>)
 800c29e:	f240 1145 	movw	r1, #325	; 0x145
 800c2a2:	f000 fb37 	bl	800c914 <__assert_func>
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	6144      	str	r4, [r0, #20]
 800c2aa:	6103      	str	r3, [r0, #16]
 800c2ac:	bd10      	pop	{r4, pc}
 800c2ae:	bf00      	nop
 800c2b0:	0800d674 	.word	0x0800d674
 800c2b4:	0800d685 	.word	0x0800d685

0800c2b8 <__multiply>:
 800c2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2bc:	4691      	mov	r9, r2
 800c2be:	690a      	ldr	r2, [r1, #16]
 800c2c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c2c4:	429a      	cmp	r2, r3
 800c2c6:	bfb8      	it	lt
 800c2c8:	460b      	movlt	r3, r1
 800c2ca:	460c      	mov	r4, r1
 800c2cc:	bfbc      	itt	lt
 800c2ce:	464c      	movlt	r4, r9
 800c2d0:	4699      	movlt	r9, r3
 800c2d2:	6927      	ldr	r7, [r4, #16]
 800c2d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c2d8:	68a3      	ldr	r3, [r4, #8]
 800c2da:	6861      	ldr	r1, [r4, #4]
 800c2dc:	eb07 060a 	add.w	r6, r7, sl
 800c2e0:	42b3      	cmp	r3, r6
 800c2e2:	b085      	sub	sp, #20
 800c2e4:	bfb8      	it	lt
 800c2e6:	3101      	addlt	r1, #1
 800c2e8:	f7ff feda 	bl	800c0a0 <_Balloc>
 800c2ec:	b930      	cbnz	r0, 800c2fc <__multiply+0x44>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	4b44      	ldr	r3, [pc, #272]	; (800c404 <__multiply+0x14c>)
 800c2f2:	4845      	ldr	r0, [pc, #276]	; (800c408 <__multiply+0x150>)
 800c2f4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c2f8:	f000 fb0c 	bl	800c914 <__assert_func>
 800c2fc:	f100 0514 	add.w	r5, r0, #20
 800c300:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c304:	462b      	mov	r3, r5
 800c306:	2200      	movs	r2, #0
 800c308:	4543      	cmp	r3, r8
 800c30a:	d321      	bcc.n	800c350 <__multiply+0x98>
 800c30c:	f104 0314 	add.w	r3, r4, #20
 800c310:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c314:	f109 0314 	add.w	r3, r9, #20
 800c318:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c31c:	9202      	str	r2, [sp, #8]
 800c31e:	1b3a      	subs	r2, r7, r4
 800c320:	3a15      	subs	r2, #21
 800c322:	f022 0203 	bic.w	r2, r2, #3
 800c326:	3204      	adds	r2, #4
 800c328:	f104 0115 	add.w	r1, r4, #21
 800c32c:	428f      	cmp	r7, r1
 800c32e:	bf38      	it	cc
 800c330:	2204      	movcc	r2, #4
 800c332:	9201      	str	r2, [sp, #4]
 800c334:	9a02      	ldr	r2, [sp, #8]
 800c336:	9303      	str	r3, [sp, #12]
 800c338:	429a      	cmp	r2, r3
 800c33a:	d80c      	bhi.n	800c356 <__multiply+0x9e>
 800c33c:	2e00      	cmp	r6, #0
 800c33e:	dd03      	ble.n	800c348 <__multiply+0x90>
 800c340:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c344:	2b00      	cmp	r3, #0
 800c346:	d05b      	beq.n	800c400 <__multiply+0x148>
 800c348:	6106      	str	r6, [r0, #16]
 800c34a:	b005      	add	sp, #20
 800c34c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c350:	f843 2b04 	str.w	r2, [r3], #4
 800c354:	e7d8      	b.n	800c308 <__multiply+0x50>
 800c356:	f8b3 a000 	ldrh.w	sl, [r3]
 800c35a:	f1ba 0f00 	cmp.w	sl, #0
 800c35e:	d024      	beq.n	800c3aa <__multiply+0xf2>
 800c360:	f104 0e14 	add.w	lr, r4, #20
 800c364:	46a9      	mov	r9, r5
 800c366:	f04f 0c00 	mov.w	ip, #0
 800c36a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c36e:	f8d9 1000 	ldr.w	r1, [r9]
 800c372:	fa1f fb82 	uxth.w	fp, r2
 800c376:	b289      	uxth	r1, r1
 800c378:	fb0a 110b 	mla	r1, sl, fp, r1
 800c37c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c380:	f8d9 2000 	ldr.w	r2, [r9]
 800c384:	4461      	add	r1, ip
 800c386:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c38a:	fb0a c20b 	mla	r2, sl, fp, ip
 800c38e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c392:	b289      	uxth	r1, r1
 800c394:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c398:	4577      	cmp	r7, lr
 800c39a:	f849 1b04 	str.w	r1, [r9], #4
 800c39e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c3a2:	d8e2      	bhi.n	800c36a <__multiply+0xb2>
 800c3a4:	9a01      	ldr	r2, [sp, #4]
 800c3a6:	f845 c002 	str.w	ip, [r5, r2]
 800c3aa:	9a03      	ldr	r2, [sp, #12]
 800c3ac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c3b0:	3304      	adds	r3, #4
 800c3b2:	f1b9 0f00 	cmp.w	r9, #0
 800c3b6:	d021      	beq.n	800c3fc <__multiply+0x144>
 800c3b8:	6829      	ldr	r1, [r5, #0]
 800c3ba:	f104 0c14 	add.w	ip, r4, #20
 800c3be:	46ae      	mov	lr, r5
 800c3c0:	f04f 0a00 	mov.w	sl, #0
 800c3c4:	f8bc b000 	ldrh.w	fp, [ip]
 800c3c8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c3cc:	fb09 220b 	mla	r2, r9, fp, r2
 800c3d0:	4452      	add	r2, sl
 800c3d2:	b289      	uxth	r1, r1
 800c3d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c3d8:	f84e 1b04 	str.w	r1, [lr], #4
 800c3dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c3e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c3e4:	f8be 1000 	ldrh.w	r1, [lr]
 800c3e8:	fb09 110a 	mla	r1, r9, sl, r1
 800c3ec:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c3f0:	4567      	cmp	r7, ip
 800c3f2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c3f6:	d8e5      	bhi.n	800c3c4 <__multiply+0x10c>
 800c3f8:	9a01      	ldr	r2, [sp, #4]
 800c3fa:	50a9      	str	r1, [r5, r2]
 800c3fc:	3504      	adds	r5, #4
 800c3fe:	e799      	b.n	800c334 <__multiply+0x7c>
 800c400:	3e01      	subs	r6, #1
 800c402:	e79b      	b.n	800c33c <__multiply+0x84>
 800c404:	0800d674 	.word	0x0800d674
 800c408:	0800d685 	.word	0x0800d685

0800c40c <__pow5mult>:
 800c40c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c410:	4615      	mov	r5, r2
 800c412:	f012 0203 	ands.w	r2, r2, #3
 800c416:	4606      	mov	r6, r0
 800c418:	460f      	mov	r7, r1
 800c41a:	d007      	beq.n	800c42c <__pow5mult+0x20>
 800c41c:	4c25      	ldr	r4, [pc, #148]	; (800c4b4 <__pow5mult+0xa8>)
 800c41e:	3a01      	subs	r2, #1
 800c420:	2300      	movs	r3, #0
 800c422:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c426:	f7ff fe9d 	bl	800c164 <__multadd>
 800c42a:	4607      	mov	r7, r0
 800c42c:	10ad      	asrs	r5, r5, #2
 800c42e:	d03d      	beq.n	800c4ac <__pow5mult+0xa0>
 800c430:	69f4      	ldr	r4, [r6, #28]
 800c432:	b97c      	cbnz	r4, 800c454 <__pow5mult+0x48>
 800c434:	2010      	movs	r0, #16
 800c436:	f7ff fd7f 	bl	800bf38 <malloc>
 800c43a:	4602      	mov	r2, r0
 800c43c:	61f0      	str	r0, [r6, #28]
 800c43e:	b928      	cbnz	r0, 800c44c <__pow5mult+0x40>
 800c440:	4b1d      	ldr	r3, [pc, #116]	; (800c4b8 <__pow5mult+0xac>)
 800c442:	481e      	ldr	r0, [pc, #120]	; (800c4bc <__pow5mult+0xb0>)
 800c444:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c448:	f000 fa64 	bl	800c914 <__assert_func>
 800c44c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c450:	6004      	str	r4, [r0, #0]
 800c452:	60c4      	str	r4, [r0, #12]
 800c454:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c458:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c45c:	b94c      	cbnz	r4, 800c472 <__pow5mult+0x66>
 800c45e:	f240 2171 	movw	r1, #625	; 0x271
 800c462:	4630      	mov	r0, r6
 800c464:	f7ff ff12 	bl	800c28c <__i2b>
 800c468:	2300      	movs	r3, #0
 800c46a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c46e:	4604      	mov	r4, r0
 800c470:	6003      	str	r3, [r0, #0]
 800c472:	f04f 0900 	mov.w	r9, #0
 800c476:	07eb      	lsls	r3, r5, #31
 800c478:	d50a      	bpl.n	800c490 <__pow5mult+0x84>
 800c47a:	4639      	mov	r1, r7
 800c47c:	4622      	mov	r2, r4
 800c47e:	4630      	mov	r0, r6
 800c480:	f7ff ff1a 	bl	800c2b8 <__multiply>
 800c484:	4639      	mov	r1, r7
 800c486:	4680      	mov	r8, r0
 800c488:	4630      	mov	r0, r6
 800c48a:	f7ff fe49 	bl	800c120 <_Bfree>
 800c48e:	4647      	mov	r7, r8
 800c490:	106d      	asrs	r5, r5, #1
 800c492:	d00b      	beq.n	800c4ac <__pow5mult+0xa0>
 800c494:	6820      	ldr	r0, [r4, #0]
 800c496:	b938      	cbnz	r0, 800c4a8 <__pow5mult+0x9c>
 800c498:	4622      	mov	r2, r4
 800c49a:	4621      	mov	r1, r4
 800c49c:	4630      	mov	r0, r6
 800c49e:	f7ff ff0b 	bl	800c2b8 <__multiply>
 800c4a2:	6020      	str	r0, [r4, #0]
 800c4a4:	f8c0 9000 	str.w	r9, [r0]
 800c4a8:	4604      	mov	r4, r0
 800c4aa:	e7e4      	b.n	800c476 <__pow5mult+0x6a>
 800c4ac:	4638      	mov	r0, r7
 800c4ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4b2:	bf00      	nop
 800c4b4:	0800d7d0 	.word	0x0800d7d0
 800c4b8:	0800d605 	.word	0x0800d605
 800c4bc:	0800d685 	.word	0x0800d685

0800c4c0 <__lshift>:
 800c4c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4c4:	460c      	mov	r4, r1
 800c4c6:	6849      	ldr	r1, [r1, #4]
 800c4c8:	6923      	ldr	r3, [r4, #16]
 800c4ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c4ce:	68a3      	ldr	r3, [r4, #8]
 800c4d0:	4607      	mov	r7, r0
 800c4d2:	4691      	mov	r9, r2
 800c4d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c4d8:	f108 0601 	add.w	r6, r8, #1
 800c4dc:	42b3      	cmp	r3, r6
 800c4de:	db0b      	blt.n	800c4f8 <__lshift+0x38>
 800c4e0:	4638      	mov	r0, r7
 800c4e2:	f7ff fddd 	bl	800c0a0 <_Balloc>
 800c4e6:	4605      	mov	r5, r0
 800c4e8:	b948      	cbnz	r0, 800c4fe <__lshift+0x3e>
 800c4ea:	4602      	mov	r2, r0
 800c4ec:	4b28      	ldr	r3, [pc, #160]	; (800c590 <__lshift+0xd0>)
 800c4ee:	4829      	ldr	r0, [pc, #164]	; (800c594 <__lshift+0xd4>)
 800c4f0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c4f4:	f000 fa0e 	bl	800c914 <__assert_func>
 800c4f8:	3101      	adds	r1, #1
 800c4fa:	005b      	lsls	r3, r3, #1
 800c4fc:	e7ee      	b.n	800c4dc <__lshift+0x1c>
 800c4fe:	2300      	movs	r3, #0
 800c500:	f100 0114 	add.w	r1, r0, #20
 800c504:	f100 0210 	add.w	r2, r0, #16
 800c508:	4618      	mov	r0, r3
 800c50a:	4553      	cmp	r3, sl
 800c50c:	db33      	blt.n	800c576 <__lshift+0xb6>
 800c50e:	6920      	ldr	r0, [r4, #16]
 800c510:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c514:	f104 0314 	add.w	r3, r4, #20
 800c518:	f019 091f 	ands.w	r9, r9, #31
 800c51c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c520:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c524:	d02b      	beq.n	800c57e <__lshift+0xbe>
 800c526:	f1c9 0e20 	rsb	lr, r9, #32
 800c52a:	468a      	mov	sl, r1
 800c52c:	2200      	movs	r2, #0
 800c52e:	6818      	ldr	r0, [r3, #0]
 800c530:	fa00 f009 	lsl.w	r0, r0, r9
 800c534:	4310      	orrs	r0, r2
 800c536:	f84a 0b04 	str.w	r0, [sl], #4
 800c53a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c53e:	459c      	cmp	ip, r3
 800c540:	fa22 f20e 	lsr.w	r2, r2, lr
 800c544:	d8f3      	bhi.n	800c52e <__lshift+0x6e>
 800c546:	ebac 0304 	sub.w	r3, ip, r4
 800c54a:	3b15      	subs	r3, #21
 800c54c:	f023 0303 	bic.w	r3, r3, #3
 800c550:	3304      	adds	r3, #4
 800c552:	f104 0015 	add.w	r0, r4, #21
 800c556:	4584      	cmp	ip, r0
 800c558:	bf38      	it	cc
 800c55a:	2304      	movcc	r3, #4
 800c55c:	50ca      	str	r2, [r1, r3]
 800c55e:	b10a      	cbz	r2, 800c564 <__lshift+0xa4>
 800c560:	f108 0602 	add.w	r6, r8, #2
 800c564:	3e01      	subs	r6, #1
 800c566:	4638      	mov	r0, r7
 800c568:	612e      	str	r6, [r5, #16]
 800c56a:	4621      	mov	r1, r4
 800c56c:	f7ff fdd8 	bl	800c120 <_Bfree>
 800c570:	4628      	mov	r0, r5
 800c572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c576:	f842 0f04 	str.w	r0, [r2, #4]!
 800c57a:	3301      	adds	r3, #1
 800c57c:	e7c5      	b.n	800c50a <__lshift+0x4a>
 800c57e:	3904      	subs	r1, #4
 800c580:	f853 2b04 	ldr.w	r2, [r3], #4
 800c584:	f841 2f04 	str.w	r2, [r1, #4]!
 800c588:	459c      	cmp	ip, r3
 800c58a:	d8f9      	bhi.n	800c580 <__lshift+0xc0>
 800c58c:	e7ea      	b.n	800c564 <__lshift+0xa4>
 800c58e:	bf00      	nop
 800c590:	0800d674 	.word	0x0800d674
 800c594:	0800d685 	.word	0x0800d685

0800c598 <__mcmp>:
 800c598:	b530      	push	{r4, r5, lr}
 800c59a:	6902      	ldr	r2, [r0, #16]
 800c59c:	690c      	ldr	r4, [r1, #16]
 800c59e:	1b12      	subs	r2, r2, r4
 800c5a0:	d10e      	bne.n	800c5c0 <__mcmp+0x28>
 800c5a2:	f100 0314 	add.w	r3, r0, #20
 800c5a6:	3114      	adds	r1, #20
 800c5a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c5ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c5b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c5b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c5b8:	42a5      	cmp	r5, r4
 800c5ba:	d003      	beq.n	800c5c4 <__mcmp+0x2c>
 800c5bc:	d305      	bcc.n	800c5ca <__mcmp+0x32>
 800c5be:	2201      	movs	r2, #1
 800c5c0:	4610      	mov	r0, r2
 800c5c2:	bd30      	pop	{r4, r5, pc}
 800c5c4:	4283      	cmp	r3, r0
 800c5c6:	d3f3      	bcc.n	800c5b0 <__mcmp+0x18>
 800c5c8:	e7fa      	b.n	800c5c0 <__mcmp+0x28>
 800c5ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c5ce:	e7f7      	b.n	800c5c0 <__mcmp+0x28>

0800c5d0 <__mdiff>:
 800c5d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5d4:	460c      	mov	r4, r1
 800c5d6:	4606      	mov	r6, r0
 800c5d8:	4611      	mov	r1, r2
 800c5da:	4620      	mov	r0, r4
 800c5dc:	4690      	mov	r8, r2
 800c5de:	f7ff ffdb 	bl	800c598 <__mcmp>
 800c5e2:	1e05      	subs	r5, r0, #0
 800c5e4:	d110      	bne.n	800c608 <__mdiff+0x38>
 800c5e6:	4629      	mov	r1, r5
 800c5e8:	4630      	mov	r0, r6
 800c5ea:	f7ff fd59 	bl	800c0a0 <_Balloc>
 800c5ee:	b930      	cbnz	r0, 800c5fe <__mdiff+0x2e>
 800c5f0:	4b3a      	ldr	r3, [pc, #232]	; (800c6dc <__mdiff+0x10c>)
 800c5f2:	4602      	mov	r2, r0
 800c5f4:	f240 2137 	movw	r1, #567	; 0x237
 800c5f8:	4839      	ldr	r0, [pc, #228]	; (800c6e0 <__mdiff+0x110>)
 800c5fa:	f000 f98b 	bl	800c914 <__assert_func>
 800c5fe:	2301      	movs	r3, #1
 800c600:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c604:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c608:	bfa4      	itt	ge
 800c60a:	4643      	movge	r3, r8
 800c60c:	46a0      	movge	r8, r4
 800c60e:	4630      	mov	r0, r6
 800c610:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c614:	bfa6      	itte	ge
 800c616:	461c      	movge	r4, r3
 800c618:	2500      	movge	r5, #0
 800c61a:	2501      	movlt	r5, #1
 800c61c:	f7ff fd40 	bl	800c0a0 <_Balloc>
 800c620:	b920      	cbnz	r0, 800c62c <__mdiff+0x5c>
 800c622:	4b2e      	ldr	r3, [pc, #184]	; (800c6dc <__mdiff+0x10c>)
 800c624:	4602      	mov	r2, r0
 800c626:	f240 2145 	movw	r1, #581	; 0x245
 800c62a:	e7e5      	b.n	800c5f8 <__mdiff+0x28>
 800c62c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c630:	6926      	ldr	r6, [r4, #16]
 800c632:	60c5      	str	r5, [r0, #12]
 800c634:	f104 0914 	add.w	r9, r4, #20
 800c638:	f108 0514 	add.w	r5, r8, #20
 800c63c:	f100 0e14 	add.w	lr, r0, #20
 800c640:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c644:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c648:	f108 0210 	add.w	r2, r8, #16
 800c64c:	46f2      	mov	sl, lr
 800c64e:	2100      	movs	r1, #0
 800c650:	f859 3b04 	ldr.w	r3, [r9], #4
 800c654:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c658:	fa11 f88b 	uxtah	r8, r1, fp
 800c65c:	b299      	uxth	r1, r3
 800c65e:	0c1b      	lsrs	r3, r3, #16
 800c660:	eba8 0801 	sub.w	r8, r8, r1
 800c664:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c668:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c66c:	fa1f f888 	uxth.w	r8, r8
 800c670:	1419      	asrs	r1, r3, #16
 800c672:	454e      	cmp	r6, r9
 800c674:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c678:	f84a 3b04 	str.w	r3, [sl], #4
 800c67c:	d8e8      	bhi.n	800c650 <__mdiff+0x80>
 800c67e:	1b33      	subs	r3, r6, r4
 800c680:	3b15      	subs	r3, #21
 800c682:	f023 0303 	bic.w	r3, r3, #3
 800c686:	3304      	adds	r3, #4
 800c688:	3415      	adds	r4, #21
 800c68a:	42a6      	cmp	r6, r4
 800c68c:	bf38      	it	cc
 800c68e:	2304      	movcc	r3, #4
 800c690:	441d      	add	r5, r3
 800c692:	4473      	add	r3, lr
 800c694:	469e      	mov	lr, r3
 800c696:	462e      	mov	r6, r5
 800c698:	4566      	cmp	r6, ip
 800c69a:	d30e      	bcc.n	800c6ba <__mdiff+0xea>
 800c69c:	f10c 0203 	add.w	r2, ip, #3
 800c6a0:	1b52      	subs	r2, r2, r5
 800c6a2:	f022 0203 	bic.w	r2, r2, #3
 800c6a6:	3d03      	subs	r5, #3
 800c6a8:	45ac      	cmp	ip, r5
 800c6aa:	bf38      	it	cc
 800c6ac:	2200      	movcc	r2, #0
 800c6ae:	4413      	add	r3, r2
 800c6b0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c6b4:	b17a      	cbz	r2, 800c6d6 <__mdiff+0x106>
 800c6b6:	6107      	str	r7, [r0, #16]
 800c6b8:	e7a4      	b.n	800c604 <__mdiff+0x34>
 800c6ba:	f856 8b04 	ldr.w	r8, [r6], #4
 800c6be:	fa11 f288 	uxtah	r2, r1, r8
 800c6c2:	1414      	asrs	r4, r2, #16
 800c6c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c6c8:	b292      	uxth	r2, r2
 800c6ca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c6ce:	f84e 2b04 	str.w	r2, [lr], #4
 800c6d2:	1421      	asrs	r1, r4, #16
 800c6d4:	e7e0      	b.n	800c698 <__mdiff+0xc8>
 800c6d6:	3f01      	subs	r7, #1
 800c6d8:	e7ea      	b.n	800c6b0 <__mdiff+0xe0>
 800c6da:	bf00      	nop
 800c6dc:	0800d674 	.word	0x0800d674
 800c6e0:	0800d685 	.word	0x0800d685

0800c6e4 <__d2b>:
 800c6e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6e8:	460f      	mov	r7, r1
 800c6ea:	2101      	movs	r1, #1
 800c6ec:	ec59 8b10 	vmov	r8, r9, d0
 800c6f0:	4616      	mov	r6, r2
 800c6f2:	f7ff fcd5 	bl	800c0a0 <_Balloc>
 800c6f6:	4604      	mov	r4, r0
 800c6f8:	b930      	cbnz	r0, 800c708 <__d2b+0x24>
 800c6fa:	4602      	mov	r2, r0
 800c6fc:	4b24      	ldr	r3, [pc, #144]	; (800c790 <__d2b+0xac>)
 800c6fe:	4825      	ldr	r0, [pc, #148]	; (800c794 <__d2b+0xb0>)
 800c700:	f240 310f 	movw	r1, #783	; 0x30f
 800c704:	f000 f906 	bl	800c914 <__assert_func>
 800c708:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c70c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c710:	bb2d      	cbnz	r5, 800c75e <__d2b+0x7a>
 800c712:	9301      	str	r3, [sp, #4]
 800c714:	f1b8 0300 	subs.w	r3, r8, #0
 800c718:	d026      	beq.n	800c768 <__d2b+0x84>
 800c71a:	4668      	mov	r0, sp
 800c71c:	9300      	str	r3, [sp, #0]
 800c71e:	f7ff fd87 	bl	800c230 <__lo0bits>
 800c722:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c726:	b1e8      	cbz	r0, 800c764 <__d2b+0x80>
 800c728:	f1c0 0320 	rsb	r3, r0, #32
 800c72c:	fa02 f303 	lsl.w	r3, r2, r3
 800c730:	430b      	orrs	r3, r1
 800c732:	40c2      	lsrs	r2, r0
 800c734:	6163      	str	r3, [r4, #20]
 800c736:	9201      	str	r2, [sp, #4]
 800c738:	9b01      	ldr	r3, [sp, #4]
 800c73a:	61a3      	str	r3, [r4, #24]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	bf14      	ite	ne
 800c740:	2202      	movne	r2, #2
 800c742:	2201      	moveq	r2, #1
 800c744:	6122      	str	r2, [r4, #16]
 800c746:	b1bd      	cbz	r5, 800c778 <__d2b+0x94>
 800c748:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c74c:	4405      	add	r5, r0
 800c74e:	603d      	str	r5, [r7, #0]
 800c750:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c754:	6030      	str	r0, [r6, #0]
 800c756:	4620      	mov	r0, r4
 800c758:	b003      	add	sp, #12
 800c75a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c75e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c762:	e7d6      	b.n	800c712 <__d2b+0x2e>
 800c764:	6161      	str	r1, [r4, #20]
 800c766:	e7e7      	b.n	800c738 <__d2b+0x54>
 800c768:	a801      	add	r0, sp, #4
 800c76a:	f7ff fd61 	bl	800c230 <__lo0bits>
 800c76e:	9b01      	ldr	r3, [sp, #4]
 800c770:	6163      	str	r3, [r4, #20]
 800c772:	3020      	adds	r0, #32
 800c774:	2201      	movs	r2, #1
 800c776:	e7e5      	b.n	800c744 <__d2b+0x60>
 800c778:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c77c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c780:	6038      	str	r0, [r7, #0]
 800c782:	6918      	ldr	r0, [r3, #16]
 800c784:	f7ff fd34 	bl	800c1f0 <__hi0bits>
 800c788:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c78c:	e7e2      	b.n	800c754 <__d2b+0x70>
 800c78e:	bf00      	nop
 800c790:	0800d674 	.word	0x0800d674
 800c794:	0800d685 	.word	0x0800d685

0800c798 <__sflush_r>:
 800c798:	898a      	ldrh	r2, [r1, #12]
 800c79a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c79e:	4605      	mov	r5, r0
 800c7a0:	0710      	lsls	r0, r2, #28
 800c7a2:	460c      	mov	r4, r1
 800c7a4:	d458      	bmi.n	800c858 <__sflush_r+0xc0>
 800c7a6:	684b      	ldr	r3, [r1, #4]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	dc05      	bgt.n	800c7b8 <__sflush_r+0x20>
 800c7ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	dc02      	bgt.n	800c7b8 <__sflush_r+0x20>
 800c7b2:	2000      	movs	r0, #0
 800c7b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7ba:	2e00      	cmp	r6, #0
 800c7bc:	d0f9      	beq.n	800c7b2 <__sflush_r+0x1a>
 800c7be:	2300      	movs	r3, #0
 800c7c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c7c4:	682f      	ldr	r7, [r5, #0]
 800c7c6:	6a21      	ldr	r1, [r4, #32]
 800c7c8:	602b      	str	r3, [r5, #0]
 800c7ca:	d032      	beq.n	800c832 <__sflush_r+0x9a>
 800c7cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c7ce:	89a3      	ldrh	r3, [r4, #12]
 800c7d0:	075a      	lsls	r2, r3, #29
 800c7d2:	d505      	bpl.n	800c7e0 <__sflush_r+0x48>
 800c7d4:	6863      	ldr	r3, [r4, #4]
 800c7d6:	1ac0      	subs	r0, r0, r3
 800c7d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c7da:	b10b      	cbz	r3, 800c7e0 <__sflush_r+0x48>
 800c7dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c7de:	1ac0      	subs	r0, r0, r3
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7e6:	6a21      	ldr	r1, [r4, #32]
 800c7e8:	4628      	mov	r0, r5
 800c7ea:	47b0      	blx	r6
 800c7ec:	1c43      	adds	r3, r0, #1
 800c7ee:	89a3      	ldrh	r3, [r4, #12]
 800c7f0:	d106      	bne.n	800c800 <__sflush_r+0x68>
 800c7f2:	6829      	ldr	r1, [r5, #0]
 800c7f4:	291d      	cmp	r1, #29
 800c7f6:	d82b      	bhi.n	800c850 <__sflush_r+0xb8>
 800c7f8:	4a29      	ldr	r2, [pc, #164]	; (800c8a0 <__sflush_r+0x108>)
 800c7fa:	410a      	asrs	r2, r1
 800c7fc:	07d6      	lsls	r6, r2, #31
 800c7fe:	d427      	bmi.n	800c850 <__sflush_r+0xb8>
 800c800:	2200      	movs	r2, #0
 800c802:	6062      	str	r2, [r4, #4]
 800c804:	04d9      	lsls	r1, r3, #19
 800c806:	6922      	ldr	r2, [r4, #16]
 800c808:	6022      	str	r2, [r4, #0]
 800c80a:	d504      	bpl.n	800c816 <__sflush_r+0x7e>
 800c80c:	1c42      	adds	r2, r0, #1
 800c80e:	d101      	bne.n	800c814 <__sflush_r+0x7c>
 800c810:	682b      	ldr	r3, [r5, #0]
 800c812:	b903      	cbnz	r3, 800c816 <__sflush_r+0x7e>
 800c814:	6560      	str	r0, [r4, #84]	; 0x54
 800c816:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c818:	602f      	str	r7, [r5, #0]
 800c81a:	2900      	cmp	r1, #0
 800c81c:	d0c9      	beq.n	800c7b2 <__sflush_r+0x1a>
 800c81e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c822:	4299      	cmp	r1, r3
 800c824:	d002      	beq.n	800c82c <__sflush_r+0x94>
 800c826:	4628      	mov	r0, r5
 800c828:	f7ff fb3a 	bl	800bea0 <_free_r>
 800c82c:	2000      	movs	r0, #0
 800c82e:	6360      	str	r0, [r4, #52]	; 0x34
 800c830:	e7c0      	b.n	800c7b4 <__sflush_r+0x1c>
 800c832:	2301      	movs	r3, #1
 800c834:	4628      	mov	r0, r5
 800c836:	47b0      	blx	r6
 800c838:	1c41      	adds	r1, r0, #1
 800c83a:	d1c8      	bne.n	800c7ce <__sflush_r+0x36>
 800c83c:	682b      	ldr	r3, [r5, #0]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d0c5      	beq.n	800c7ce <__sflush_r+0x36>
 800c842:	2b1d      	cmp	r3, #29
 800c844:	d001      	beq.n	800c84a <__sflush_r+0xb2>
 800c846:	2b16      	cmp	r3, #22
 800c848:	d101      	bne.n	800c84e <__sflush_r+0xb6>
 800c84a:	602f      	str	r7, [r5, #0]
 800c84c:	e7b1      	b.n	800c7b2 <__sflush_r+0x1a>
 800c84e:	89a3      	ldrh	r3, [r4, #12]
 800c850:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c854:	81a3      	strh	r3, [r4, #12]
 800c856:	e7ad      	b.n	800c7b4 <__sflush_r+0x1c>
 800c858:	690f      	ldr	r7, [r1, #16]
 800c85a:	2f00      	cmp	r7, #0
 800c85c:	d0a9      	beq.n	800c7b2 <__sflush_r+0x1a>
 800c85e:	0793      	lsls	r3, r2, #30
 800c860:	680e      	ldr	r6, [r1, #0]
 800c862:	bf08      	it	eq
 800c864:	694b      	ldreq	r3, [r1, #20]
 800c866:	600f      	str	r7, [r1, #0]
 800c868:	bf18      	it	ne
 800c86a:	2300      	movne	r3, #0
 800c86c:	eba6 0807 	sub.w	r8, r6, r7
 800c870:	608b      	str	r3, [r1, #8]
 800c872:	f1b8 0f00 	cmp.w	r8, #0
 800c876:	dd9c      	ble.n	800c7b2 <__sflush_r+0x1a>
 800c878:	6a21      	ldr	r1, [r4, #32]
 800c87a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c87c:	4643      	mov	r3, r8
 800c87e:	463a      	mov	r2, r7
 800c880:	4628      	mov	r0, r5
 800c882:	47b0      	blx	r6
 800c884:	2800      	cmp	r0, #0
 800c886:	dc06      	bgt.n	800c896 <__sflush_r+0xfe>
 800c888:	89a3      	ldrh	r3, [r4, #12]
 800c88a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c88e:	81a3      	strh	r3, [r4, #12]
 800c890:	f04f 30ff 	mov.w	r0, #4294967295
 800c894:	e78e      	b.n	800c7b4 <__sflush_r+0x1c>
 800c896:	4407      	add	r7, r0
 800c898:	eba8 0800 	sub.w	r8, r8, r0
 800c89c:	e7e9      	b.n	800c872 <__sflush_r+0xda>
 800c89e:	bf00      	nop
 800c8a0:	dfbffffe 	.word	0xdfbffffe

0800c8a4 <_fflush_r>:
 800c8a4:	b538      	push	{r3, r4, r5, lr}
 800c8a6:	690b      	ldr	r3, [r1, #16]
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	460c      	mov	r4, r1
 800c8ac:	b913      	cbnz	r3, 800c8b4 <_fflush_r+0x10>
 800c8ae:	2500      	movs	r5, #0
 800c8b0:	4628      	mov	r0, r5
 800c8b2:	bd38      	pop	{r3, r4, r5, pc}
 800c8b4:	b118      	cbz	r0, 800c8be <_fflush_r+0x1a>
 800c8b6:	6a03      	ldr	r3, [r0, #32]
 800c8b8:	b90b      	cbnz	r3, 800c8be <_fflush_r+0x1a>
 800c8ba:	f7fe fb9f 	bl	800affc <__sinit>
 800c8be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d0f3      	beq.n	800c8ae <_fflush_r+0xa>
 800c8c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c8c8:	07d0      	lsls	r0, r2, #31
 800c8ca:	d404      	bmi.n	800c8d6 <_fflush_r+0x32>
 800c8cc:	0599      	lsls	r1, r3, #22
 800c8ce:	d402      	bmi.n	800c8d6 <_fflush_r+0x32>
 800c8d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8d2:	f7fe fce0 	bl	800b296 <__retarget_lock_acquire_recursive>
 800c8d6:	4628      	mov	r0, r5
 800c8d8:	4621      	mov	r1, r4
 800c8da:	f7ff ff5d 	bl	800c798 <__sflush_r>
 800c8de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c8e0:	07da      	lsls	r2, r3, #31
 800c8e2:	4605      	mov	r5, r0
 800c8e4:	d4e4      	bmi.n	800c8b0 <_fflush_r+0xc>
 800c8e6:	89a3      	ldrh	r3, [r4, #12]
 800c8e8:	059b      	lsls	r3, r3, #22
 800c8ea:	d4e1      	bmi.n	800c8b0 <_fflush_r+0xc>
 800c8ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8ee:	f7fe fcd3 	bl	800b298 <__retarget_lock_release_recursive>
 800c8f2:	e7dd      	b.n	800c8b0 <_fflush_r+0xc>

0800c8f4 <_sbrk_r>:
 800c8f4:	b538      	push	{r3, r4, r5, lr}
 800c8f6:	4d06      	ldr	r5, [pc, #24]	; (800c910 <_sbrk_r+0x1c>)
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	4604      	mov	r4, r0
 800c8fc:	4608      	mov	r0, r1
 800c8fe:	602b      	str	r3, [r5, #0]
 800c900:	f7f6 f95a 	bl	8002bb8 <_sbrk>
 800c904:	1c43      	adds	r3, r0, #1
 800c906:	d102      	bne.n	800c90e <_sbrk_r+0x1a>
 800c908:	682b      	ldr	r3, [r5, #0]
 800c90a:	b103      	cbz	r3, 800c90e <_sbrk_r+0x1a>
 800c90c:	6023      	str	r3, [r4, #0]
 800c90e:	bd38      	pop	{r3, r4, r5, pc}
 800c910:	200055c0 	.word	0x200055c0

0800c914 <__assert_func>:
 800c914:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c916:	4614      	mov	r4, r2
 800c918:	461a      	mov	r2, r3
 800c91a:	4b09      	ldr	r3, [pc, #36]	; (800c940 <__assert_func+0x2c>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	4605      	mov	r5, r0
 800c920:	68d8      	ldr	r0, [r3, #12]
 800c922:	b14c      	cbz	r4, 800c938 <__assert_func+0x24>
 800c924:	4b07      	ldr	r3, [pc, #28]	; (800c944 <__assert_func+0x30>)
 800c926:	9100      	str	r1, [sp, #0]
 800c928:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c92c:	4906      	ldr	r1, [pc, #24]	; (800c948 <__assert_func+0x34>)
 800c92e:	462b      	mov	r3, r5
 800c930:	f000 f844 	bl	800c9bc <fiprintf>
 800c934:	f000 f854 	bl	800c9e0 <abort>
 800c938:	4b04      	ldr	r3, [pc, #16]	; (800c94c <__assert_func+0x38>)
 800c93a:	461c      	mov	r4, r3
 800c93c:	e7f3      	b.n	800c926 <__assert_func+0x12>
 800c93e:	bf00      	nop
 800c940:	200000c0 	.word	0x200000c0
 800c944:	0800d7e6 	.word	0x0800d7e6
 800c948:	0800d7f3 	.word	0x0800d7f3
 800c94c:	0800d821 	.word	0x0800d821

0800c950 <_calloc_r>:
 800c950:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c952:	fba1 2402 	umull	r2, r4, r1, r2
 800c956:	b94c      	cbnz	r4, 800c96c <_calloc_r+0x1c>
 800c958:	4611      	mov	r1, r2
 800c95a:	9201      	str	r2, [sp, #4]
 800c95c:	f7ff fb14 	bl	800bf88 <_malloc_r>
 800c960:	9a01      	ldr	r2, [sp, #4]
 800c962:	4605      	mov	r5, r0
 800c964:	b930      	cbnz	r0, 800c974 <_calloc_r+0x24>
 800c966:	4628      	mov	r0, r5
 800c968:	b003      	add	sp, #12
 800c96a:	bd30      	pop	{r4, r5, pc}
 800c96c:	220c      	movs	r2, #12
 800c96e:	6002      	str	r2, [r0, #0]
 800c970:	2500      	movs	r5, #0
 800c972:	e7f8      	b.n	800c966 <_calloc_r+0x16>
 800c974:	4621      	mov	r1, r4
 800c976:	f7fe fbba 	bl	800b0ee <memset>
 800c97a:	e7f4      	b.n	800c966 <_calloc_r+0x16>

0800c97c <__ascii_mbtowc>:
 800c97c:	b082      	sub	sp, #8
 800c97e:	b901      	cbnz	r1, 800c982 <__ascii_mbtowc+0x6>
 800c980:	a901      	add	r1, sp, #4
 800c982:	b142      	cbz	r2, 800c996 <__ascii_mbtowc+0x1a>
 800c984:	b14b      	cbz	r3, 800c99a <__ascii_mbtowc+0x1e>
 800c986:	7813      	ldrb	r3, [r2, #0]
 800c988:	600b      	str	r3, [r1, #0]
 800c98a:	7812      	ldrb	r2, [r2, #0]
 800c98c:	1e10      	subs	r0, r2, #0
 800c98e:	bf18      	it	ne
 800c990:	2001      	movne	r0, #1
 800c992:	b002      	add	sp, #8
 800c994:	4770      	bx	lr
 800c996:	4610      	mov	r0, r2
 800c998:	e7fb      	b.n	800c992 <__ascii_mbtowc+0x16>
 800c99a:	f06f 0001 	mvn.w	r0, #1
 800c99e:	e7f8      	b.n	800c992 <__ascii_mbtowc+0x16>

0800c9a0 <__ascii_wctomb>:
 800c9a0:	b149      	cbz	r1, 800c9b6 <__ascii_wctomb+0x16>
 800c9a2:	2aff      	cmp	r2, #255	; 0xff
 800c9a4:	bf85      	ittet	hi
 800c9a6:	238a      	movhi	r3, #138	; 0x8a
 800c9a8:	6003      	strhi	r3, [r0, #0]
 800c9aa:	700a      	strbls	r2, [r1, #0]
 800c9ac:	f04f 30ff 	movhi.w	r0, #4294967295
 800c9b0:	bf98      	it	ls
 800c9b2:	2001      	movls	r0, #1
 800c9b4:	4770      	bx	lr
 800c9b6:	4608      	mov	r0, r1
 800c9b8:	4770      	bx	lr
	...

0800c9bc <fiprintf>:
 800c9bc:	b40e      	push	{r1, r2, r3}
 800c9be:	b503      	push	{r0, r1, lr}
 800c9c0:	4601      	mov	r1, r0
 800c9c2:	ab03      	add	r3, sp, #12
 800c9c4:	4805      	ldr	r0, [pc, #20]	; (800c9dc <fiprintf+0x20>)
 800c9c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9ca:	6800      	ldr	r0, [r0, #0]
 800c9cc:	9301      	str	r3, [sp, #4]
 800c9ce:	f000 f837 	bl	800ca40 <_vfiprintf_r>
 800c9d2:	b002      	add	sp, #8
 800c9d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9d8:	b003      	add	sp, #12
 800c9da:	4770      	bx	lr
 800c9dc:	200000c0 	.word	0x200000c0

0800c9e0 <abort>:
 800c9e0:	b508      	push	{r3, lr}
 800c9e2:	2006      	movs	r0, #6
 800c9e4:	f000 fa04 	bl	800cdf0 <raise>
 800c9e8:	2001      	movs	r0, #1
 800c9ea:	f7f6 f86d 	bl	8002ac8 <_exit>

0800c9ee <__sfputc_r>:
 800c9ee:	6893      	ldr	r3, [r2, #8]
 800c9f0:	3b01      	subs	r3, #1
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	b410      	push	{r4}
 800c9f6:	6093      	str	r3, [r2, #8]
 800c9f8:	da08      	bge.n	800ca0c <__sfputc_r+0x1e>
 800c9fa:	6994      	ldr	r4, [r2, #24]
 800c9fc:	42a3      	cmp	r3, r4
 800c9fe:	db01      	blt.n	800ca04 <__sfputc_r+0x16>
 800ca00:	290a      	cmp	r1, #10
 800ca02:	d103      	bne.n	800ca0c <__sfputc_r+0x1e>
 800ca04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca08:	f000 b934 	b.w	800cc74 <__swbuf_r>
 800ca0c:	6813      	ldr	r3, [r2, #0]
 800ca0e:	1c58      	adds	r0, r3, #1
 800ca10:	6010      	str	r0, [r2, #0]
 800ca12:	7019      	strb	r1, [r3, #0]
 800ca14:	4608      	mov	r0, r1
 800ca16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca1a:	4770      	bx	lr

0800ca1c <__sfputs_r>:
 800ca1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca1e:	4606      	mov	r6, r0
 800ca20:	460f      	mov	r7, r1
 800ca22:	4614      	mov	r4, r2
 800ca24:	18d5      	adds	r5, r2, r3
 800ca26:	42ac      	cmp	r4, r5
 800ca28:	d101      	bne.n	800ca2e <__sfputs_r+0x12>
 800ca2a:	2000      	movs	r0, #0
 800ca2c:	e007      	b.n	800ca3e <__sfputs_r+0x22>
 800ca2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca32:	463a      	mov	r2, r7
 800ca34:	4630      	mov	r0, r6
 800ca36:	f7ff ffda 	bl	800c9ee <__sfputc_r>
 800ca3a:	1c43      	adds	r3, r0, #1
 800ca3c:	d1f3      	bne.n	800ca26 <__sfputs_r+0xa>
 800ca3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ca40 <_vfiprintf_r>:
 800ca40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca44:	460d      	mov	r5, r1
 800ca46:	b09d      	sub	sp, #116	; 0x74
 800ca48:	4614      	mov	r4, r2
 800ca4a:	4698      	mov	r8, r3
 800ca4c:	4606      	mov	r6, r0
 800ca4e:	b118      	cbz	r0, 800ca58 <_vfiprintf_r+0x18>
 800ca50:	6a03      	ldr	r3, [r0, #32]
 800ca52:	b90b      	cbnz	r3, 800ca58 <_vfiprintf_r+0x18>
 800ca54:	f7fe fad2 	bl	800affc <__sinit>
 800ca58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca5a:	07d9      	lsls	r1, r3, #31
 800ca5c:	d405      	bmi.n	800ca6a <_vfiprintf_r+0x2a>
 800ca5e:	89ab      	ldrh	r3, [r5, #12]
 800ca60:	059a      	lsls	r2, r3, #22
 800ca62:	d402      	bmi.n	800ca6a <_vfiprintf_r+0x2a>
 800ca64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca66:	f7fe fc16 	bl	800b296 <__retarget_lock_acquire_recursive>
 800ca6a:	89ab      	ldrh	r3, [r5, #12]
 800ca6c:	071b      	lsls	r3, r3, #28
 800ca6e:	d501      	bpl.n	800ca74 <_vfiprintf_r+0x34>
 800ca70:	692b      	ldr	r3, [r5, #16]
 800ca72:	b99b      	cbnz	r3, 800ca9c <_vfiprintf_r+0x5c>
 800ca74:	4629      	mov	r1, r5
 800ca76:	4630      	mov	r0, r6
 800ca78:	f000 f93a 	bl	800ccf0 <__swsetup_r>
 800ca7c:	b170      	cbz	r0, 800ca9c <_vfiprintf_r+0x5c>
 800ca7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca80:	07dc      	lsls	r4, r3, #31
 800ca82:	d504      	bpl.n	800ca8e <_vfiprintf_r+0x4e>
 800ca84:	f04f 30ff 	mov.w	r0, #4294967295
 800ca88:	b01d      	add	sp, #116	; 0x74
 800ca8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca8e:	89ab      	ldrh	r3, [r5, #12]
 800ca90:	0598      	lsls	r0, r3, #22
 800ca92:	d4f7      	bmi.n	800ca84 <_vfiprintf_r+0x44>
 800ca94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca96:	f7fe fbff 	bl	800b298 <__retarget_lock_release_recursive>
 800ca9a:	e7f3      	b.n	800ca84 <_vfiprintf_r+0x44>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	9309      	str	r3, [sp, #36]	; 0x24
 800caa0:	2320      	movs	r3, #32
 800caa2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800caa6:	f8cd 800c 	str.w	r8, [sp, #12]
 800caaa:	2330      	movs	r3, #48	; 0x30
 800caac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800cc60 <_vfiprintf_r+0x220>
 800cab0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cab4:	f04f 0901 	mov.w	r9, #1
 800cab8:	4623      	mov	r3, r4
 800caba:	469a      	mov	sl, r3
 800cabc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cac0:	b10a      	cbz	r2, 800cac6 <_vfiprintf_r+0x86>
 800cac2:	2a25      	cmp	r2, #37	; 0x25
 800cac4:	d1f9      	bne.n	800caba <_vfiprintf_r+0x7a>
 800cac6:	ebba 0b04 	subs.w	fp, sl, r4
 800caca:	d00b      	beq.n	800cae4 <_vfiprintf_r+0xa4>
 800cacc:	465b      	mov	r3, fp
 800cace:	4622      	mov	r2, r4
 800cad0:	4629      	mov	r1, r5
 800cad2:	4630      	mov	r0, r6
 800cad4:	f7ff ffa2 	bl	800ca1c <__sfputs_r>
 800cad8:	3001      	adds	r0, #1
 800cada:	f000 80a9 	beq.w	800cc30 <_vfiprintf_r+0x1f0>
 800cade:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cae0:	445a      	add	r2, fp
 800cae2:	9209      	str	r2, [sp, #36]	; 0x24
 800cae4:	f89a 3000 	ldrb.w	r3, [sl]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	f000 80a1 	beq.w	800cc30 <_vfiprintf_r+0x1f0>
 800caee:	2300      	movs	r3, #0
 800caf0:	f04f 32ff 	mov.w	r2, #4294967295
 800caf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800caf8:	f10a 0a01 	add.w	sl, sl, #1
 800cafc:	9304      	str	r3, [sp, #16]
 800cafe:	9307      	str	r3, [sp, #28]
 800cb00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb04:	931a      	str	r3, [sp, #104]	; 0x68
 800cb06:	4654      	mov	r4, sl
 800cb08:	2205      	movs	r2, #5
 800cb0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb0e:	4854      	ldr	r0, [pc, #336]	; (800cc60 <_vfiprintf_r+0x220>)
 800cb10:	f7f3 fb96 	bl	8000240 <memchr>
 800cb14:	9a04      	ldr	r2, [sp, #16]
 800cb16:	b9d8      	cbnz	r0, 800cb50 <_vfiprintf_r+0x110>
 800cb18:	06d1      	lsls	r1, r2, #27
 800cb1a:	bf44      	itt	mi
 800cb1c:	2320      	movmi	r3, #32
 800cb1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb22:	0713      	lsls	r3, r2, #28
 800cb24:	bf44      	itt	mi
 800cb26:	232b      	movmi	r3, #43	; 0x2b
 800cb28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb2c:	f89a 3000 	ldrb.w	r3, [sl]
 800cb30:	2b2a      	cmp	r3, #42	; 0x2a
 800cb32:	d015      	beq.n	800cb60 <_vfiprintf_r+0x120>
 800cb34:	9a07      	ldr	r2, [sp, #28]
 800cb36:	4654      	mov	r4, sl
 800cb38:	2000      	movs	r0, #0
 800cb3a:	f04f 0c0a 	mov.w	ip, #10
 800cb3e:	4621      	mov	r1, r4
 800cb40:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb44:	3b30      	subs	r3, #48	; 0x30
 800cb46:	2b09      	cmp	r3, #9
 800cb48:	d94d      	bls.n	800cbe6 <_vfiprintf_r+0x1a6>
 800cb4a:	b1b0      	cbz	r0, 800cb7a <_vfiprintf_r+0x13a>
 800cb4c:	9207      	str	r2, [sp, #28]
 800cb4e:	e014      	b.n	800cb7a <_vfiprintf_r+0x13a>
 800cb50:	eba0 0308 	sub.w	r3, r0, r8
 800cb54:	fa09 f303 	lsl.w	r3, r9, r3
 800cb58:	4313      	orrs	r3, r2
 800cb5a:	9304      	str	r3, [sp, #16]
 800cb5c:	46a2      	mov	sl, r4
 800cb5e:	e7d2      	b.n	800cb06 <_vfiprintf_r+0xc6>
 800cb60:	9b03      	ldr	r3, [sp, #12]
 800cb62:	1d19      	adds	r1, r3, #4
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	9103      	str	r1, [sp, #12]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	bfbb      	ittet	lt
 800cb6c:	425b      	neglt	r3, r3
 800cb6e:	f042 0202 	orrlt.w	r2, r2, #2
 800cb72:	9307      	strge	r3, [sp, #28]
 800cb74:	9307      	strlt	r3, [sp, #28]
 800cb76:	bfb8      	it	lt
 800cb78:	9204      	strlt	r2, [sp, #16]
 800cb7a:	7823      	ldrb	r3, [r4, #0]
 800cb7c:	2b2e      	cmp	r3, #46	; 0x2e
 800cb7e:	d10c      	bne.n	800cb9a <_vfiprintf_r+0x15a>
 800cb80:	7863      	ldrb	r3, [r4, #1]
 800cb82:	2b2a      	cmp	r3, #42	; 0x2a
 800cb84:	d134      	bne.n	800cbf0 <_vfiprintf_r+0x1b0>
 800cb86:	9b03      	ldr	r3, [sp, #12]
 800cb88:	1d1a      	adds	r2, r3, #4
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	9203      	str	r2, [sp, #12]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	bfb8      	it	lt
 800cb92:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb96:	3402      	adds	r4, #2
 800cb98:	9305      	str	r3, [sp, #20]
 800cb9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cc70 <_vfiprintf_r+0x230>
 800cb9e:	7821      	ldrb	r1, [r4, #0]
 800cba0:	2203      	movs	r2, #3
 800cba2:	4650      	mov	r0, sl
 800cba4:	f7f3 fb4c 	bl	8000240 <memchr>
 800cba8:	b138      	cbz	r0, 800cbba <_vfiprintf_r+0x17a>
 800cbaa:	9b04      	ldr	r3, [sp, #16]
 800cbac:	eba0 000a 	sub.w	r0, r0, sl
 800cbb0:	2240      	movs	r2, #64	; 0x40
 800cbb2:	4082      	lsls	r2, r0
 800cbb4:	4313      	orrs	r3, r2
 800cbb6:	3401      	adds	r4, #1
 800cbb8:	9304      	str	r3, [sp, #16]
 800cbba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbbe:	4829      	ldr	r0, [pc, #164]	; (800cc64 <_vfiprintf_r+0x224>)
 800cbc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbc4:	2206      	movs	r2, #6
 800cbc6:	f7f3 fb3b 	bl	8000240 <memchr>
 800cbca:	2800      	cmp	r0, #0
 800cbcc:	d03f      	beq.n	800cc4e <_vfiprintf_r+0x20e>
 800cbce:	4b26      	ldr	r3, [pc, #152]	; (800cc68 <_vfiprintf_r+0x228>)
 800cbd0:	bb1b      	cbnz	r3, 800cc1a <_vfiprintf_r+0x1da>
 800cbd2:	9b03      	ldr	r3, [sp, #12]
 800cbd4:	3307      	adds	r3, #7
 800cbd6:	f023 0307 	bic.w	r3, r3, #7
 800cbda:	3308      	adds	r3, #8
 800cbdc:	9303      	str	r3, [sp, #12]
 800cbde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbe0:	443b      	add	r3, r7
 800cbe2:	9309      	str	r3, [sp, #36]	; 0x24
 800cbe4:	e768      	b.n	800cab8 <_vfiprintf_r+0x78>
 800cbe6:	fb0c 3202 	mla	r2, ip, r2, r3
 800cbea:	460c      	mov	r4, r1
 800cbec:	2001      	movs	r0, #1
 800cbee:	e7a6      	b.n	800cb3e <_vfiprintf_r+0xfe>
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	3401      	adds	r4, #1
 800cbf4:	9305      	str	r3, [sp, #20]
 800cbf6:	4619      	mov	r1, r3
 800cbf8:	f04f 0c0a 	mov.w	ip, #10
 800cbfc:	4620      	mov	r0, r4
 800cbfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc02:	3a30      	subs	r2, #48	; 0x30
 800cc04:	2a09      	cmp	r2, #9
 800cc06:	d903      	bls.n	800cc10 <_vfiprintf_r+0x1d0>
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d0c6      	beq.n	800cb9a <_vfiprintf_r+0x15a>
 800cc0c:	9105      	str	r1, [sp, #20]
 800cc0e:	e7c4      	b.n	800cb9a <_vfiprintf_r+0x15a>
 800cc10:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc14:	4604      	mov	r4, r0
 800cc16:	2301      	movs	r3, #1
 800cc18:	e7f0      	b.n	800cbfc <_vfiprintf_r+0x1bc>
 800cc1a:	ab03      	add	r3, sp, #12
 800cc1c:	9300      	str	r3, [sp, #0]
 800cc1e:	462a      	mov	r2, r5
 800cc20:	4b12      	ldr	r3, [pc, #72]	; (800cc6c <_vfiprintf_r+0x22c>)
 800cc22:	a904      	add	r1, sp, #16
 800cc24:	4630      	mov	r0, r6
 800cc26:	f7fd fdb3 	bl	800a790 <_printf_float>
 800cc2a:	4607      	mov	r7, r0
 800cc2c:	1c78      	adds	r0, r7, #1
 800cc2e:	d1d6      	bne.n	800cbde <_vfiprintf_r+0x19e>
 800cc30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc32:	07d9      	lsls	r1, r3, #31
 800cc34:	d405      	bmi.n	800cc42 <_vfiprintf_r+0x202>
 800cc36:	89ab      	ldrh	r3, [r5, #12]
 800cc38:	059a      	lsls	r2, r3, #22
 800cc3a:	d402      	bmi.n	800cc42 <_vfiprintf_r+0x202>
 800cc3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc3e:	f7fe fb2b 	bl	800b298 <__retarget_lock_release_recursive>
 800cc42:	89ab      	ldrh	r3, [r5, #12]
 800cc44:	065b      	lsls	r3, r3, #25
 800cc46:	f53f af1d 	bmi.w	800ca84 <_vfiprintf_r+0x44>
 800cc4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc4c:	e71c      	b.n	800ca88 <_vfiprintf_r+0x48>
 800cc4e:	ab03      	add	r3, sp, #12
 800cc50:	9300      	str	r3, [sp, #0]
 800cc52:	462a      	mov	r2, r5
 800cc54:	4b05      	ldr	r3, [pc, #20]	; (800cc6c <_vfiprintf_r+0x22c>)
 800cc56:	a904      	add	r1, sp, #16
 800cc58:	4630      	mov	r0, r6
 800cc5a:	f7fe f821 	bl	800aca0 <_printf_i>
 800cc5e:	e7e4      	b.n	800cc2a <_vfiprintf_r+0x1ea>
 800cc60:	0800d923 	.word	0x0800d923
 800cc64:	0800d92d 	.word	0x0800d92d
 800cc68:	0800a791 	.word	0x0800a791
 800cc6c:	0800ca1d 	.word	0x0800ca1d
 800cc70:	0800d929 	.word	0x0800d929

0800cc74 <__swbuf_r>:
 800cc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc76:	460e      	mov	r6, r1
 800cc78:	4614      	mov	r4, r2
 800cc7a:	4605      	mov	r5, r0
 800cc7c:	b118      	cbz	r0, 800cc86 <__swbuf_r+0x12>
 800cc7e:	6a03      	ldr	r3, [r0, #32]
 800cc80:	b90b      	cbnz	r3, 800cc86 <__swbuf_r+0x12>
 800cc82:	f7fe f9bb 	bl	800affc <__sinit>
 800cc86:	69a3      	ldr	r3, [r4, #24]
 800cc88:	60a3      	str	r3, [r4, #8]
 800cc8a:	89a3      	ldrh	r3, [r4, #12]
 800cc8c:	071a      	lsls	r2, r3, #28
 800cc8e:	d525      	bpl.n	800ccdc <__swbuf_r+0x68>
 800cc90:	6923      	ldr	r3, [r4, #16]
 800cc92:	b31b      	cbz	r3, 800ccdc <__swbuf_r+0x68>
 800cc94:	6823      	ldr	r3, [r4, #0]
 800cc96:	6922      	ldr	r2, [r4, #16]
 800cc98:	1a98      	subs	r0, r3, r2
 800cc9a:	6963      	ldr	r3, [r4, #20]
 800cc9c:	b2f6      	uxtb	r6, r6
 800cc9e:	4283      	cmp	r3, r0
 800cca0:	4637      	mov	r7, r6
 800cca2:	dc04      	bgt.n	800ccae <__swbuf_r+0x3a>
 800cca4:	4621      	mov	r1, r4
 800cca6:	4628      	mov	r0, r5
 800cca8:	f7ff fdfc 	bl	800c8a4 <_fflush_r>
 800ccac:	b9e0      	cbnz	r0, 800cce8 <__swbuf_r+0x74>
 800ccae:	68a3      	ldr	r3, [r4, #8]
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	60a3      	str	r3, [r4, #8]
 800ccb4:	6823      	ldr	r3, [r4, #0]
 800ccb6:	1c5a      	adds	r2, r3, #1
 800ccb8:	6022      	str	r2, [r4, #0]
 800ccba:	701e      	strb	r6, [r3, #0]
 800ccbc:	6962      	ldr	r2, [r4, #20]
 800ccbe:	1c43      	adds	r3, r0, #1
 800ccc0:	429a      	cmp	r2, r3
 800ccc2:	d004      	beq.n	800ccce <__swbuf_r+0x5a>
 800ccc4:	89a3      	ldrh	r3, [r4, #12]
 800ccc6:	07db      	lsls	r3, r3, #31
 800ccc8:	d506      	bpl.n	800ccd8 <__swbuf_r+0x64>
 800ccca:	2e0a      	cmp	r6, #10
 800cccc:	d104      	bne.n	800ccd8 <__swbuf_r+0x64>
 800ccce:	4621      	mov	r1, r4
 800ccd0:	4628      	mov	r0, r5
 800ccd2:	f7ff fde7 	bl	800c8a4 <_fflush_r>
 800ccd6:	b938      	cbnz	r0, 800cce8 <__swbuf_r+0x74>
 800ccd8:	4638      	mov	r0, r7
 800ccda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ccdc:	4621      	mov	r1, r4
 800ccde:	4628      	mov	r0, r5
 800cce0:	f000 f806 	bl	800ccf0 <__swsetup_r>
 800cce4:	2800      	cmp	r0, #0
 800cce6:	d0d5      	beq.n	800cc94 <__swbuf_r+0x20>
 800cce8:	f04f 37ff 	mov.w	r7, #4294967295
 800ccec:	e7f4      	b.n	800ccd8 <__swbuf_r+0x64>
	...

0800ccf0 <__swsetup_r>:
 800ccf0:	b538      	push	{r3, r4, r5, lr}
 800ccf2:	4b2a      	ldr	r3, [pc, #168]	; (800cd9c <__swsetup_r+0xac>)
 800ccf4:	4605      	mov	r5, r0
 800ccf6:	6818      	ldr	r0, [r3, #0]
 800ccf8:	460c      	mov	r4, r1
 800ccfa:	b118      	cbz	r0, 800cd04 <__swsetup_r+0x14>
 800ccfc:	6a03      	ldr	r3, [r0, #32]
 800ccfe:	b90b      	cbnz	r3, 800cd04 <__swsetup_r+0x14>
 800cd00:	f7fe f97c 	bl	800affc <__sinit>
 800cd04:	89a3      	ldrh	r3, [r4, #12]
 800cd06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd0a:	0718      	lsls	r0, r3, #28
 800cd0c:	d422      	bmi.n	800cd54 <__swsetup_r+0x64>
 800cd0e:	06d9      	lsls	r1, r3, #27
 800cd10:	d407      	bmi.n	800cd22 <__swsetup_r+0x32>
 800cd12:	2309      	movs	r3, #9
 800cd14:	602b      	str	r3, [r5, #0]
 800cd16:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cd1a:	81a3      	strh	r3, [r4, #12]
 800cd1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd20:	e034      	b.n	800cd8c <__swsetup_r+0x9c>
 800cd22:	0758      	lsls	r0, r3, #29
 800cd24:	d512      	bpl.n	800cd4c <__swsetup_r+0x5c>
 800cd26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd28:	b141      	cbz	r1, 800cd3c <__swsetup_r+0x4c>
 800cd2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd2e:	4299      	cmp	r1, r3
 800cd30:	d002      	beq.n	800cd38 <__swsetup_r+0x48>
 800cd32:	4628      	mov	r0, r5
 800cd34:	f7ff f8b4 	bl	800bea0 <_free_r>
 800cd38:	2300      	movs	r3, #0
 800cd3a:	6363      	str	r3, [r4, #52]	; 0x34
 800cd3c:	89a3      	ldrh	r3, [r4, #12]
 800cd3e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cd42:	81a3      	strh	r3, [r4, #12]
 800cd44:	2300      	movs	r3, #0
 800cd46:	6063      	str	r3, [r4, #4]
 800cd48:	6923      	ldr	r3, [r4, #16]
 800cd4a:	6023      	str	r3, [r4, #0]
 800cd4c:	89a3      	ldrh	r3, [r4, #12]
 800cd4e:	f043 0308 	orr.w	r3, r3, #8
 800cd52:	81a3      	strh	r3, [r4, #12]
 800cd54:	6923      	ldr	r3, [r4, #16]
 800cd56:	b94b      	cbnz	r3, 800cd6c <__swsetup_r+0x7c>
 800cd58:	89a3      	ldrh	r3, [r4, #12]
 800cd5a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cd5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd62:	d003      	beq.n	800cd6c <__swsetup_r+0x7c>
 800cd64:	4621      	mov	r1, r4
 800cd66:	4628      	mov	r0, r5
 800cd68:	f000 f884 	bl	800ce74 <__smakebuf_r>
 800cd6c:	89a0      	ldrh	r0, [r4, #12]
 800cd6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd72:	f010 0301 	ands.w	r3, r0, #1
 800cd76:	d00a      	beq.n	800cd8e <__swsetup_r+0x9e>
 800cd78:	2300      	movs	r3, #0
 800cd7a:	60a3      	str	r3, [r4, #8]
 800cd7c:	6963      	ldr	r3, [r4, #20]
 800cd7e:	425b      	negs	r3, r3
 800cd80:	61a3      	str	r3, [r4, #24]
 800cd82:	6923      	ldr	r3, [r4, #16]
 800cd84:	b943      	cbnz	r3, 800cd98 <__swsetup_r+0xa8>
 800cd86:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cd8a:	d1c4      	bne.n	800cd16 <__swsetup_r+0x26>
 800cd8c:	bd38      	pop	{r3, r4, r5, pc}
 800cd8e:	0781      	lsls	r1, r0, #30
 800cd90:	bf58      	it	pl
 800cd92:	6963      	ldrpl	r3, [r4, #20]
 800cd94:	60a3      	str	r3, [r4, #8]
 800cd96:	e7f4      	b.n	800cd82 <__swsetup_r+0x92>
 800cd98:	2000      	movs	r0, #0
 800cd9a:	e7f7      	b.n	800cd8c <__swsetup_r+0x9c>
 800cd9c:	200000c0 	.word	0x200000c0

0800cda0 <_raise_r>:
 800cda0:	291f      	cmp	r1, #31
 800cda2:	b538      	push	{r3, r4, r5, lr}
 800cda4:	4604      	mov	r4, r0
 800cda6:	460d      	mov	r5, r1
 800cda8:	d904      	bls.n	800cdb4 <_raise_r+0x14>
 800cdaa:	2316      	movs	r3, #22
 800cdac:	6003      	str	r3, [r0, #0]
 800cdae:	f04f 30ff 	mov.w	r0, #4294967295
 800cdb2:	bd38      	pop	{r3, r4, r5, pc}
 800cdb4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cdb6:	b112      	cbz	r2, 800cdbe <_raise_r+0x1e>
 800cdb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cdbc:	b94b      	cbnz	r3, 800cdd2 <_raise_r+0x32>
 800cdbe:	4620      	mov	r0, r4
 800cdc0:	f000 f830 	bl	800ce24 <_getpid_r>
 800cdc4:	462a      	mov	r2, r5
 800cdc6:	4601      	mov	r1, r0
 800cdc8:	4620      	mov	r0, r4
 800cdca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdce:	f000 b817 	b.w	800ce00 <_kill_r>
 800cdd2:	2b01      	cmp	r3, #1
 800cdd4:	d00a      	beq.n	800cdec <_raise_r+0x4c>
 800cdd6:	1c59      	adds	r1, r3, #1
 800cdd8:	d103      	bne.n	800cde2 <_raise_r+0x42>
 800cdda:	2316      	movs	r3, #22
 800cddc:	6003      	str	r3, [r0, #0]
 800cdde:	2001      	movs	r0, #1
 800cde0:	e7e7      	b.n	800cdb2 <_raise_r+0x12>
 800cde2:	2400      	movs	r4, #0
 800cde4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cde8:	4628      	mov	r0, r5
 800cdea:	4798      	blx	r3
 800cdec:	2000      	movs	r0, #0
 800cdee:	e7e0      	b.n	800cdb2 <_raise_r+0x12>

0800cdf0 <raise>:
 800cdf0:	4b02      	ldr	r3, [pc, #8]	; (800cdfc <raise+0xc>)
 800cdf2:	4601      	mov	r1, r0
 800cdf4:	6818      	ldr	r0, [r3, #0]
 800cdf6:	f7ff bfd3 	b.w	800cda0 <_raise_r>
 800cdfa:	bf00      	nop
 800cdfc:	200000c0 	.word	0x200000c0

0800ce00 <_kill_r>:
 800ce00:	b538      	push	{r3, r4, r5, lr}
 800ce02:	4d07      	ldr	r5, [pc, #28]	; (800ce20 <_kill_r+0x20>)
 800ce04:	2300      	movs	r3, #0
 800ce06:	4604      	mov	r4, r0
 800ce08:	4608      	mov	r0, r1
 800ce0a:	4611      	mov	r1, r2
 800ce0c:	602b      	str	r3, [r5, #0]
 800ce0e:	f7f5 fe4b 	bl	8002aa8 <_kill>
 800ce12:	1c43      	adds	r3, r0, #1
 800ce14:	d102      	bne.n	800ce1c <_kill_r+0x1c>
 800ce16:	682b      	ldr	r3, [r5, #0]
 800ce18:	b103      	cbz	r3, 800ce1c <_kill_r+0x1c>
 800ce1a:	6023      	str	r3, [r4, #0]
 800ce1c:	bd38      	pop	{r3, r4, r5, pc}
 800ce1e:	bf00      	nop
 800ce20:	200055c0 	.word	0x200055c0

0800ce24 <_getpid_r>:
 800ce24:	f7f5 be38 	b.w	8002a98 <_getpid>

0800ce28 <__swhatbuf_r>:
 800ce28:	b570      	push	{r4, r5, r6, lr}
 800ce2a:	460c      	mov	r4, r1
 800ce2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce30:	2900      	cmp	r1, #0
 800ce32:	b096      	sub	sp, #88	; 0x58
 800ce34:	4615      	mov	r5, r2
 800ce36:	461e      	mov	r6, r3
 800ce38:	da0d      	bge.n	800ce56 <__swhatbuf_r+0x2e>
 800ce3a:	89a3      	ldrh	r3, [r4, #12]
 800ce3c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ce40:	f04f 0100 	mov.w	r1, #0
 800ce44:	bf0c      	ite	eq
 800ce46:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ce4a:	2340      	movne	r3, #64	; 0x40
 800ce4c:	2000      	movs	r0, #0
 800ce4e:	6031      	str	r1, [r6, #0]
 800ce50:	602b      	str	r3, [r5, #0]
 800ce52:	b016      	add	sp, #88	; 0x58
 800ce54:	bd70      	pop	{r4, r5, r6, pc}
 800ce56:	466a      	mov	r2, sp
 800ce58:	f000 f848 	bl	800ceec <_fstat_r>
 800ce5c:	2800      	cmp	r0, #0
 800ce5e:	dbec      	blt.n	800ce3a <__swhatbuf_r+0x12>
 800ce60:	9901      	ldr	r1, [sp, #4]
 800ce62:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ce66:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ce6a:	4259      	negs	r1, r3
 800ce6c:	4159      	adcs	r1, r3
 800ce6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce72:	e7eb      	b.n	800ce4c <__swhatbuf_r+0x24>

0800ce74 <__smakebuf_r>:
 800ce74:	898b      	ldrh	r3, [r1, #12]
 800ce76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ce78:	079d      	lsls	r5, r3, #30
 800ce7a:	4606      	mov	r6, r0
 800ce7c:	460c      	mov	r4, r1
 800ce7e:	d507      	bpl.n	800ce90 <__smakebuf_r+0x1c>
 800ce80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ce84:	6023      	str	r3, [r4, #0]
 800ce86:	6123      	str	r3, [r4, #16]
 800ce88:	2301      	movs	r3, #1
 800ce8a:	6163      	str	r3, [r4, #20]
 800ce8c:	b002      	add	sp, #8
 800ce8e:	bd70      	pop	{r4, r5, r6, pc}
 800ce90:	ab01      	add	r3, sp, #4
 800ce92:	466a      	mov	r2, sp
 800ce94:	f7ff ffc8 	bl	800ce28 <__swhatbuf_r>
 800ce98:	9900      	ldr	r1, [sp, #0]
 800ce9a:	4605      	mov	r5, r0
 800ce9c:	4630      	mov	r0, r6
 800ce9e:	f7ff f873 	bl	800bf88 <_malloc_r>
 800cea2:	b948      	cbnz	r0, 800ceb8 <__smakebuf_r+0x44>
 800cea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cea8:	059a      	lsls	r2, r3, #22
 800ceaa:	d4ef      	bmi.n	800ce8c <__smakebuf_r+0x18>
 800ceac:	f023 0303 	bic.w	r3, r3, #3
 800ceb0:	f043 0302 	orr.w	r3, r3, #2
 800ceb4:	81a3      	strh	r3, [r4, #12]
 800ceb6:	e7e3      	b.n	800ce80 <__smakebuf_r+0xc>
 800ceb8:	89a3      	ldrh	r3, [r4, #12]
 800ceba:	6020      	str	r0, [r4, #0]
 800cebc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cec0:	81a3      	strh	r3, [r4, #12]
 800cec2:	9b00      	ldr	r3, [sp, #0]
 800cec4:	6163      	str	r3, [r4, #20]
 800cec6:	9b01      	ldr	r3, [sp, #4]
 800cec8:	6120      	str	r0, [r4, #16]
 800ceca:	b15b      	cbz	r3, 800cee4 <__smakebuf_r+0x70>
 800cecc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ced0:	4630      	mov	r0, r6
 800ced2:	f000 f81d 	bl	800cf10 <_isatty_r>
 800ced6:	b128      	cbz	r0, 800cee4 <__smakebuf_r+0x70>
 800ced8:	89a3      	ldrh	r3, [r4, #12]
 800ceda:	f023 0303 	bic.w	r3, r3, #3
 800cede:	f043 0301 	orr.w	r3, r3, #1
 800cee2:	81a3      	strh	r3, [r4, #12]
 800cee4:	89a3      	ldrh	r3, [r4, #12]
 800cee6:	431d      	orrs	r5, r3
 800cee8:	81a5      	strh	r5, [r4, #12]
 800ceea:	e7cf      	b.n	800ce8c <__smakebuf_r+0x18>

0800ceec <_fstat_r>:
 800ceec:	b538      	push	{r3, r4, r5, lr}
 800ceee:	4d07      	ldr	r5, [pc, #28]	; (800cf0c <_fstat_r+0x20>)
 800cef0:	2300      	movs	r3, #0
 800cef2:	4604      	mov	r4, r0
 800cef4:	4608      	mov	r0, r1
 800cef6:	4611      	mov	r1, r2
 800cef8:	602b      	str	r3, [r5, #0]
 800cefa:	f7f5 fe34 	bl	8002b66 <_fstat>
 800cefe:	1c43      	adds	r3, r0, #1
 800cf00:	d102      	bne.n	800cf08 <_fstat_r+0x1c>
 800cf02:	682b      	ldr	r3, [r5, #0]
 800cf04:	b103      	cbz	r3, 800cf08 <_fstat_r+0x1c>
 800cf06:	6023      	str	r3, [r4, #0]
 800cf08:	bd38      	pop	{r3, r4, r5, pc}
 800cf0a:	bf00      	nop
 800cf0c:	200055c0 	.word	0x200055c0

0800cf10 <_isatty_r>:
 800cf10:	b538      	push	{r3, r4, r5, lr}
 800cf12:	4d06      	ldr	r5, [pc, #24]	; (800cf2c <_isatty_r+0x1c>)
 800cf14:	2300      	movs	r3, #0
 800cf16:	4604      	mov	r4, r0
 800cf18:	4608      	mov	r0, r1
 800cf1a:	602b      	str	r3, [r5, #0]
 800cf1c:	f7f5 fe33 	bl	8002b86 <_isatty>
 800cf20:	1c43      	adds	r3, r0, #1
 800cf22:	d102      	bne.n	800cf2a <_isatty_r+0x1a>
 800cf24:	682b      	ldr	r3, [r5, #0]
 800cf26:	b103      	cbz	r3, 800cf2a <_isatty_r+0x1a>
 800cf28:	6023      	str	r3, [r4, #0]
 800cf2a:	bd38      	pop	{r3, r4, r5, pc}
 800cf2c:	200055c0 	.word	0x200055c0

0800cf30 <checkint>:
 800cf30:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cf34:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800cf38:	429a      	cmp	r2, r3
 800cf3a:	b570      	push	{r4, r5, r6, lr}
 800cf3c:	dd2a      	ble.n	800cf94 <checkint+0x64>
 800cf3e:	f240 4333 	movw	r3, #1075	; 0x433
 800cf42:	429a      	cmp	r2, r3
 800cf44:	dc24      	bgt.n	800cf90 <checkint+0x60>
 800cf46:	1a9b      	subs	r3, r3, r2
 800cf48:	f1a3 0620 	sub.w	r6, r3, #32
 800cf4c:	f04f 32ff 	mov.w	r2, #4294967295
 800cf50:	fa02 f403 	lsl.w	r4, r2, r3
 800cf54:	fa02 f606 	lsl.w	r6, r2, r6
 800cf58:	f1c3 0520 	rsb	r5, r3, #32
 800cf5c:	fa22 f505 	lsr.w	r5, r2, r5
 800cf60:	4334      	orrs	r4, r6
 800cf62:	432c      	orrs	r4, r5
 800cf64:	409a      	lsls	r2, r3
 800cf66:	ea20 0202 	bic.w	r2, r0, r2
 800cf6a:	ea21 0404 	bic.w	r4, r1, r4
 800cf6e:	4322      	orrs	r2, r4
 800cf70:	f1a3 0420 	sub.w	r4, r3, #32
 800cf74:	f1c3 0220 	rsb	r2, r3, #32
 800cf78:	d10c      	bne.n	800cf94 <checkint+0x64>
 800cf7a:	40d8      	lsrs	r0, r3
 800cf7c:	fa01 f302 	lsl.w	r3, r1, r2
 800cf80:	4318      	orrs	r0, r3
 800cf82:	40e1      	lsrs	r1, r4
 800cf84:	4308      	orrs	r0, r1
 800cf86:	f000 0001 	and.w	r0, r0, #1
 800cf8a:	f1d0 0002 	rsbs	r0, r0, #2
 800cf8e:	bd70      	pop	{r4, r5, r6, pc}
 800cf90:	2002      	movs	r0, #2
 800cf92:	e7fc      	b.n	800cf8e <checkint+0x5e>
 800cf94:	2000      	movs	r0, #0
 800cf96:	e7fa      	b.n	800cf8e <checkint+0x5e>

0800cf98 <pow>:
 800cf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf9c:	ee10 4a90 	vmov	r4, s1
 800cfa0:	ed2d 8b0a 	vpush	{d8-d12}
 800cfa4:	ea4f 5814 	mov.w	r8, r4, lsr #20
 800cfa8:	ee11 aa90 	vmov	sl, s3
 800cfac:	f108 32ff 	add.w	r2, r8, #4294967295
 800cfb0:	f240 73fd 	movw	r3, #2045	; 0x7fd
 800cfb4:	429a      	cmp	r2, r3
 800cfb6:	ee10 5a10 	vmov	r5, s0
 800cfba:	ee11 0a10 	vmov	r0, s2
 800cfbe:	b087      	sub	sp, #28
 800cfc0:	46c4      	mov	ip, r8
 800cfc2:	ea4f 561a 	mov.w	r6, sl, lsr #20
 800cfc6:	d806      	bhi.n	800cfd6 <pow+0x3e>
 800cfc8:	f3c6 030a 	ubfx	r3, r6, #0, #11
 800cfcc:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 800cfd0:	2b7f      	cmp	r3, #127	; 0x7f
 800cfd2:	f240 8156 	bls.w	800d282 <pow+0x2ea>
 800cfd6:	1802      	adds	r2, r0, r0
 800cfd8:	eb4a 010a 	adc.w	r1, sl, sl
 800cfdc:	f06f 0b01 	mvn.w	fp, #1
 800cfe0:	1e57      	subs	r7, r2, #1
 800cfe2:	f141 33ff 	adc.w	r3, r1, #4294967295
 800cfe6:	f46f 1e00 	mvn.w	lr, #2097152	; 0x200000
 800cfea:	45bb      	cmp	fp, r7
 800cfec:	eb7e 0303 	sbcs.w	r3, lr, r3
 800cff0:	d242      	bcs.n	800d078 <pow+0xe0>
 800cff2:	ea52 0301 	orrs.w	r3, r2, r1
 800cff6:	f04f 0300 	mov.w	r3, #0
 800cffa:	d10c      	bne.n	800d016 <pow+0x7e>
 800cffc:	196d      	adds	r5, r5, r5
 800cffe:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 800d002:	4164      	adcs	r4, r4
 800d004:	42ab      	cmp	r3, r5
 800d006:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d00a:	41a3      	sbcs	r3, r4
 800d00c:	f0c0 808f 	bcc.w	800d12e <pow+0x196>
 800d010:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d014:	e02b      	b.n	800d06e <pow+0xd6>
 800d016:	4ed4      	ldr	r6, [pc, #848]	; (800d368 <pow+0x3d0>)
 800d018:	42b4      	cmp	r4, r6
 800d01a:	bf08      	it	eq
 800d01c:	429d      	cmpeq	r5, r3
 800d01e:	d109      	bne.n	800d034 <pow+0x9c>
 800d020:	1800      	adds	r0, r0, r0
 800d022:	f48a 2a00 	eor.w	sl, sl, #524288	; 0x80000
 800d026:	eb4a 0a0a 	adc.w	sl, sl, sl
 800d02a:	4283      	cmp	r3, r0
 800d02c:	4bcf      	ldr	r3, [pc, #828]	; (800d36c <pow+0x3d4>)
 800d02e:	eb73 030a 	sbcs.w	r3, r3, sl
 800d032:	e7eb      	b.n	800d00c <pow+0x74>
 800d034:	196d      	adds	r5, r5, r5
 800d036:	48ce      	ldr	r0, [pc, #824]	; (800d370 <pow+0x3d8>)
 800d038:	4164      	adcs	r4, r4
 800d03a:	42ab      	cmp	r3, r5
 800d03c:	eb70 0604 	sbcs.w	r6, r0, r4
 800d040:	d375      	bcc.n	800d12e <pow+0x196>
 800d042:	4281      	cmp	r1, r0
 800d044:	bf08      	it	eq
 800d046:	429a      	cmpeq	r2, r3
 800d048:	d171      	bne.n	800d12e <pow+0x196>
 800d04a:	4aca      	ldr	r2, [pc, #808]	; (800d374 <pow+0x3dc>)
 800d04c:	4294      	cmp	r4, r2
 800d04e:	bf08      	it	eq
 800d050:	429d      	cmpeq	r5, r3
 800d052:	d0dd      	beq.n	800d010 <pow+0x78>
 800d054:	4294      	cmp	r4, r2
 800d056:	ea6f 0a0a 	mvn.w	sl, sl
 800d05a:	bf34      	ite	cc
 800d05c:	2400      	movcc	r4, #0
 800d05e:	2401      	movcs	r4, #1
 800d060:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800d064:	4554      	cmp	r4, sl
 800d066:	f040 81dc 	bne.w	800d422 <pow+0x48a>
 800d06a:	ee21 0b01 	vmul.f64	d0, d1, d1
 800d06e:	b007      	add	sp, #28
 800d070:	ecbd 8b0a 	vpop	{d8-d12}
 800d074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d078:	196f      	adds	r7, r5, r5
 800d07a:	eb44 0904 	adc.w	r9, r4, r4
 800d07e:	1e7a      	subs	r2, r7, #1
 800d080:	f169 0300 	sbc.w	r3, r9, #0
 800d084:	4593      	cmp	fp, r2
 800d086:	eb7e 0303 	sbcs.w	r3, lr, r3
 800d08a:	d225      	bcs.n	800d0d8 <pow+0x140>
 800d08c:	ee20 0b00 	vmul.f64	d0, d0, d0
 800d090:	2c00      	cmp	r4, #0
 800d092:	da13      	bge.n	800d0bc <pow+0x124>
 800d094:	4651      	mov	r1, sl
 800d096:	f7ff ff4b 	bl	800cf30 <checkint>
 800d09a:	2801      	cmp	r0, #1
 800d09c:	d10e      	bne.n	800d0bc <pow+0x124>
 800d09e:	eeb1 0b40 	vneg.f64	d0, d0
 800d0a2:	ea57 0909 	orrs.w	r9, r7, r9
 800d0a6:	d10b      	bne.n	800d0c0 <pow+0x128>
 800d0a8:	f1ba 0f00 	cmp.w	sl, #0
 800d0ac:	dadf      	bge.n	800d06e <pow+0xd6>
 800d0ae:	b007      	add	sp, #28
 800d0b0:	ecbd 8b0a 	vpop	{d8-d12}
 800d0b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0b8:	f000 b9ea 	b.w	800d490 <__math_divzero>
 800d0bc:	2000      	movs	r0, #0
 800d0be:	e7f0      	b.n	800d0a2 <pow+0x10a>
 800d0c0:	f1ba 0f00 	cmp.w	sl, #0
 800d0c4:	dad3      	bge.n	800d06e <pow+0xd6>
 800d0c6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d0ca:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800d0ce:	ed8d 7b00 	vstr	d7, [sp]
 800d0d2:	ed9d 0b00 	vldr	d0, [sp]
 800d0d6:	e7ca      	b.n	800d06e <pow+0xd6>
 800d0d8:	2c00      	cmp	r4, #0
 800d0da:	da2b      	bge.n	800d134 <pow+0x19c>
 800d0dc:	4651      	mov	r1, sl
 800d0de:	f7ff ff27 	bl	800cf30 <checkint>
 800d0e2:	b930      	cbnz	r0, 800d0f2 <pow+0x15a>
 800d0e4:	b007      	add	sp, #28
 800d0e6:	ecbd 8b0a 	vpop	{d8-d12}
 800d0ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ee:	f000 b9e7 	b.w	800d4c0 <__math_invalid>
 800d0f2:	1e41      	subs	r1, r0, #1
 800d0f4:	4248      	negs	r0, r1
 800d0f6:	4148      	adcs	r0, r1
 800d0f8:	0480      	lsls	r0, r0, #18
 800d0fa:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800d0fe:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 800d102:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800d106:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 800d10a:	2b7f      	cmp	r3, #127	; 0x7f
 800d10c:	d92d      	bls.n	800d16a <pow+0x1d2>
 800d10e:	4b96      	ldr	r3, [pc, #600]	; (800d368 <pow+0x3d0>)
 800d110:	2000      	movs	r0, #0
 800d112:	429c      	cmp	r4, r3
 800d114:	bf08      	it	eq
 800d116:	4285      	cmpeq	r5, r0
 800d118:	f43f af7a 	beq.w	800d010 <pow+0x78>
 800d11c:	f240 31bd 	movw	r1, #957	; 0x3bd
 800d120:	428a      	cmp	r2, r1
 800d122:	d80c      	bhi.n	800d13e <pow+0x1a6>
 800d124:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d128:	42a8      	cmp	r0, r5
 800d12a:	41a3      	sbcs	r3, r4
 800d12c:	d204      	bcs.n	800d138 <pow+0x1a0>
 800d12e:	ee31 0b00 	vadd.f64	d0, d1, d0
 800d132:	e79c      	b.n	800d06e <pow+0xd6>
 800d134:	2000      	movs	r0, #0
 800d136:	e7e4      	b.n	800d102 <pow+0x16a>
 800d138:	ee30 0b41 	vsub.f64	d0, d0, d1
 800d13c:	e797      	b.n	800d06e <pow+0xd6>
 800d13e:	2d01      	cmp	r5, #1
 800d140:	eb74 0303 	sbcs.w	r3, r4, r3
 800d144:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d148:	bf34      	ite	cc
 800d14a:	2301      	movcc	r3, #1
 800d14c:	2300      	movcs	r3, #0
 800d14e:	4296      	cmp	r6, r2
 800d150:	bf8c      	ite	hi
 800d152:	2600      	movhi	r6, #0
 800d154:	2601      	movls	r6, #1
 800d156:	42b3      	cmp	r3, r6
 800d158:	f000 809b 	beq.w	800d292 <pow+0x2fa>
 800d15c:	b007      	add	sp, #28
 800d15e:	ecbd 8b0a 	vpop	{d8-d12}
 800d162:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d166:	f000 b98b 	b.w	800d480 <__math_oflow>
 800d16a:	f1bc 0f00 	cmp.w	ip, #0
 800d16e:	d10b      	bne.n	800d188 <pow+0x1f0>
 800d170:	ed9f 7b79 	vldr	d7, [pc, #484]	; 800d358 <pow+0x3c0>
 800d174:	ee20 7b07 	vmul.f64	d7, d0, d7
 800d178:	ec53 2b17 	vmov	r2, r3, d7
 800d17c:	ee17 5a10 	vmov	r5, s14
 800d180:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800d184:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 800d188:	4b7b      	ldr	r3, [pc, #492]	; (800d378 <pow+0x3e0>)
 800d18a:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800d18e:	4423      	add	r3, r4
 800d190:	f3c3 3246 	ubfx	r2, r3, #13, #7
 800d194:	1519      	asrs	r1, r3, #20
 800d196:	0d1b      	lsrs	r3, r3, #20
 800d198:	051b      	lsls	r3, r3, #20
 800d19a:	1ae7      	subs	r7, r4, r3
 800d19c:	4b77      	ldr	r3, [pc, #476]	; (800d37c <pow+0x3e4>)
 800d19e:	ee03 1a10 	vmov	s6, r1
 800d1a2:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 800d1a6:	1e2e      	subs	r6, r5, #0
 800d1a8:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 800d1ac:	ec47 6b15 	vmov	d5, r6, r7
 800d1b0:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 800d1b4:	eea5 6b07 	vfma.f64	d6, d5, d7
 800d1b8:	ed93 7b00 	vldr	d7, [r3]
 800d1bc:	ed93 5b02 	vldr	d5, [r3, #8]
 800d1c0:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 800d1c4:	eea3 2b07 	vfma.f64	d2, d3, d7
 800d1c8:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 800d1cc:	ee36 4b02 	vadd.f64	d4, d6, d2
 800d1d0:	ee32 2b44 	vsub.f64	d2, d2, d4
 800d1d4:	eea3 7b05 	vfma.f64	d7, d3, d5
 800d1d8:	ed93 5b04 	vldr	d5, [r3, #16]
 800d1dc:	ee32 2b06 	vadd.f64	d2, d2, d6
 800d1e0:	ee37 7b02 	vadd.f64	d7, d7, d2
 800d1e4:	ee26 5b05 	vmul.f64	d5, d6, d5
 800d1e8:	ee26 0b05 	vmul.f64	d0, d6, d5
 800d1ec:	ee34 8b00 	vadd.f64	d8, d4, d0
 800d1f0:	eeb0 9b40 	vmov.f64	d9, d0
 800d1f4:	ee34 4b48 	vsub.f64	d4, d4, d8
 800d1f8:	ee95 9b06 	vfnms.f64	d9, d5, d6
 800d1fc:	ee34 ab00 	vadd.f64	d10, d4, d0
 800d200:	ed93 5b06 	vldr	d5, [r3, #24]
 800d204:	ee26 bb00 	vmul.f64	d11, d6, d0
 800d208:	ee37 7b09 	vadd.f64	d7, d7, d9
 800d20c:	ed93 4b08 	vldr	d4, [r3, #32]
 800d210:	ee37 7b0a 	vadd.f64	d7, d7, d10
 800d214:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 800d218:	eea6 5b04 	vfma.f64	d5, d6, d4
 800d21c:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 800d220:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 800d224:	eea6 4b03 	vfma.f64	d4, d6, d3
 800d228:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 800d22c:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800d230:	eea0 4b03 	vfma.f64	d4, d0, d3
 800d234:	eea0 5b04 	vfma.f64	d5, d0, d4
 800d238:	eeab 7b05 	vfma.f64	d7, d11, d5
 800d23c:	ee38 4b07 	vadd.f64	d4, d8, d7
 800d240:	ee21 6b04 	vmul.f64	d6, d1, d4
 800d244:	ee16 3a90 	vmov	r3, s13
 800d248:	eeb0 5b46 	vmov.f64	d5, d6
 800d24c:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800d250:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800d254:	18b2      	adds	r2, r6, r2
 800d256:	2a3e      	cmp	r2, #62	; 0x3e
 800d258:	ee91 5b04 	vfnms.f64	d5, d1, d4
 800d25c:	ee38 8b44 	vsub.f64	d8, d8, d4
 800d260:	ee38 8b07 	vadd.f64	d8, d8, d7
 800d264:	eea1 5b08 	vfma.f64	d5, d1, d8
 800d268:	d91b      	bls.n	800d2a2 <pow+0x30a>
 800d26a:	2a00      	cmp	r2, #0
 800d26c:	da0b      	bge.n	800d286 <pow+0x2ee>
 800d26e:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d272:	ee36 0b00 	vadd.f64	d0, d6, d0
 800d276:	2800      	cmp	r0, #0
 800d278:	f43f aef9 	beq.w	800d06e <pow+0xd6>
 800d27c:	eeb1 0b40 	vneg.f64	d0, d0
 800d280:	e6f5      	b.n	800d06e <pow+0xd6>
 800d282:	2000      	movs	r0, #0
 800d284:	e780      	b.n	800d188 <pow+0x1f0>
 800d286:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 800d28a:	d909      	bls.n	800d2a0 <pow+0x308>
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	f6bf af65 	bge.w	800d15c <pow+0x1c4>
 800d292:	b007      	add	sp, #28
 800d294:	ecbd 8b0a 	vpop	{d8-d12}
 800d298:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d29c:	f000 b8e8 	b.w	800d470 <__math_uflow>
 800d2a0:	2600      	movs	r6, #0
 800d2a2:	4937      	ldr	r1, [pc, #220]	; (800d380 <pow+0x3e8>)
 800d2a4:	ed91 4b02 	vldr	d4, [r1, #8]
 800d2a8:	ed91 3b00 	vldr	d3, [r1]
 800d2ac:	eeb0 7b44 	vmov.f64	d7, d4
 800d2b0:	eea6 7b03 	vfma.f64	d7, d6, d3
 800d2b4:	ee17 5a10 	vmov	r5, s14
 800d2b8:	ee37 7b44 	vsub.f64	d7, d7, d4
 800d2bc:	ed91 4b04 	vldr	d4, [r1, #16]
 800d2c0:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800d2c4:	eea7 6b04 	vfma.f64	d6, d7, d4
 800d2c8:	ed91 4b06 	vldr	d4, [r1, #24]
 800d2cc:	18dc      	adds	r4, r3, r3
 800d2ce:	f104 030f 	add.w	r3, r4, #15
 800d2d2:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800d2d6:	eea7 6b04 	vfma.f64	d6, d7, d4
 800d2da:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 800d2de:	ee35 5b06 	vadd.f64	d5, d5, d6
 800d2e2:	ee25 6b05 	vmul.f64	d6, d5, d5
 800d2e6:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 800d2ea:	ed91 4b08 	vldr	d4, [r1, #32]
 800d2ee:	ee35 7b07 	vadd.f64	d7, d5, d7
 800d2f2:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800d2f6:	eea5 4b03 	vfma.f64	d4, d5, d3
 800d2fa:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 800d2fe:	eea6 7b04 	vfma.f64	d7, d6, d4
 800d302:	ee26 6b06 	vmul.f64	d6, d6, d6
 800d306:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 800d30a:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800d30e:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800d312:	eea5 4b03 	vfma.f64	d4, d5, d3
 800d316:	1940      	adds	r0, r0, r5
 800d318:	2700      	movs	r7, #0
 800d31a:	eb17 020c 	adds.w	r2, r7, ip
 800d31e:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800d322:	eea6 7b04 	vfma.f64	d7, d6, d4
 800d326:	2e00      	cmp	r6, #0
 800d328:	d176      	bne.n	800d418 <pow+0x480>
 800d32a:	42bd      	cmp	r5, r7
 800d32c:	db2a      	blt.n	800d384 <pow+0x3ec>
 800d32e:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800d332:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800d336:	4610      	mov	r0, r2
 800d338:	ec41 0b10 	vmov	d0, r0, r1
 800d33c:	eea7 0b00 	vfma.f64	d0, d7, d0
 800d340:	ed9f 7b07 	vldr	d7, [pc, #28]	; 800d360 <pow+0x3c8>
 800d344:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d348:	b007      	add	sp, #28
 800d34a:	ecbd 8b0a 	vpop	{d8-d12}
 800d34e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d352:	f000 b8cd 	b.w	800d4f0 <__math_check_oflow>
 800d356:	bf00      	nop
 800d358:	00000000 	.word	0x00000000
 800d35c:	43300000 	.word	0x43300000
 800d360:	00000000 	.word	0x00000000
 800d364:	7f000000 	.word	0x7f000000
 800d368:	3ff00000 	.word	0x3ff00000
 800d36c:	fff00000 	.word	0xfff00000
 800d370:	ffe00000 	.word	0xffe00000
 800d374:	7fe00000 	.word	0x7fe00000
 800d378:	c0196aab 	.word	0xc0196aab
 800d37c:	0800d938 	.word	0x0800d938
 800d380:	0800e980 	.word	0x0800e980
 800d384:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800d388:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800d38c:	4610      	mov	r0, r2
 800d38e:	ec41 0b15 	vmov	d5, r0, r1
 800d392:	eeb7 3b00 	vmov.f64	d3, #112	; 0x3f800000  1.0
 800d396:	ee27 6b05 	vmul.f64	d6, d7, d5
 800d39a:	ee35 7b06 	vadd.f64	d7, d5, d6
 800d39e:	eeb0 4bc7 	vabs.f64	d4, d7
 800d3a2:	eeb4 4bc3 	vcmpe.f64	d4, d3
 800d3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3aa:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 800d428 <pow+0x490>
 800d3ae:	d52a      	bpl.n	800d406 <pow+0x46e>
 800d3b0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d3b4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d3b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3bc:	ee35 5b06 	vadd.f64	d5, d5, d6
 800d3c0:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 800d3c4:	bf58      	it	pl
 800d3c6:	eeb0 4b43 	vmovpl.f64	d4, d3
 800d3ca:	ee37 3b04 	vadd.f64	d3, d7, d4
 800d3ce:	ee34 6b43 	vsub.f64	d6, d4, d3
 800d3d2:	ee36 6b07 	vadd.f64	d6, d6, d7
 800d3d6:	ee36 6b05 	vadd.f64	d6, d6, d5
 800d3da:	ee36 6b03 	vadd.f64	d6, d6, d3
 800d3de:	ee36 7b44 	vsub.f64	d7, d6, d4
 800d3e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d3e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3ea:	d104      	bne.n	800d3f6 <pow+0x45e>
 800d3ec:	4632      	mov	r2, r6
 800d3ee:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800d3f2:	ec43 2b17 	vmov	d7, r2, r3
 800d3f6:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d3fa:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d3fe:	ee26 6b00 	vmul.f64	d6, d6, d0
 800d402:	ed8d 6b04 	vstr	d6, [sp, #16]
 800d406:	ee27 0b00 	vmul.f64	d0, d7, d0
 800d40a:	b007      	add	sp, #28
 800d40c:	ecbd 8b0a 	vpop	{d8-d12}
 800d410:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d414:	f000 b863 	b.w	800d4de <__math_check_uflow>
 800d418:	ec43 2b10 	vmov	d0, r2, r3
 800d41c:	eea7 0b00 	vfma.f64	d0, d7, d0
 800d420:	e625      	b.n	800d06e <pow+0xd6>
 800d422:	ed9f 0b03 	vldr	d0, [pc, #12]	; 800d430 <pow+0x498>
 800d426:	e622      	b.n	800d06e <pow+0xd6>
 800d428:	00000000 	.word	0x00000000
 800d42c:	00100000 	.word	0x00100000
	...

0800d438 <with_errno>:
 800d438:	b513      	push	{r0, r1, r4, lr}
 800d43a:	4604      	mov	r4, r0
 800d43c:	ed8d 0b00 	vstr	d0, [sp]
 800d440:	f7fd fefe 	bl	800b240 <__errno>
 800d444:	ed9d 0b00 	vldr	d0, [sp]
 800d448:	6004      	str	r4, [r0, #0]
 800d44a:	b002      	add	sp, #8
 800d44c:	bd10      	pop	{r4, pc}

0800d44e <xflow>:
 800d44e:	b082      	sub	sp, #8
 800d450:	b158      	cbz	r0, 800d46a <xflow+0x1c>
 800d452:	eeb1 7b40 	vneg.f64	d7, d0
 800d456:	ed8d 7b00 	vstr	d7, [sp]
 800d45a:	ed9d 7b00 	vldr	d7, [sp]
 800d45e:	2022      	movs	r0, #34	; 0x22
 800d460:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d464:	b002      	add	sp, #8
 800d466:	f7ff bfe7 	b.w	800d438 <with_errno>
 800d46a:	eeb0 7b40 	vmov.f64	d7, d0
 800d46e:	e7f2      	b.n	800d456 <xflow+0x8>

0800d470 <__math_uflow>:
 800d470:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d478 <__math_uflow+0x8>
 800d474:	f7ff bfeb 	b.w	800d44e <xflow>
 800d478:	00000000 	.word	0x00000000
 800d47c:	10000000 	.word	0x10000000

0800d480 <__math_oflow>:
 800d480:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d488 <__math_oflow+0x8>
 800d484:	f7ff bfe3 	b.w	800d44e <xflow>
 800d488:	00000000 	.word	0x00000000
 800d48c:	70000000 	.word	0x70000000

0800d490 <__math_divzero>:
 800d490:	b082      	sub	sp, #8
 800d492:	2800      	cmp	r0, #0
 800d494:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d498:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800d49c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 800d4a0:	ed8d 7b00 	vstr	d7, [sp]
 800d4a4:	ed9d 0b00 	vldr	d0, [sp]
 800d4a8:	ed9f 7b03 	vldr	d7, [pc, #12]	; 800d4b8 <__math_divzero+0x28>
 800d4ac:	2022      	movs	r0, #34	; 0x22
 800d4ae:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800d4b2:	b002      	add	sp, #8
 800d4b4:	f7ff bfc0 	b.w	800d438 <with_errno>
	...

0800d4c0 <__math_invalid>:
 800d4c0:	eeb0 7b40 	vmov.f64	d7, d0
 800d4c4:	eeb4 7b47 	vcmp.f64	d7, d7
 800d4c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4cc:	ee30 6b40 	vsub.f64	d6, d0, d0
 800d4d0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800d4d4:	d602      	bvs.n	800d4dc <__math_invalid+0x1c>
 800d4d6:	2021      	movs	r0, #33	; 0x21
 800d4d8:	f7ff bfae 	b.w	800d438 <with_errno>
 800d4dc:	4770      	bx	lr

0800d4de <__math_check_uflow>:
 800d4de:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4e6:	d102      	bne.n	800d4ee <__math_check_uflow+0x10>
 800d4e8:	2022      	movs	r0, #34	; 0x22
 800d4ea:	f7ff bfa5 	b.w	800d438 <with_errno>
 800d4ee:	4770      	bx	lr

0800d4f0 <__math_check_oflow>:
 800d4f0:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800d510 <__math_check_oflow+0x20>
 800d4f4:	eeb0 7bc0 	vabs.f64	d7, d0
 800d4f8:	eeb4 7b46 	vcmp.f64	d7, d6
 800d4fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d500:	dd02      	ble.n	800d508 <__math_check_oflow+0x18>
 800d502:	2022      	movs	r0, #34	; 0x22
 800d504:	f7ff bf98 	b.w	800d438 <with_errno>
 800d508:	4770      	bx	lr
 800d50a:	bf00      	nop
 800d50c:	f3af 8000 	nop.w
 800d510:	ffffffff 	.word	0xffffffff
 800d514:	7fefffff 	.word	0x7fefffff

0800d518 <_init>:
 800d518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d51a:	bf00      	nop
 800d51c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d51e:	bc08      	pop	{r3}
 800d520:	469e      	mov	lr, r3
 800d522:	4770      	bx	lr

0800d524 <_fini>:
 800d524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d526:	bf00      	nop
 800d528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d52a:	bc08      	pop	{r3}
 800d52c:	469e      	mov	lr, r3
 800d52e:	4770      	bx	lr
