$date
	Tue Dec 12 00:44:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5000
0!
1"
#10000
0"
1#
#15000
1!
1"
#20000
0"
0#
#25000
0!
1"
#30000
0"
1#
#35000
1!
1"
#40000
0"
0#
#45000
0!
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
