## Xilinx FPGA global PL reset IP

In this article we'll discuss about the ```Processing System Reset``` Vivado IP. That handles the all programmable logic reset system.

![image](src/global_reset_sim.PNG)