# Sky130 DAY 3 - Design library cell using Magic Layout and ngspice characterization

## Labs for CMOS inverter ngspice simulations
### 31 - IO placer revision
### 32 - SPICE deck creation for CMOS inverter
### 33 - SPICE simulation lab for CMOS inverter
### 34 - Swtiching Threshold Vm
### 35 - Static and dynamic simulation of CMOS inverter
### 36 - Lab steps to git clone vsdstdcelldesign
## Inception of Layout - CMOS fabrication process
### 37 - Create Active regions
### 38 - Formation of N-well and P-well
### 39 - Formation of gate terminal
### 40 - Lightly doped drain(LDD) formation
### 41 - Source - drain formation
### 42 - Local interconnect formation
### 43 - Higher level metal formation
### 44 - Lab introduction to Sky130 basic layers layout and LEF using inverter
### 45 - Lab steps to create std cell layout and extract spice netlist
## Sky130 Tech File
### 46 - Lab steps to create final SPICE deck using Sky130 tech
### 47 - Lab steps to characterize inverter using sky130 model files
### 48 - Lab introduction to Magic tool options and DRC rules
### 49 - Lab introduction to Sky130 pdk's and steps to download labs
### 50 - Lab introduction to Magic and steps to load Sky130 tech-rules
### 51 - Lab exercise to fix poly.9 error in Sky130 tech-file
### 52 - Lab exercise to implement poly resistor spacing to diff and tap
### 53 - Lab challenge exercise to describe DRC error as geometrical construct
### 54 - Lab challenge to find missing or incorrect rules and fix them
