0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Bryce/Desktop/COMP541/Lab1/Lab1.sim/sim_2/behav/xsim/glbl.v,1582140253,verilog,,,,glbl,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab1/Lab1.srcs/sim_2/new/fulladder_test.sv,1582140253,systemVerilog,,,,fulladder_test,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab1/Lab1.srcs/sources_1/new/fulladder.sv,1582140253,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab1/Lab1.srcs/sim_2/new/fulladder_test.sv,,fulladder,,,,,,,,
