<profile>

<section name = "Vitis HLS Report for 'kernel0_x1_Loop_C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1_proc34'" level="0">
<item name = "Date">Thu Sep 15 06:56:11 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.947 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">271137, 271137, 0.904 ms, 0.904 ms, 271137, 271137, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1">271136, 271136, 16946, -, -, 16, no</column>
<column name=" + C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_2">16944, 16944, 1059, -, -, 16, no</column>
<column name="  ++ C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_3">1040, 1040, 130, -, -, 8, no</column>
<column name="   +++ C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_4">128, 128, 16, -, -, 8, no</column>
<column name="    ++++ C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_5">8, 8, 1, -, -, 8, no</column>
<column name="  ++ C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_7">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 130, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 128, 129, -</column>
<column name="Multiplexer">-, -, -, 252, -</column>
<column name="Register">-, -, 309, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_C_V_0_U">kernel0_x0_Loop_C_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1_proc19_local_Cbkb, 0, 128, 129, 0, 8, 128, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_1_fu_294_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_2_fu_395_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_3_fu_306_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_4_fu_327_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_5_fu_344_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_fu_282_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln878_fu_355_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_1_fu_300_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_2_fu_312_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_3_fu_406_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_4_fu_338_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_fu_288_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c0_V_reg_207">9, 2, 5, 10</column>
<column name="c1_V_reg_218">9, 2, 5, 10</column>
<column name="c5_V_reg_271">9, 2, 4, 8</column>
<column name="c6_V_reg_229">9, 2, 4, 8</column>
<column name="c7_V_reg_240">9, 2, 4, 8</column>
<column name="data_split_V_7_address0">37, 7, 3, 21</column>
<column name="data_split_V_7_address1">26, 5, 3, 15</column>
<column name="data_split_V_7_d0">14, 3, 16, 48</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_7_7_x1_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_7_7_x1_blk_n">9, 2, 1, 2</column>
<column name="local_C_V_0_address0">20, 4, 3, 12</column>
<column name="n_V_reg_251">9, 2, 4, 8</column>
<column name="p_Val2_s_reg_262">9, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_1_reg_460">5, 0, 5, 0</column>
<column name="add_ln691_2_reg_547">4, 0, 4, 0</column>
<column name="add_ln691_3_reg_468">4, 0, 4, 0</column>
<column name="add_ln691_4_reg_481">4, 0, 4, 0</column>
<column name="add_ln691_reg_452">5, 0, 5, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c0_V_reg_207">5, 0, 5, 0</column>
<column name="c1_V_reg_218">5, 0, 5, 0</column>
<column name="c5_V_reg_271">4, 0, 4, 0</column>
<column name="c6_V_reg_229">4, 0, 4, 0</column>
<column name="c7_V_reg_240">4, 0, 4, 0</column>
<column name="data_split_V_7_addr_8_reg_476">3, 0, 3, 0</column>
<column name="local_C_V_0_addr_1_reg_489">3, 0, 3, 0</column>
<column name="n_V_reg_251">4, 0, 4, 0</column>
<column name="p_Val2_s_reg_262">128, 0, 128, 0</column>
<column name="tmp_reg_494">16, 0, 16, 0</column>
<column name="v2_V_10_reg_537">16, 0, 16, 0</column>
<column name="v2_V_11_reg_542">16, 0, 16, 0</column>
<column name="v2_V_7_reg_522">16, 0, 16, 0</column>
<column name="v2_V_8_reg_527">16, 0, 16, 0</column>
<column name="v2_V_9_reg_532">16, 0, 16, 0</column>
<column name="v2_V_reg_517">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel0_x1_Loop_C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1_proc34, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel0_x1_Loop_C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1_proc34, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel0_x1_Loop_C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1_proc34, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel0_x1_Loop_C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1_proc34, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, kernel0_x1_Loop_C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1_proc34, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel0_x1_Loop_C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1_proc34, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel0_x1_Loop_C_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1_proc34, return value</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_7_7_x1_din">out, 128, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_7_7_x1, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_7_7_x1_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_7_7_x1, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_7_7_x1_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_7_7_x1, pointer</column>
<column name="data_split_V_7_address0">out, 3, ap_memory, data_split_V_7, array</column>
<column name="data_split_V_7_ce0">out, 1, ap_memory, data_split_V_7, array</column>
<column name="data_split_V_7_we0">out, 1, ap_memory, data_split_V_7, array</column>
<column name="data_split_V_7_d0">out, 16, ap_memory, data_split_V_7, array</column>
<column name="data_split_V_7_q0">in, 16, ap_memory, data_split_V_7, array</column>
<column name="data_split_V_7_address1">out, 3, ap_memory, data_split_V_7, array</column>
<column name="data_split_V_7_ce1">out, 1, ap_memory, data_split_V_7, array</column>
<column name="data_split_V_7_q1">in, 16, ap_memory, data_split_V_7, array</column>
<column name="fifo_C_drain_PE_7_7_x1_dout">in, 16, ap_fifo, fifo_C_drain_PE_7_7_x1, pointer</column>
<column name="fifo_C_drain_PE_7_7_x1_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_7_7_x1, pointer</column>
<column name="fifo_C_drain_PE_7_7_x1_read">out, 1, ap_fifo, fifo_C_drain_PE_7_7_x1, pointer</column>
</table>
</item>
</section>
</profile>
