# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:33 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.sv 
# ** Error: (vlog-7) Failed to open design unit file "./keyHolder.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:05:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./keyHolder.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:48 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.sv 
# ** Error: (vlog-7) Failed to open design unit file "./keyHolder.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:05:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./keyHolder.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:12 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# 
# Top level modules:
# 	keyHolder
# End time: 15:06:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:12 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:06:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:12 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:06:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:12 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:06:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:12 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:06:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:12 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:06:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:12 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:06:13 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:13 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:06:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 15:06:13 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: Cannot open macro file: topLevel_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: topLevel_wave.do
#     while executing
# "do topLevel_wave.do"
add wave -position end sim:/topLevel_testbench/dut/*
add wave -position end sim:/topLevel_testbench/dut/resetKey/*
add wave -position end sim:/topLevel_testbench/dut/loadKey/*
add wave -position end sim:/topLevel_testbench/dut/UART/*
run-all
# invalid command name "run-all"
run -all
# ** Note: $stop    : ./topLevel.v(59)
#    Time: 200002 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 59
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alexrkas/Desktop/EE371/Lab4/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:24 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:25:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:24 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:25:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:24 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:25:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:24 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:25:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:24 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:25:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:24 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:25:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:24 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:25:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:24 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:25:25 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work keyHolder_testbench 
# Start time: 15:25:26 on Mar 04,2018
# Loading work.keyHolder_testbench
# Loading work.keyHolder
# ** Error: Cannot open macro file: keyHolder_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: keyHolder_wave.do
#     while executing
# "do keyHolder_wave.do"
add wave -position end sim:/keyHolder_testbench/dut/*
run -all
# ** Note: $stop    : ./keyHolder.v(48)
#    Time: 12 ps  Iteration: 0  Instance: /keyHolder_testbench
# Break in Module keyHolder_testbench at ./keyHolder.v line 48
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : ./keyHolder.v(48)
#    Time: 12 ps  Iteration: 0  Instance: /keyHolder_testbench
# Break in Module keyHolder_testbench at ./keyHolder.v line 48
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:32 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:28:32 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:35 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:28:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.keyHolder_testbench
# Loading work.keyHolder
# Warning in wave window restart: (vish-4014) No objects found matching '/keyHolder_testbench/dut/outState'. 
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v(48)
#    Time: 14 ps  Iteration: 0  Instance: /keyHolder_testbench
# Break in Module keyHolder_testbench at C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v line 48
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:57 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:30:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:58 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:30:59 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.keyHolder_testbench
# Loading work.keyHolder
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v(55)
#    Time: 22 ps  Iteration: 0  Instance: /keyHolder_testbench
# Break in Module keyHolder_testbench at C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v line 55
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:10 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:32:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:10 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:32:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:10 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:32:11 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:11 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:32:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:11 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:32:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:11 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:32:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:11 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:32:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:11 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:32:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work keyHolder_testbench 
# Start time: 15:32:13 on Mar 04,2018
# Loading work.keyHolder_testbench
# Loading work.keyHolder
# ** Error: Cannot open macro file: keyHolder_wave.do
# Error in macro ./runlab.do line 24
# Cannot open macro file: keyHolder_wave.do
#     while executing
# "do keyHolder_wave.do"
do wave.do
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/SW'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/GPIOin'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/GPIOout'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/KEY'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/CLOCK_50'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/counter'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/heldKey'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/in'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/clk'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/reset'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/out'.
# Executing ONERROR command at macro ./wave.do line 16
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/outState'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/in'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/clk'.
# Executing ONERROR command at macro ./wave.do line 19
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 20
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/reset'.
# Executing ONERROR command at macro ./wave.do line 21
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/out'.
# Executing ONERROR command at macro ./wave.do line 22
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/outState'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/reset'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/clk'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/serialDataIn'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/serialDataOut'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/parallelDataOut'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/transmitEnable'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/load'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/characterReceived'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/characterSent'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/parallelDataIn'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/BSCClockOut'.
# Executing ONERROR command at macro ./wave.do line 34
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/BSCClockIn'.
# Executing ONERROR command at macro ./wave.do line 35
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/startBitDetected'.
# Executing ONERROR command at macro ./wave.do line 36
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/bitCountIn'.
# Executing ONERROR command at macro ./wave.do line 37
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/bitCountOut'.
# Executing ONERROR command at macro ./wave.do line 38
do wave.do
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/SW'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/GPIOin'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/GPIOout'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/KEY'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/CLOCK_50'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/counter'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/heldKey'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/in'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/clk'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/reset'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/out'.
# Executing ONERROR command at macro ./wave.do line 16
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/outState'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/in'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/clk'.
# Executing ONERROR command at macro ./wave.do line 19
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 20
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/reset'.
# Executing ONERROR command at macro ./wave.do line 21
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/out'.
# Executing ONERROR command at macro ./wave.do line 22
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/outState'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/reset'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/clk'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/serialDataIn'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/serialDataOut'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/parallelDataOut'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/transmitEnable'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/load'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/characterReceived'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/characterSent'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/parallelDataIn'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/BSCClockOut'.
# Executing ONERROR command at macro ./wave.do line 34
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/BSCClockIn'.
# Executing ONERROR command at macro ./wave.do line 35
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/startBitDetected'.
# Executing ONERROR command at macro ./wave.do line 36
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/bitCountIn'.
# Executing ONERROR command at macro ./wave.do line 37
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/bitCountOut'.
# Executing ONERROR command at macro ./wave.do line 38
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:49 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:32:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:49 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:32:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:49 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:32:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:49 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:32:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:49 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:32:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:49 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:32:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:49 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:32:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:49 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:32:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work keyHolder_testbench 
# Start time: 15:32:51 on Mar 04,2018
# Loading work.keyHolder_testbench
# Loading work.keyHolder
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/SW'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/GPIOin'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/GPIOout'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/KEY'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/CLOCK_50'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/counter'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/heldKey'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/in'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/clk'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/reset'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/out'.
# Executing ONERROR command at macro ./wave.do line 16
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/outState'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/in'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/clk'.
# Executing ONERROR command at macro ./wave.do line 19
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/controlledClock'.
# Executing ONERROR command at macro ./wave.do line 20
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/reset'.
# Executing ONERROR command at macro ./wave.do line 21
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/out'.
# Executing ONERROR command at macro ./wave.do line 22
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/outState'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/reset'.
# Executing ONERROR command at macro ./wave.do line 24
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/clk'.
# Executing ONERROR command at macro ./wave.do line 25
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/serialDataIn'.
# Executing ONERROR command at macro ./wave.do line 26
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/serialDataOut'.
# Executing ONERROR command at macro ./wave.do line 27
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/parallelDataOut'.
# Executing ONERROR command at macro ./wave.do line 28
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/transmitEnable'.
# Executing ONERROR command at macro ./wave.do line 29
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/load'.
# Executing ONERROR command at macro ./wave.do line 30
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/characterReceived'.
# Executing ONERROR command at macro ./wave.do line 31
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/characterSent'.
# Executing ONERROR command at macro ./wave.do line 32
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/parallelDataIn'.
# Executing ONERROR command at macro ./wave.do line 33
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/BSCClockOut'.
# Executing ONERROR command at macro ./wave.do line 34
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/BSCClockIn'.
# Executing ONERROR command at macro ./wave.do line 35
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/startBitDetected'.
# Executing ONERROR command at macro ./wave.do line 36
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/bitCountIn'.
# Executing ONERROR command at macro ./wave.do line 37
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/bitCountOut'.
# Executing ONERROR command at macro ./wave.do line 38
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./keyHolder.v(55)
#    Time: 22 ps  Iteration: 0  Instance: /keyHolder_testbench
# Break in Module keyHolder_testbench at ./keyHolder.v line 55
add wave -position end sim:/keyHolder_testbench/dut/*
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:30 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:33:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:31 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:33:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:31 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:33:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:31 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:33:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:31 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:33:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:31 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:33:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:31 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:33:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:31 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:33:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 15:33:33 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/outState'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/outState'.
# Executing ONERROR command at macro ./wave.do line 23
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(59)
#    Time: 200002 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:55 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:38:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:55 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:38:56 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:56 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:38:56 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:56 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:38:56 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:56 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:38:56 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:56 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:38:56 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:56 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:38:56 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:56 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:38:56 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 15:38:58 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/outState'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/outState'.
# Executing ONERROR command at macro ./wave.do line 23
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(59)
#    Time: 200002 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:40:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:40:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:40:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:40:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:40:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:40:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:40:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:40:06 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 15:40:07 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/outState'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/outState'.
# Executing ONERROR command at macro ./wave.do line 23
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(59)
#    Time: 200002 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:10 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# ** Error: ./keyHolder.v(2): In, out, or inout does not appear in port list: reset.
# -- Compiling module keyHolder_testbench
# End time: 15:42:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./keyHolder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:33 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:42:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:33 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:42:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:33 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:42:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:33 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:42:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:33 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:42:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:33 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:42:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:33 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:42:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:33 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:42:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 15:42:35 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/reset'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/resetKey/outState'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/reset'.
# Executing ONERROR command at macro ./wave.do line 21
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/loadKey/outState'.
# Executing ONERROR command at macro ./wave.do line 23
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(60)
#    Time: 200004 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 60
add wave -position end sim:/topLevel_testbench/dut/UART/outDataBIC/*
add wave -position end sim:/topLevel_testbench/dut/UART/outDataBSC/*
# checkArgs: WlfValueId has no logfile info.
add wave -position end sim:/topLevel_testbench/dut/UART/dataOut/*
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
add wave -position end sim:/topLevel_testbench/dut/UART/dataIn/*
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
add wave -position end sim:/topLevel_testbench/dut/UART/inDataBIC/*
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
add wave -position end sim:/topLevel_testbench/dut/UART/inDataBSC/*
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
add wave -position end sim:/topLevel_testbench/dut/UART/detector/*
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : ./topLevel.v(60)
#    Time: 200004 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 60
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alexrkas/Desktop/EE371/Lab4/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:23 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:52:24 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:24 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:52:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:24 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:52:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:24 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:52:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:24 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:52:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:24 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:52:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:24 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:52:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:24 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:52:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 15:52:26 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(60)
#    Time: 200004 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 60
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:09 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:55:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:09 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:55:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:09 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:55:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:09 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:55:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:10 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:55:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:10 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:55:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:10 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:55:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:10 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:55:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 15:55:12 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(61)
#    Time: 201404 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 61
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 15:56:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 15:56:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 15:56:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 15:56:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 15:56:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 15:56:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 15:56:10 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:10 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 15:56:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 15:56:11 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(61)
#    Time: 201404 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 61
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:49 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 16:01:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:49 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 16:01:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:49 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 16:01:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:50 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 16:01:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:50 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 16:01:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:50 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 16:01:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:50 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 16:01:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:50 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 16:01:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 16:01:52 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(61)
#    Time: 201404 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 61



















do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:50 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 16:19:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:50 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 16:19:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:50 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 16:19:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:50 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 16:19:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:50 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 16:19:51 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:51 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 16:19:51 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:51 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 16:19:51 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:51 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 16:19:51 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 16:19:53 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(61)
#    Time: 2001404 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 61
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 16:24:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 16:24:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 16:24:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 16:24:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 16:24:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:50 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 16:24:51 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:51 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 16:24:51 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:51 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 16:24:51 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 16:24:52 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(61)
#    Time: 2001404 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 61
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:22 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 16:26:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:22 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 16:26:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:22 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 16:26:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:22 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 16:26:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:23 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 16:26:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:23 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 16:26:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:23 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 16:26:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:23 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 16:26:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 16:26:25 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(61)
#    Time: 2001404 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 61
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:39 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 16:29:39 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:39 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 16:29:39 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:39 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 16:29:39 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:39 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 16:29:39 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:39 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 16:29:40 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:40 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 16:29:40 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:40 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 16:29:40 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:40 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 16:29:40 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 16:29:42 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(67)
#    Time: 4001408 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:54 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 17:10:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:54 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 17:10:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:54 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 17:10:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:54 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 17:10:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:54 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 17:10:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:54 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 17:10:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:54 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 17:10:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:54 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 17:10:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 17:10:56 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(65)
#    Time: 4001406 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 65
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:15 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 17:41:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:15 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 17:41:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:15 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 17:41:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:15 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 17:41:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:15 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 17:41:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:15 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 17:41:16 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:16 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 17:41:16 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:16 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 17:41:16 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 17:41:17 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(72)
#    Time: 4001408 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:53 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 17:41:53 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:53 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 17:41:53 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:53 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 17:41:53 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:53 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 17:41:53 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:53 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 17:41:53 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:53 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 17:41:54 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:54 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 17:41:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:54 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 17:41:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 17:41:55 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001408 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:22 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 17:42:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:22 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 17:42:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:23 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 17:42:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:23 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 17:42:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:23 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 17:42:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:23 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 17:42:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:23 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 17:42:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:23 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 17:42:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 17:42:25 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001408 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:41 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 17:43:41 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:41 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 17:43:41 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:41 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 17:43:41 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:41 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 17:43:42 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:42 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 17:43:42 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:42 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 17:43:42 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:42 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 17:43:42 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:42 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 17:43:42 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 17:43:44 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(74)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 74
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:37 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 17:48:37 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:37 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 17:48:37 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:37 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 17:48:37 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:38 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 17:48:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:38 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 17:48:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:38 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 17:48:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:38 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 17:48:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:38 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# ** Warning: ./topLevel.v(31): (vlog-2576) [BSOB] - Bit-select into 'KEY' is out of bounds.
# ** Warning: ./topLevel.v(30): (vlog-2576) [BSOB] - Bit-select into 'KEY' is out of bounds.
# ** Warning: ./topLevel.v(16): (vlog-2576) [BSOB] - Bit-select into 'KEY' is out of bounds.
# -- Compiling module topLevel_testbench
# ** Warning: ./topLevel.v(56): (vlog-2576) [BSOB] - Bit-select into 'KEY' is out of bounds.
# ** Warning: ./topLevel.v(58): (vlog-2576) [BSOB] - Bit-select into 'KEY' is out of bounds.
# 
# Top level modules:
# 	topLevel_testbench
# End time: 17:48:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 17:48:40 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(74)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 74
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:13 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 17:49:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:13 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 17:49:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:13 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 17:49:14 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:14 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 17:49:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:14 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 17:49:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:14 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 17:49:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:14 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 17:49:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:14 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 17:49:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 17:49:16 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(74)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 74
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:30 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 18:12:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:30 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 18:12:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:30 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 18:12:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:30 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 18:12:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:30 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 18:12:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:30 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# ** Error: ./bitIdentifierCount.v(8): (vlog-2730) Undefined variable: 'resetReceived'.
# End time: 18:12:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./bitIdentifierCount.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:15 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 18:13:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:15 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 18:13:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:15 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 18:13:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:15 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 18:13:15 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:15 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 18:13:16 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:16 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 18:13:16 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:16 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 18:13:16 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:16 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 18:13:16 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 18:13:18 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(72)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:07 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 18:31:07 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:08 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 18:31:08 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:08 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 18:31:08 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:08 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 18:31:08 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:08 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 18:31:08 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:08 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# ** Error: ./bitIdentifierCount.v(3): In, out, or inout does not appear in port list: identifierReset.
# End time: 18:31:08 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./bitIdentifierCount.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:20 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 18:31:20 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:20 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 18:31:20 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:20 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 18:31:20 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:20 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 18:31:20 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:20 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 18:31:20 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:20 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 18:31:20 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:20 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 18:31:20 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:20 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 18:31:20 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 18:31:22 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Warning: (vsim-3017) ./topLevel.v(30): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel_testbench/dut/UART File: ./networkHardware.v
# ** Warning: (vsim-3722) ./topLevel.v(30): [TFMPC] - Missing connection for port 'identifierReset'.
# ** Fatal: (vsim-3365) ./networkHardware.v(14): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel_testbench/dut/UART/outDataBIC File: ./bitIdentifierCount.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:47 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 18:31:47 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:47 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 18:31:47 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:47 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 18:31:47 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:47 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 18:31:47 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:47 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 18:31:47 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:47 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 18:31:48 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:48 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 18:31:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:48 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 18:31:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 18:31:22 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Fatal: (vsim-3365) ./networkHardware.v(14): Too many port connections. Expected 6, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel_testbench/dut/UART/outDataBIC File: ./bitIdentifierCount.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:22 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 18:32:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:22 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 18:32:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:22 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 18:32:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:22 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 18:32:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:22 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 18:32:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:22 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 18:32:23 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:23 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 18:32:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:23 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 18:32:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 18:31:22 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(72)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:54 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 19:50:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:54 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 19:50:55 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:55 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 19:50:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:55 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 19:50:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:55 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 19:50:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:55 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 19:50:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:55 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 19:50:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:50:55 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 19:50:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 19:50:57 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(72)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 72
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:36 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 19:56:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:36 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 19:56:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:36 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 19:56:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:36 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 19:56:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:36 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 19:56:37 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:37 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 19:56:37 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:37 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 19:56:37 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:37 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 19:56:37 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 19:56:38 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(75)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 19:57:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 19:57:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 19:57:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 19:57:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 19:57:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:55 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 19:57:56 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:56 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 19:57:56 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:56 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 19:57:56 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 19:57:57 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(75)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 75
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 19:59:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 19:59:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 19:59:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:35 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 19:59:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 19:59:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 19:59:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 19:59:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:36 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 19:59:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 19:59:38 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(74)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 74
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 19:59:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 19:59:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 19:59:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 19:59:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 19:59:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 19:59:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 19:59:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 19:59:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 19:59:57 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:05 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:08:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:05 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:08:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:05 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:08:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:05 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:08:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:05 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:08:06 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:06 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# ** Error: ./bitIdentifierCount.v(25): (vlog-2730) Undefined variable: 'charReceived'.
# End time: 20:08:06 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./bitIdentifierCount.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# ** Error: ./bitIdentifierCount.v(25): (vlog-2730) Undefined variable: 'charReceived'.
# End time: 20:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./bitIdentifierCount.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:33 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:08:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:33 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:08:33 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:33 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:08:34 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:34 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:08:34 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:34 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:08:34 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:34 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:08:34 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:34 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:08:34 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:34 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:08:34 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:08:36 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:57 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:18:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:57 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:18:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:57 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:18:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:57 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:18:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:57 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:18:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:57 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:18:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:58 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:18:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:58 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:18:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:18:59 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:11 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:21:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:11 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:21:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:11 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:21:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:11 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:21:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:11 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:21:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:11 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:21:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:11 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:21:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:11 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:21:12 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:21:13 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:22:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:22:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:22:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:22:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:22:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:22:48 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:22:49 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:49 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:22:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:22:50 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:11 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:29:12 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:12 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:29:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:12 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:29:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:12 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:29:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:12 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:29:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:12 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:29:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:12 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:29:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:12 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:29:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:29:14 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:13 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:38:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:13 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:38:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:13 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:38:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:13 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:38:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:13 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:38:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:13 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:38:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:13 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:38:14 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:38:14 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:38:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:38:15 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
add wave -position 37  sim:/topLevel_testbench/dut/UART/outDataBIC/load
add wave -position 38  sim:/topLevel_testbench/dut/UART/outDataBIC/reset
add wave -position 38  sim:/topLevel_testbench/dut/UART/outDataBIC/controlledClock
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:08 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:44:08 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:08 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:44:08 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:09 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:44:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:09 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:44:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:09 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:44:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:09 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:44:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:09 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:44:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:09 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:44:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:44:11 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:21 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:48:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:21 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:48:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:21 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:48:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:21 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:48:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:21 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:48:22 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:22 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:48:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:22 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:48:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:22 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:48:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:48:24 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:10 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:54:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:10 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:54:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:10 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:54:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:10 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:54:11 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:11 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:54:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:11 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:54:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:11 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:54:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:11 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:54:11 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:54:13 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error (suppressible): (vsim-3053) ./networkHardware.v(15): Illegal output or inout port connection for port 'out'.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel_testbench/dut/UART/loadHold File: ./keyHolder.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
add wave -position 38  sim:/topLevel_testbench/dut/UART/outDataBIC/controlledClock
# Unrecognized dataset prefix: sim
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:35 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 20:54:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:35 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 20:54:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:35 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 20:54:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:35 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 20:54:35 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 20:54:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 20:54:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 20:54:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:36 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 20:54:36 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 20:54:13 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
add wave -position 37  sim:/topLevel_testbench/dut/UART/outDataBIC/load
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:08:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:21 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:08:22 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:22 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:08:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:22 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:08:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:22 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:08:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:22 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:08:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:08:23 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:21:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:21:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:21:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:21:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:21:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:21:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:21:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:58 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:21:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:22:00 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# ** Error: (vsim-3033) ./networkHardware.v(15): Instantiation of 'loadHolder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /topLevel_testbench/dut/UART File: ./networkHardware.v
#         Searched libraries:
#             C:/Users/alexrkas/Desktop/EE371/Lab4/work
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:42 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:22:42 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:42 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:22:42 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:42 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:22:42 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:42 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:22:42 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:22:43 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:22:43 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:22:43 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:22:43 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:43 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# ** Error: ./loadHolder.v(7): (vlog-2110) Illegal reference to net "out".
# ** Error: ./loadHolder.v(10): (vlog-2110) Illegal reference to net "out".
# ** Error: ./loadHolder.v(12): (vlog-2110) Illegal reference to net "out".
# End time: 21:22:43 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./loadHolder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:04 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:05 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:05 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:05 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:05 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:05 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:05 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:05 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:05 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:23:05 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:22:00 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
add wave -position end sim:/topLevel_testbench/dut/UART/holdLoad/*
restart -f
run -all
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
run -all
restart -f
run -all
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/bitIdentifierCount.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:16 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:26:16 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/bitIdentifierCountReceive.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:16 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/bitIdentifierCountReceive.v 
# -- Compiling module bitIdentifierCountReceive
# ** Warning: C:/Users/alexrkas/Desktop/EE371/Lab4/bitIdentifierCountReceive.v(18): (vlog-2182) 'characterReceivedState' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	bitIdentifierCountReceive
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/bitSampleCount.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:17 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:17 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/loadHolder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:17 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/networkHardware.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:17 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/p2s.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:17 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/parallel2Serial.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:17 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/parallel2Serial.v 
# -- Compiling module parallel2Serial
# 
# Top level modules:
# 	parallel2Serial
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/s2p.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:17 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/serial2Parallel.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:17 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/serial2Parallel.v 
# -- Compiling module serial2Parallel
# 
# Top level modules:
# 	serial2Parallel
# End time: 21:26:17 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/startBitDetect.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:18 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:26:18 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/topLevel.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:18 on Mar 04,2018
# vlog -reportprogress 300 -work work C:/Users/alexrkas/Desktop/EE371/Lab4/topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:26:18 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
run -all
# ** Note: $stop    : C:/Users/alexrkas/Desktop/EE371/Lab4/topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at C:/Users/alexrkas/Desktop/EE371/Lab4/topLevel.v line 73
restart -f
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:54 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:28:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:54 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:28:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:54 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:28:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:54 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:28:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:54 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:28:54 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:54 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:28:55 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:55 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:28:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:55 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:28:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:55 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:28:55 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:28:57 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:59 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:00 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:00 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:00 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:00 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:00 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:00 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:00 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:00 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:30:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:30:02 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/outDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 40
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/dataIn/count'.
# Executing ONERROR command at macro ./wave.do line 60
# ** Error: (vish-4014) No objects found matching '/topLevel_testbench/dut/UART/inDataBIC/characterReceivedState'.
# Executing ONERROR command at macro ./wave.do line 66
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
add wave -position 32  sim:/topLevel_testbench/dut/UART/outDataBIC/load
add wave -position end sim:/topLevel_testbench/dut/UART/holdLoad/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alexrkas/Desktop/EE371/Lab4/wave.do
do runlab.d
# Cannot open macro file: runlab.d
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:21 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:31:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:21 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:31:21 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:21 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:31:22 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:22 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:31:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:22 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:31:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:22 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:31:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:22 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:31:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:22 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:31:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:22 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:31:22 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:31:24 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:49 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:38:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:49 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:38:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:49 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:38:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:49 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:38:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:49 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:38:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:49 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:38:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:49 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:38:50 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:50 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:38:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:50 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# ** Error: (vlog-13069) ./loadHolder.v(31): near ";": syntax error, unexpected ';', expecting ':'.
# End time: 21:38:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./loadHolder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:37 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:39:37 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:38 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:39:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:38 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:39:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:38 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:39:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:38 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:39:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:38 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:39:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:38 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:39:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:38 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:39:38 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:38 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# ** Error: ./loadHolder.v(4): In, out, or inout does not appear in port list: nsOut.
# ** Error: ./loadHolder.v(4): In, out, or inout does not appear in port list: countReached.
# End time: 21:39:39 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 15
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./loadHolder.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:57 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:39:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:57 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:39:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:57 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:39:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:57 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:39:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:57 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:39:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:57 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:39:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:57 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:39:57 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:57 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:39:58 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:58 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:39:58 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:40:02 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73

add wave -position end  sim:/topLevel_testbench/dut/UART/holdLoad/nsOut
add wave -position end  sim:/topLevel_testbench/dut/UART/holdLoad/countReached
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alexrkas/Desktop/EE371/Lab4/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:23 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:41:23 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:41:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:41:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:41:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:41:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:41:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:41:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:41:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:24 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:41:24 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:41:27 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:00 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:44:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:00 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:44:00 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:01 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:44:01 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:01 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:44:01 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:01 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:44:01 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:01 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:44:01 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:01 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:44:01 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:01 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:44:01 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:01 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:44:01 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:44:03 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:49 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:45:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:49 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:45:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:49 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:45:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:49 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:45:50 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:50 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:45:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:50 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:45:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:50 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:45:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:50 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:45:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:50 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:45:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:45:52 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:47:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:47:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:47:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:47:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:47:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:47:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:47:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:47:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:13 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:47:14 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:47:19 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:13 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:52:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:13 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:52:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:13 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:52:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:13 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:52:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:13 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:52:14 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:14 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:52:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:14 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:52:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:14 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:52:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:14 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:52:14 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:52:16 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:25 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 21:58:25 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:25 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 21:58:25 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:25 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 21:58:26 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:26 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 21:58:26 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:26 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 21:58:26 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:26 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 21:58:26 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:26 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 21:58:26 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:26 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 21:58:26 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:26 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 21:58:26 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 21:58:31 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:30 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 22:01:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:30 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 22:01:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:30 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 22:01:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:30 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 22:01:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:30 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 22:01:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:30 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 22:01:30 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:30 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 22:01:31 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:31 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 22:01:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:31 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 22:01:31 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 22:01:36 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:12 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 22:03:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:12 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 22:03:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:12 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 22:03:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:12 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 22:03:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:12 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 22:03:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:12 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 22:03:12 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:12 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 22:03:13 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:13 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 22:03:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:13 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 22:03:13 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 22:03:19 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:49 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 22:06:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:49 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 22:06:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:49 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 22:06:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:49 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 22:06:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:49 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 22:06:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:49 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 22:06:49 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:50 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 22:06:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:50 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 22:06:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:50 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 22:06:50 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 22:06:54 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Mar 04,2018
# vlog -reportprogress 300 ./keyHolder.v 
# -- Compiling module keyHolder
# -- Compiling module keyHolder_testbench
# 
# Top level modules:
# 	keyHolder_testbench
# End time: 22:08:52 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Mar 04,2018
# vlog -reportprogress 300 ./s2p.v 
# -- Compiling module s2p
# 
# Top level modules:
# 	s2p
# End time: 22:08:52 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Mar 04,2018
# vlog -reportprogress 300 ./p2s.v 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 22:08:52 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Mar 04,2018
# vlog -reportprogress 300 ./networkHardware.v 
# -- Compiling module networkHardware
# -- Compiling module networkHardware_testbench
# 
# Top level modules:
# 	networkHardware_testbench
# End time: 22:08:52 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Mar 04,2018
# vlog -reportprogress 300 ./bitSampleCount.v 
# -- Compiling module bitSampleCount
# 
# Top level modules:
# 	bitSampleCount
# End time: 22:08:52 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Mar 04,2018
# vlog -reportprogress 300 ./bitIdentifierCount.v 
# -- Compiling module bitIdentifierCount
# 
# Top level modules:
# 	bitIdentifierCount
# End time: 22:08:52 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Mar 04,2018
# vlog -reportprogress 300 ./startBitDetect.v 
# -- Compiling module startBitDetect
# 
# Top level modules:
# 	startBitDetect
# End time: 22:08:52 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:52 on Mar 04,2018
# vlog -reportprogress 300 ./topLevel.v 
# -- Compiling module topLevel
# -- Compiling module topLevel_testbench
# 
# Top level modules:
# 	topLevel_testbench
# End time: 22:08:52 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:53 on Mar 04,2018
# vlog -reportprogress 300 ./loadHolder.v 
# -- Compiling module loadHolder
# 
# Top level modules:
# 	loadHolder
# End time: 22:08:53 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work topLevel_testbench 
# Start time: 22:08:57 on Mar 04,2018
# Loading work.topLevel_testbench
# Loading work.topLevel
# Loading work.keyHolder
# Loading work.networkHardware
# Loading work.loadHolder
# Loading work.bitIdentifierCount
# Loading work.bitSampleCount
# Loading work.p2s
# Loading work.s2p
# Loading work.startBitDetect
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./topLevel.v(73)
#    Time: 4001410 ps  Iteration: 0  Instance: /topLevel_testbench
# Break in Module topLevel_testbench at ./topLevel.v line 73
# End time: 22:10:12 on Mar 04,2018, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
