<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5062" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5062{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5062{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5062{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5062{left:69px;bottom:1089px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t5_5062{left:359px;bottom:1089px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t6_5062{left:69px;bottom:1076px;letter-spacing:0.11px;}
#t7_5062{left:336px;bottom:1076px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t8_5062{left:69px;bottom:1062px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t9_5062{left:330px;bottom:1062px;letter-spacing:0.1px;}
#ta_5062{left:69px;bottom:1048px;letter-spacing:0.1px;word-spacing:-0.09px;}
#tb_5062{left:170px;bottom:1048px;letter-spacing:0.09px;}
#tc_5062{left:69px;bottom:1034px;letter-spacing:0.11px;}
#td_5062{left:178px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.04px;}
#te_5062{left:69px;bottom:1021px;letter-spacing:0.12px;}
#tf_5062{left:87px;bottom:1007px;letter-spacing:0.1px;}
#tg_5062{left:161px;bottom:1007px;letter-spacing:0.1px;word-spacing:0.01px;}
#th_5062{left:87px;bottom:993px;letter-spacing:0.09px;}
#ti_5062{left:165px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#tj_5062{left:106px;bottom:979px;letter-spacing:0.09px;}
#tk_5062{left:231px;bottom:979px;letter-spacing:0.1px;}
#tl_5062{left:106px;bottom:966px;letter-spacing:0.09px;}
#tm_5062{left:225px;bottom:966px;letter-spacing:0.1px;}
#tn_5062{left:106px;bottom:952px;letter-spacing:0.08px;}
#to_5062{left:208px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#tp_5062{left:106px;bottom:938px;letter-spacing:0.09px;}
#tq_5062{left:231px;bottom:938px;letter-spacing:0.1px;}
#tr_5062{left:106px;bottom:924px;letter-spacing:0.09px;}
#ts_5062{left:246px;bottom:924px;letter-spacing:0.1px;}
#tt_5062{left:106px;bottom:911px;letter-spacing:0.08px;}
#tu_5062{left:208px;bottom:911px;letter-spacing:0.1px;}
#tv_5062{left:106px;bottom:897px;letter-spacing:0.09px;}
#tw_5062{left:231px;bottom:897px;letter-spacing:0.09px;}
#tx_5062{left:106px;bottom:883px;letter-spacing:0.09px;}
#ty_5062{left:246px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#tz_5062{left:106px;bottom:869px;letter-spacing:0.09px;}
#t10_5062{left:270px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t11_5062{left:106px;bottom:856px;letter-spacing:0.09px;}
#t12_5062{left:264px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t13_5062{left:106px;bottom:842px;letter-spacing:0.09px;}
#t14_5062{left:285px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t15_5062{left:87px;bottom:828px;letter-spacing:0.09px;word-spacing:0.01px;}
#t16_5062{left:205px;bottom:828px;letter-spacing:0.1px;}
#t17_5062{left:87px;bottom:814px;letter-spacing:0.1px;}
#t18_5062{left:173px;bottom:814px;letter-spacing:0.1px;}
#t19_5062{left:106px;bottom:801px;letter-spacing:0.09px;}
#t1a_5062{left:232px;bottom:801px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t1b_5062{left:106px;bottom:787px;letter-spacing:0.09px;}
#t1c_5062{left:209px;bottom:787px;letter-spacing:0.1px;}
#t1d_5062{left:87px;bottom:773px;letter-spacing:0.1px;}
#t1e_5062{left:167px;bottom:773px;letter-spacing:0.09px;}
#t1f_5062{left:87px;bottom:759px;letter-spacing:0.09px;}
#t1g_5062{left:150px;bottom:759px;letter-spacing:0.1px;}
#t1h_5062{left:87px;bottom:746px;letter-spacing:0.1px;}
#t1i_5062{left:244px;bottom:746px;letter-spacing:0.1px;}
#t1j_5062{left:87px;bottom:732px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t1k_5062{left:186px;bottom:732px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1l_5062{left:87px;bottom:718px;letter-spacing:0.11px;}
#t1m_5062{left:143px;bottom:718px;letter-spacing:0.09px;word-spacing:0.05px;}
#t1n_5062{left:87px;bottom:704px;letter-spacing:0.11px;}
#t1o_5062{left:157px;bottom:704px;letter-spacing:0.1px;}
#t1p_5062{left:87px;bottom:691px;letter-spacing:0.1px;}
#t1q_5062{left:153px;bottom:691px;letter-spacing:0.1px;}
#t1r_5062{left:87px;bottom:677px;letter-spacing:0.09px;}
#t1s_5062{left:211px;bottom:677px;letter-spacing:0.1px;}
#t1t_5062{left:87px;bottom:663px;letter-spacing:0.09px;}
#t1u_5062{left:206px;bottom:663px;letter-spacing:0.1px;}
#t1v_5062{left:106px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1w_5062{left:179px;bottom:649px;letter-spacing:0.1px;}
#t1x_5062{left:106px;bottom:636px;letter-spacing:0.09px;}
#t1y_5062{left:277px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t1z_5062{left:106px;bottom:622px;letter-spacing:0.09px;}
#t20_5062{left:228px;bottom:622px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t21_5062{left:87px;bottom:608px;letter-spacing:0.09px;}
#t22_5062{left:229px;bottom:608px;letter-spacing:0.09px;word-spacing:0.06px;}
#t23_5062{left:106px;bottom:594px;letter-spacing:0.09px;}
#t24_5062{left:238px;bottom:594px;letter-spacing:0.09px;word-spacing:0.1px;}
#t25_5062{left:106px;bottom:581px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t26_5062{left:207px;bottom:581px;letter-spacing:0.1px;}
#t27_5062{left:106px;bottom:567px;letter-spacing:0.1px;}
#t28_5062{left:195px;bottom:567px;letter-spacing:0.1px;}
#t29_5062{left:106px;bottom:553px;letter-spacing:0.09px;}
#t2a_5062{left:164px;bottom:553px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2b_5062{left:106px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t2c_5062{left:283px;bottom:539px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2d_5062{left:106px;bottom:526px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2e_5062{left:200px;bottom:526px;letter-spacing:0.1px;}
#t2f_5062{left:106px;bottom:512px;letter-spacing:0.1px;}
#t2g_5062{left:235px;bottom:512px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2h_5062{left:106px;bottom:498px;letter-spacing:0.09px;}
#t2i_5062{left:242px;bottom:498px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t2j_5062{left:87px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2k_5062{left:198px;bottom:484px;letter-spacing:0.09px;word-spacing:0.05px;}
#t2l_5062{left:106px;bottom:471px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t2m_5062{left:220px;bottom:471px;letter-spacing:0.1px;}
#t2n_5062{left:87px;bottom:457px;letter-spacing:0.09px;}
#t2o_5062{left:222px;bottom:457px;letter-spacing:0.1px;}
#t2p_5062{left:106px;bottom:443px;letter-spacing:0.09px;}
#t2q_5062{left:218px;bottom:443px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2r_5062{left:106px;bottom:429px;letter-spacing:0.09px;}
#t2s_5062{left:238px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t2t_5062{left:106px;bottom:416px;letter-spacing:0.09px;}
#t2u_5062{left:280px;bottom:416px;letter-spacing:0.1px;}
#t2v_5062{left:106px;bottom:402px;letter-spacing:0.09px;}
#t2w_5062{left:255px;bottom:402px;letter-spacing:0.1px;word-spacing:0.1px;}
#t2x_5062{left:106px;bottom:388px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t2y_5062{left:295px;bottom:388px;letter-spacing:0.1px;}
#t2z_5062{left:106px;bottom:374px;letter-spacing:0.09px;}
#t30_5062{left:236px;bottom:374px;letter-spacing:0.09px;word-spacing:0.01px;}
#t31_5062{left:87px;bottom:361px;letter-spacing:0.09px;}
#t32_5062{left:218px;bottom:361px;letter-spacing:0.09px;word-spacing:0.06px;}
#t33_5062{left:87px;bottom:347px;letter-spacing:0.1px;}
#t34_5062{left:106px;bottom:333px;letter-spacing:0.09px;}
#t35_5062{left:183px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t36_5062{left:87px;bottom:319px;letter-spacing:0.1px;}
#t37_5062{left:106px;bottom:306px;letter-spacing:0.09px;}
#t38_5062{left:183px;bottom:306px;letter-spacing:0.09px;word-spacing:0.01px;}
#t39_5062{left:87px;bottom:292px;letter-spacing:0.1px;}
#t3a_5062{left:191px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3b_5062{left:87px;bottom:278px;letter-spacing:0.1px;}
#t3c_5062{left:69px;bottom:264px;letter-spacing:0.09px;}
#t3d_5062{left:391px;bottom:264px;}
#t3e_5062{left:124px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3f_5062{left:69px;bottom:237px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3g_5062{left:328px;bottom:237px;letter-spacing:0.1px;}
#t3h_5062{left:69px;bottom:223px;letter-spacing:0.11px;}
#t3i_5062{left:303px;bottom:223px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3j_5062{left:69px;bottom:209px;letter-spacing:0.11px;}
#t3k_5062{left:188px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3l_5062{left:69px;bottom:196px;letter-spacing:0.13px;}
#t3m_5062{left:95px;bottom:196px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3n_5062{left:87px;bottom:182px;letter-spacing:0.1px;}
#t3o_5062{left:132px;bottom:182px;letter-spacing:0.1px;word-spacing:0.09px;}
#t3p_5062{left:87px;bottom:168px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t3q_5062{left:69px;bottom:154px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t3r_5062{left:250px;bottom:154px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3s_5062{left:69px;bottom:141px;letter-spacing:0.14px;word-spacing:-0.1px;}
#t3t_5062{left:179px;bottom:141px;letter-spacing:0.1px;}
#t3u_5062{left:69px;bottom:127px;letter-spacing:0.1px;}
#t3v_5062{left:179px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3w_5062{left:69px;bottom:113px;letter-spacing:0.11px;}
#t3x_5062{left:179px;bottom:113px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t3y_5062{left:472px;bottom:1089px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3z_5062{left:576px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t40_5062{left:490px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t41_5062{left:567px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t42_5062{left:472px;bottom:1062px;letter-spacing:0.11px;}
#t43_5062{left:590px;bottom:1062px;letter-spacing:0.09px;}
#t44_5062{left:472px;bottom:1048px;letter-spacing:0.1px;}
#t45_5062{left:676px;bottom:1048px;letter-spacing:0.1px;word-spacing:0.01px;}
#t46_5062{left:472px;bottom:1034px;letter-spacing:0.1px;}
#t47_5062{left:669px;bottom:1034px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t48_5062{left:472px;bottom:1021px;letter-spacing:0.1px;}
#t49_5062{left:580px;bottom:1021px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4a_5062{left:490px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4b_5062{left:567px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4c_5062{left:472px;bottom:993px;letter-spacing:0.12px;}
#t4d_5062{left:490px;bottom:979px;letter-spacing:0.1px;}
#t4e_5062{left:561px;bottom:979px;letter-spacing:0.1px;}
#t4f_5062{left:490px;bottom:966px;letter-spacing:0.09px;}
#t4g_5062{left:508px;bottom:952px;letter-spacing:0.1px;}
#t4h_5062{left:557px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4i_5062{left:508px;bottom:938px;letter-spacing:0.11px;}
#t4j_5062{left:626px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4k_5062{left:527px;bottom:924px;letter-spacing:0.09px;word-spacing:-0.77px;}
#t4l_5062{left:527px;bottom:911px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4m_5062{left:508px;bottom:897px;letter-spacing:0.12px;}
#t4n_5062{left:661px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4o_5062{left:527px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4p_5062{left:527px;bottom:869px;letter-spacing:0.09px;}
#t4q_5062{left:508px;bottom:856px;letter-spacing:0.12px;}
#t4r_5062{left:661px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4s_5062{left:527px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4t_5062{left:527px;bottom:828px;letter-spacing:0.09px;}
#t4u_5062{left:508px;bottom:814px;letter-spacing:0.12px;}
#t4v_5062{left:661px;bottom:814px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4w_5062{left:527px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4x_5062{left:527px;bottom:787px;letter-spacing:0.09px;}
#t4y_5062{left:508px;bottom:773px;letter-spacing:0.12px;}
#t4z_5062{left:661px;bottom:773px;letter-spacing:0.08px;word-spacing:0.01px;}
#t50_5062{left:527px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t51_5062{left:527px;bottom:746px;letter-spacing:0.09px;}
#t52_5062{left:508px;bottom:732px;letter-spacing:0.12px;}
#t53_5062{left:663px;bottom:732px;letter-spacing:0.09px;}
#t54_5062{left:527px;bottom:718px;letter-spacing:0.09px;word-spacing:-0.77px;}
#t55_5062{left:527px;bottom:704px;letter-spacing:0.1px;word-spacing:0.01px;}
#t56_5062{left:508px;bottom:691px;letter-spacing:0.11px;}
#t57_5062{left:652px;bottom:691px;letter-spacing:0.09px;word-spacing:0.04px;}
#t58_5062{left:527px;bottom:677px;letter-spacing:0.09px;word-spacing:-0.77px;}
#t59_5062{left:527px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5a_5062{left:508px;bottom:649px;letter-spacing:0.11px;}
#t5b_5062{left:620px;bottom:649px;letter-spacing:0.09px;word-spacing:0.04px;}
#t5c_5062{left:527px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5d_5062{left:527px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5e_5062{left:508px;bottom:608px;letter-spacing:0.12px;}
#t5f_5062{left:681px;bottom:608px;letter-spacing:0.09px;}
#t5g_5062{left:527px;bottom:594px;letter-spacing:0.09px;word-spacing:-0.77px;}
#t5h_5062{left:527px;bottom:581px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5i_5062{left:508px;bottom:567px;letter-spacing:0.12px;}
#t5j_5062{left:692px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5062{left:527px;bottom:553px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5l_5062{left:527px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5m_5062{left:527px;bottom:526px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5n_5062{left:527px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5o_5062{left:508px;bottom:498px;letter-spacing:0.12px;}
#t5p_5062{left:662px;bottom:498px;letter-spacing:0.1px;}
#t5q_5062{left:490px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5r_5062{left:580px;bottom:484px;letter-spacing:0.1px;}
#t5s_5062{left:490px;bottom:471px;letter-spacing:0.09px;}
#t5t_5062{left:594px;bottom:471px;letter-spacing:0.1px;}
#t5u_5062{left:490px;bottom:457px;letter-spacing:0.09px;}
#t5v_5062{left:562px;bottom:457px;letter-spacing:0.1px;}
#t5w_5062{left:490px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5x_5062{left:587px;bottom:443px;letter-spacing:0.1px;}
#t5y_5062{left:490px;bottom:429px;letter-spacing:0.1px;}
#t5z_5062{left:570px;bottom:429px;letter-spacing:0.09px;word-spacing:0.01px;}
#t60_5062{left:490px;bottom:416px;letter-spacing:0.12px;}
#t61_5062{left:652px;bottom:416px;letter-spacing:0.1px;}
#t62_5062{left:490px;bottom:402px;letter-spacing:0.09px;word-spacing:0.01px;}
#t63_5062{left:551px;bottom:402px;letter-spacing:0.1px;}
#t64_5062{left:490px;bottom:388px;letter-spacing:0.09px;word-spacing:0.01px;}
#t65_5062{left:565px;bottom:388px;letter-spacing:0.09px;word-spacing:0.05px;}
#t66_5062{left:490px;bottom:374px;letter-spacing:0.09px;}
#t67_5062{left:553px;bottom:374px;letter-spacing:0.09px;word-spacing:0.01px;}
#t68_5062{left:490px;bottom:361px;letter-spacing:0.09px;}
#t69_5062{left:628px;bottom:361px;letter-spacing:0.1px;}
#t6a_5062{left:490px;bottom:347px;letter-spacing:0.1px;}
#t6b_5062{left:588px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6c_5062{left:508px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6d_5062{left:583px;bottom:333px;letter-spacing:0.1px;}
#t6e_5062{left:508px;bottom:319px;letter-spacing:0.09px;}
#t6f_5062{left:609px;bottom:319px;letter-spacing:0.1px;}
#t6g_5062{left:508px;bottom:306px;letter-spacing:0.1px;}
#t6h_5062{left:557px;bottom:306px;letter-spacing:0.1px;}
#t6i_5062{left:508px;bottom:292px;letter-spacing:0.09px;}
#t6j_5062{left:642px;bottom:292px;letter-spacing:0.1px;}
#t6k_5062{left:508px;bottom:278px;letter-spacing:0.1px;}
#t6l_5062{left:490px;bottom:264px;letter-spacing:0.09px;}
#t6m_5062{left:602px;bottom:264px;letter-spacing:0.1px;word-spacing:0.1px;}
#t6n_5062{left:490px;bottom:251px;letter-spacing:0.09px;}
#t6o_5062{left:565px;bottom:251px;letter-spacing:0.1px;}
#t6p_5062{left:490px;bottom:237px;letter-spacing:0.14px;}
#t6q_5062{left:508px;bottom:223px;letter-spacing:0.11px;}
#t6r_5062{left:612px;bottom:223px;letter-spacing:0.1px;}
#t6s_5062{left:508px;bottom:209px;letter-spacing:0.1px;}
#t6t_5062{left:557px;bottom:209px;letter-spacing:0.1px;}
#t6u_5062{left:508px;bottom:196px;letter-spacing:0.09px;}
#t6v_5062{left:590px;bottom:196px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6w_5062{left:508px;bottom:182px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6x_5062{left:578px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6y_5062{left:508px;bottom:168px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t6z_5062{left:600px;bottom:168px;letter-spacing:0.1px;}
#t70_5062{left:490px;bottom:154px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t71_5062{left:588px;bottom:154px;letter-spacing:0.09px;word-spacing:0.01px;}
#t72_5062{left:490px;bottom:141px;letter-spacing:0.1px;}
#t73_5062{left:649px;bottom:141px;letter-spacing:0.1px;}
#t74_5062{left:490px;bottom:127px;letter-spacing:0.08px;}
#t75_5062{left:558px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t76_5062{left:490px;bottom:113px;letter-spacing:0.09px;}
#t77_5062{left:700px;bottom:113px;letter-spacing:0.09px;}

.s1_5062{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5062{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5062{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5062" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5062Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5062" style="-webkit-user-select: none;"><object width="935" height="1210" data="5062/5062.svg" type="image/svg+xml" id="pdf5062" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5062" class="t s1_5062">INDEX </span>
<span id="t2_5062" class="t s2_5062">Index-38 </span><span id="t3_5062" class="t s2_5062">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5062" class="t s2_5062">VMASKMOV—Conditional SIMD Packed Loads and Stores</span><span id="t5_5062" class="t s3_5062">, Vol.2-5-393 </span>
<span id="t6_5062" class="t s2_5062">VMAXPH—Return Maximum of Packed FP16 Values</span><span id="t7_5062" class="t s3_5062">, Vol.2-5-396 </span>
<span id="t8_5062" class="t s2_5062">VMAXSH—Return Maximum of Scalar FP16 Values</span><span id="t9_5062" class="t s3_5062">, Vol.2-5-398 </span>
<span id="ta_5062" class="t s2_5062">VMCALL instruction</span><span id="tb_5062" class="t s3_5062">, Vol.1-5-38, Vol.1-5-39, Vol.3-31-1 </span>
<span id="tc_5062" class="t s2_5062">VMCLEAR instruction</span><span id="td_5062" class="t s3_5062">, Vol.1-5-38, Vol.1-5-39, Vol.3-31-1 </span>
<span id="te_5062" class="t s2_5062">VMCS </span>
<span id="tf_5062" class="t s2_5062">error numbers</span><span id="tg_5062" class="t s3_5062">, Vol.3-31-31 </span>
<span id="th_5062" class="t s2_5062">field encodings</span><span id="ti_5062" class="t s3_5062">, Vol.3-1-7, Vol.1-B-1 </span>
<span id="tj_5062" class="t s2_5062">16-bit guest-state fields</span><span id="tk_5062" class="t s3_5062">, Vol.1-B-1 </span>
<span id="tl_5062" class="t s2_5062">16-bit host-state fields</span><span id="tm_5062" class="t s3_5062">, Vol.1-B-2 </span>
<span id="tn_5062" class="t s2_5062">32-bit control fields</span><span id="to_5062" class="t s3_5062">, Vol.1-B-1, Vol.1-B-7 </span>
<span id="tp_5062" class="t s2_5062">32-bit guest-state fields</span><span id="tq_5062" class="t s3_5062">, Vol.1-B-8 </span>
<span id="tr_5062" class="t s2_5062">32-bit read-only data fields</span><span id="ts_5062" class="t s3_5062">, Vol.1-B-8 </span>
<span id="tt_5062" class="t s2_5062">64-bit control fields</span><span id="tu_5062" class="t s3_5062">, Vol.1-B-2 </span>
<span id="tv_5062" class="t s2_5062">64-bit guest-state fields</span><span id="tw_5062" class="t s3_5062">, Vol.1-B-5, Vol.1-B-6 </span>
<span id="tx_5062" class="t s2_5062">natural-width control fields</span><span id="ty_5062" class="t s3_5062">, Vol.1-B-9 </span>
<span id="tz_5062" class="t s2_5062">natural-width guest-state fields</span><span id="t10_5062" class="t s3_5062">, Vol.1-B-10 </span>
<span id="t11_5062" class="t s2_5062">natural-width host-state fields</span><span id="t12_5062" class="t s3_5062">, Vol.1-B-11 </span>
<span id="t13_5062" class="t s2_5062">natural-width read-only data fields</span><span id="t14_5062" class="t s3_5062">, Vol.1-B-10 </span>
<span id="t15_5062" class="t s2_5062">format of VMCS region</span><span id="t16_5062" class="t s3_5062">, Vol.3-25-2 </span>
<span id="t17_5062" class="t s2_5062">guest-state area</span><span id="t18_5062" class="t s3_5062">, Vol.3-25-3 </span>
<span id="t19_5062" class="t s2_5062">guest non-register state</span><span id="t1a_5062" class="t s3_5062">, Vol.3-25-6 </span>
<span id="t1b_5062" class="t s2_5062">guest register state</span><span id="t1c_5062" class="t s3_5062">, Vol.3-25-4 </span>
<span id="t1d_5062" class="t s2_5062">host-state area</span><span id="t1e_5062" class="t s3_5062">, Vol.3-25-3, Vol.3-25-8 </span>
<span id="t1f_5062" class="t s2_5062">introduction</span><span id="t1g_5062" class="t s3_5062">, Vol.3-25-1 </span>
<span id="t1h_5062" class="t s2_5062">migrating between processors</span><span id="t1i_5062" class="t s3_5062">, Vol.3-25-29 </span>
<span id="t1j_5062" class="t s2_5062">software access to</span><span id="t1k_5062" class="t s3_5062">, Vol.3-25-29 </span>
<span id="t1l_5062" class="t s2_5062">VMCS data</span><span id="t1m_5062" class="t s3_5062">, Vol.3-25-2, Vol.3-26-21 </span>
<span id="t1n_5062" class="t s2_5062">VMCS pointer</span><span id="t1o_5062" class="t s3_5062">, Vol.3-25-1 </span>
<span id="t1p_5062" class="t s2_5062">VMCS region</span><span id="t1q_5062" class="t s3_5062">, Vol.3-25-1 </span>
<span id="t1r_5062" class="t s2_5062">VMCS revision identifier</span><span id="t1s_5062" class="t s3_5062">, Vol.3-25-2, Vol.3-26-21 </span>
<span id="t1t_5062" class="t s2_5062">VM-entry control fields</span><span id="t1u_5062" class="t s3_5062">, Vol.3-25-3, Vol.3-25-23 </span>
<span id="t1v_5062" class="t s2_5062">entry controls</span><span id="t1w_5062" class="t s3_5062">, Vol.3-25-23 </span>
<span id="t1x_5062" class="t s2_5062">entry controls for event injection</span><span id="t1y_5062" class="t s3_5062">, Vol.3-25-24 </span>
<span id="t1z_5062" class="t s2_5062">entry controls for MSRs</span><span id="t20_5062" class="t s3_5062">, Vol.3-25-24 </span>
<span id="t21_5062" class="t s2_5062">VM-execution control fields</span><span id="t22_5062" class="t s3_5062">, Vol.3-25-3, Vol.3-25-9 </span>
<span id="t23_5062" class="t s2_5062">controls for CR8 accesses</span><span id="t24_5062" class="t s3_5062">, Vol.3-25-15 </span>
<span id="t25_5062" class="t s2_5062">CR3-target controls</span><span id="t26_5062" class="t s3_5062">, Vol.3-25-14 </span>
<span id="t27_5062" class="t s2_5062">exception bitmap</span><span id="t28_5062" class="t s3_5062">, Vol.3-25-14 </span>
<span id="t29_5062" class="t s2_5062">I/O bitmaps</span><span id="t2a_5062" class="t s3_5062">, Vol.3-25-14 </span>
<span id="t2b_5062" class="t s2_5062">masks &amp; read shadows CR0 &amp; CR4</span><span id="t2c_5062" class="t s3_5062">, Vol.3-25-14 </span>
<span id="t2d_5062" class="t s2_5062">pin-based controls</span><span id="t2e_5062" class="t s3_5062">, Vol.3-25-9 </span>
<span id="t2f_5062" class="t s2_5062">processor-based controls</span><span id="t2g_5062" class="t s3_5062">, Vol.3-25-10, Vol.3-25-21 </span>
<span id="t2h_5062" class="t s2_5062">time-stamp counter offset</span><span id="t2i_5062" class="t s3_5062">, Vol.3-25-14 </span>
<span id="t2j_5062" class="t s2_5062">VM-exit control fields</span><span id="t2k_5062" class="t s3_5062">, Vol.3-25-3, Vol.3-25-21 </span>
<span id="t2l_5062" class="t s2_5062">exit controls for MSRs</span><span id="t2m_5062" class="t s3_5062">, Vol.3-25-22 </span>
<span id="t2n_5062" class="t s2_5062">VM-exit information fields</span><span id="t2o_5062" class="t s3_5062">, Vol.3-25-3, Vol.3-25-25 </span>
<span id="t2p_5062" class="t s2_5062">basic exit information</span><span id="t2q_5062" class="t s3_5062">, Vol.3-25-26, Vol.1-C-1 </span>
<span id="t2r_5062" class="t s2_5062">basic VM-exit information</span><span id="t2s_5062" class="t s3_5062">, Vol.3-25-26 </span>
<span id="t2t_5062" class="t s2_5062">exits due to instruction execution</span><span id="t2u_5062" class="t s3_5062">, Vol.3-25-28 </span>
<span id="t2v_5062" class="t s2_5062">exits due to vectored events</span><span id="t2w_5062" class="t s3_5062">, Vol.3-25-27 </span>
<span id="t2x_5062" class="t s2_5062">exits occurring during event delivery</span><span id="t2y_5062" class="t s3_5062">, Vol.3-25-27 </span>
<span id="t2z_5062" class="t s2_5062">VM-instruction error field</span><span id="t30_5062" class="t s3_5062">, Vol.3-25-28 </span>
<span id="t31_5062" class="t s2_5062">VM-instruction error field</span><span id="t32_5062" class="t s3_5062">, Vol.3-27-1, Vol.3-31-31 </span>
<span id="t33_5062" class="t s2_5062">VMREAD instruction </span>
<span id="t34_5062" class="t s2_5062">field encodings</span><span id="t35_5062" class="t s3_5062">, Vol.3-1-7, Vol.1-B-1 </span>
<span id="t36_5062" class="t s2_5062">VMWRITE instruction </span>
<span id="t37_5062" class="t s2_5062">field encodings</span><span id="t38_5062" class="t s3_5062">, Vol.3-1-7, Vol.1-B-1 </span>
<span id="t39_5062" class="t s2_5062">VMX-abort indicator</span><span id="t3a_5062" class="t s3_5062">, Vol.3-25-2, Vol.3-26-21 </span>
<span id="t3b_5062" class="t s2_5062">See also: VM entries, VM exits, VMM, VMX </span>
<span id="t3c_5062" class="t s2_5062">VME (virtual-8086 mode extensions) flag, CR4 control register</span><span id="t3d_5062" class="t s3_5062">, </span>
<span id="t3e_5062" class="t s3_5062">Vol.3-2-11, Vol.3-2-17, Vol.1-23-18 </span>
<span id="t3f_5062" class="t s2_5062">VMINPH—Return Minimum of Packed FP16 Values</span><span id="t3g_5062" class="t s3_5062">, Vol.2-5-400 </span>
<span id="t3h_5062" class="t s2_5062">VMINSH—Return Minimum Scalar FP16 Value</span><span id="t3i_5062" class="t s3_5062">, Vol.2-5-402 </span>
<span id="t3j_5062" class="t s2_5062">VMLAUNCH instruction</span><span id="t3k_5062" class="t s3_5062">, Vol.1-5-38, Vol.1-5-39, Vol.3-31-1 </span>
<span id="t3l_5062" class="t s2_5062">VMM</span><span id="t3m_5062" class="t s3_5062">, Vol.1-6-1 </span>
<span id="t3n_5062" class="t s2_5062">VM exits</span><span id="t3o_5062" class="t s3_5062">, Vol.3-28-1 </span>
<span id="t3p_5062" class="t s2_5062">See also: VMCS, VM entries, VM exits, VMX </span>
<span id="t3q_5062" class="t s2_5062">VMOVSH—Move Scalar FP16 Value</span><span id="t3r_5062" class="t s3_5062">, Vol.2-5-404 </span>
<span id="t3s_5062" class="t s2_5062">VMOVW—Move Word</span><span id="t3t_5062" class="t s3_5062">, Vol.2-5-406 </span>
<span id="t3u_5062" class="t s2_5062">VMPTRLD instruction</span><span id="t3v_5062" class="t s3_5062">, Vol.1-5-38, Vol.1-5-39, Vol.3-31-1 </span>
<span id="t3w_5062" class="t s2_5062">VMPTRST instruction</span><span id="t3x_5062" class="t s3_5062">, Vol.1-5-38, Vol.1-5-39, Vol.3-31-1 </span>
<span id="t3y_5062" class="t s2_5062">VMREAD instruction</span><span id="t3z_5062" class="t s3_5062">, Vol.1-5-38, Vol.1-5-39, Vol.3-31-1 </span>
<span id="t40_5062" class="t s2_5062">field encodings</span><span id="t41_5062" class="t s3_5062">, Vol.1-B-1 </span>
<span id="t42_5062" class="t s2_5062">VMRESUME instruction</span><span id="t43_5062" class="t s3_5062">, Vol.1-5-38, Vol.1-5-39, Vol.3-31-1 </span>
<span id="t44_5062" class="t s2_5062">VMULPH—Multiply Packed FP16 Values</span><span id="t45_5062" class="t s3_5062">, Vol.2-5-407 </span>
<span id="t46_5062" class="t s2_5062">VMULSH—Multiply Scalar FP16 Values</span><span id="t47_5062" class="t s3_5062">, Vol.2-5-409 </span>
<span id="t48_5062" class="t s2_5062">VMWRITE instruction</span><span id="t49_5062" class="t s3_5062">, Vol.1-5-38, Vol.1-5-39, Vol.3-31-1 </span>
<span id="t4a_5062" class="t s2_5062">field encodings</span><span id="t4b_5062" class="t s3_5062">, Vol.1-B-1 </span>
<span id="t4c_5062" class="t s2_5062">VMX </span>
<span id="t4d_5062" class="t s2_5062">A20M# signal</span><span id="t4e_5062" class="t s3_5062">, Vol.3-24-4 </span>
<span id="t4f_5062" class="t s2_5062">capability MSRs </span>
<span id="t4g_5062" class="t s2_5062">overview</span><span id="t4h_5062" class="t s3_5062">, Vol.3-24-2, Vol.1-A-1 </span>
<span id="t4i_5062" class="t s2_5062">IA32_VMX_BASIC MSR</span><span id="t4j_5062" class="t s3_5062">, Vol.3-25-3, Vol.1-A-1, Vol.1-A-2, </span>
<span id="t4k_5062" class="t s3_5062">Vol.4-2-79, Vol.4-2-90, Vol.4-2-99, Vol.4-2-154, Vol.4-2-192, </span>
<span id="t4l_5062" class="t s3_5062">Vol.4-2-391, Vol.4-2-405 </span>
<span id="t4m_5062" class="t s2_5062">IA32_VMX_CR0_FIXED0 MSR</span><span id="t4n_5062" class="t s3_5062">, Vol.1-A-7, Vol.4-2-80, Vol.4-2-91, </span>
<span id="t4o_5062" class="t s3_5062">Vol.4-2-99, Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, </span>
<span id="t4p_5062" class="t s3_5062">Vol.4-2-405 </span>
<span id="t4q_5062" class="t s2_5062">IA32_VMX_CR0_FIXED1 MSR</span><span id="t4r_5062" class="t s3_5062">, Vol.1-A-7, Vol.4-2-80, Vol.4-2-91, </span>
<span id="t4s_5062" class="t s3_5062">Vol.4-2-100, Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, </span>
<span id="t4t_5062" class="t s3_5062">Vol.4-2-406 </span>
<span id="t4u_5062" class="t s2_5062">IA32_VMX_CR4_FIXED0 MSR</span><span id="t4v_5062" class="t s3_5062">, Vol.4-2-80, Vol.4-2-91, </span>
<span id="t4w_5062" class="t s3_5062">Vol.4-2-100, Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, </span>
<span id="t4x_5062" class="t s3_5062">Vol.4-2-406 </span>
<span id="t4y_5062" class="t s2_5062">IA32_VMX_CR4_FIXED1 MSR</span><span id="t4z_5062" class="t s3_5062">, Vol.4-2-80, Vol.4-2-91, </span>
<span id="t50_5062" class="t s3_5062">Vol.4-2-100, Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, </span>
<span id="t51_5062" class="t s3_5062">Vol.4-2-406 </span>
<span id="t52_5062" class="t s2_5062">IA32_VMX_ENTRY_CTLS MSR</span><span id="t53_5062" class="t s3_5062">, Vol.1-A-2, Vol.1-A-5, Vol.1-A-6, </span>
<span id="t54_5062" class="t s3_5062">Vol.4-2-80, Vol.4-2-91, Vol.4-2-99, Vol.4-2-155, Vol.4-2-192, </span>
<span id="t55_5062" class="t s3_5062">Vol.4-2-392, Vol.4-2-405 </span>
<span id="t56_5062" class="t s2_5062">IA32_VMX_EXIT_CTLS MSR</span><span id="t57_5062" class="t s3_5062">, Vol.1-A-2, Vol.1-A-4, Vol.1-A-5, </span>
<span id="t58_5062" class="t s3_5062">Vol.4-2-79, Vol.4-2-91, Vol.4-2-99, Vol.4-2-155, Vol.4-2-192, </span>
<span id="t59_5062" class="t s3_5062">Vol.4-2-391, Vol.4-2-405 </span>
<span id="t5a_5062" class="t s2_5062">IA32_VMX_MISC MSR</span><span id="t5b_5062" class="t s3_5062">, Vol.3-25-6, Vol.3-27-3, Vol.3-27-13, </span>
<span id="t5c_5062" class="t s3_5062">Vol.4-32-26, Vol.1-A-6, Vol.4-2-80, Vol.4-2-91, Vol.4-2-99, </span>
<span id="t5d_5062" class="t s3_5062">Vol.4-2-155, Vol.4-2-193, Vol.4-2-392, Vol.4-2-405 </span>
<span id="t5e_5062" class="t s2_5062">IA32_VMX_PINBASED_CTLS MSR</span><span id="t5f_5062" class="t s3_5062">, Vol.1-A-2, Vol.1-A-3, </span>
<span id="t5g_5062" class="t s3_5062">Vol.4-2-79, Vol.4-2-91, Vol.4-2-99, Vol.4-2-154, Vol.4-2-192, </span>
<span id="t5h_5062" class="t s3_5062">Vol.4-2-391, Vol.4-2-405 </span>
<span id="t5i_5062" class="t s2_5062">IA32_VMX_PROCBASED_CTLS MSR</span><span id="t5j_5062" class="t s3_5062">, Vol.3-25-10, Vol.1-A-2, </span>
<span id="t5k_5062" class="t s3_5062">Vol.1-A-3, Vol.1-A-4, Vol.1-A-5, Vol.1-A-8, Vol.1-A-9, </span>
<span id="t5l_5062" class="t s3_5062">Vol.4-2-79, Vol.4-2-80, Vol.4-2-91, Vol.4-2-99, Vol.4-2-100, </span>
<span id="t5m_5062" class="t s3_5062">Vol.4-2-154, Vol.4-2-155, Vol.4-2-192, Vol.4-2-193, </span>
<span id="t5n_5062" class="t s3_5062">Vol.4-2-228, Vol.4-2-391, Vol.4-2-405, Vol.4-2-406 </span>
<span id="t5o_5062" class="t s2_5062">IA32_VMX_VMCS_ENUM MSR</span><span id="t5p_5062" class="t s3_5062">, Vol.4-2-392 </span>
<span id="t5q_5062" class="t s2_5062">CPUID instruction</span><span id="t5r_5062" class="t s3_5062">, Vol.3-24-2, Vol.1-A-1 </span>
<span id="t5s_5062" class="t s2_5062">CR4 control register</span><span id="t5t_5062" class="t s3_5062">, Vol.3-24-3 </span>
<span id="t5u_5062" class="t s2_5062">CR4 fixed bits</span><span id="t5v_5062" class="t s3_5062">, Vol.1-A-7 </span>
<span id="t5w_5062" class="t s2_5062">entering operation</span><span id="t5x_5062" class="t s3_5062">, Vol.3-24-3 </span>
<span id="t5y_5062" class="t s2_5062">guest software</span><span id="t5z_5062" class="t s3_5062">, Vol.3-24-1 </span>
<span id="t60_5062" class="t s2_5062">IA32_FEATURE_CONTROL MSR</span><span id="t61_5062" class="t s3_5062">, Vol.3-24-3 </span>
<span id="t62_5062" class="t s2_5062">INIT# signal</span><span id="t63_5062" class="t s3_5062">, Vol.3-24-4 </span>
<span id="t64_5062" class="t s2_5062">instruction set</span><span id="t65_5062" class="t s3_5062">, Vol.1-5-38, Vol.3-24-2 </span>
<span id="t66_5062" class="t s2_5062">introduction</span><span id="t67_5062" class="t s3_5062">, Vol.1-2-20, Vol.3-24-1 </span>
<span id="t68_5062" class="t s2_5062">microcode update facilities</span><span id="t69_5062" class="t s3_5062">, Vol.3-26-12 </span>
<span id="t6a_5062" class="t s2_5062">non-root operation</span><span id="t6b_5062" class="t s3_5062">, Vol.3-24-1 </span>
<span id="t6c_5062" class="t s2_5062">event blocking</span><span id="t6d_5062" class="t s3_5062">, Vol.3-26-13 </span>
<span id="t6e_5062" class="t s2_5062">instruction changes</span><span id="t6f_5062" class="t s3_5062">, Vol.3-26-7 </span>
<span id="t6g_5062" class="t s2_5062">overview</span><span id="t6h_5062" class="t s3_5062">, Vol.3-26-1 </span>
<span id="t6i_5062" class="t s2_5062">task switches not allowed</span><span id="t6j_5062" class="t s3_5062">, Vol.3-26-13 </span>
<span id="t6k_5062" class="t s2_5062">see VM exits </span>
<span id="t6l_5062" class="t s2_5062">operation restrictions</span><span id="t6m_5062" class="t s3_5062">, Vol.3-24-3 </span>
<span id="t6n_5062" class="t s2_5062">root operation</span><span id="t6o_5062" class="t s3_5062">, Vol.3-24-1 </span>
<span id="t6p_5062" class="t s2_5062">SMM </span>
<span id="t6q_5062" class="t s2_5062">CR4.VMXE reserved</span><span id="t6r_5062" class="t s3_5062">, Vol.4-32-19 </span>
<span id="t6s_5062" class="t s2_5062">overview</span><span id="t6t_5062" class="t s3_5062">, Vol.4-32-2 </span>
<span id="t6u_5062" class="t s2_5062">RSM instruction</span><span id="t6v_5062" class="t s3_5062">, Vol.4-32-18 </span>
<span id="t6w_5062" class="t s2_5062">VMCS pointer</span><span id="t6x_5062" class="t s3_5062">, Vol.4-32-17 </span>
<span id="t6y_5062" class="t s2_5062">VMX-critical state</span><span id="t6z_5062" class="t s3_5062">, Vol.4-32-17 </span>
<span id="t70_5062" class="t s2_5062">testing for support</span><span id="t71_5062" class="t s3_5062">, Vol.3-24-2 </span>
<span id="t72_5062" class="t s2_5062">Virtual machine monitor (VMM)</span><span id="t73_5062" class="t s3_5062">, Vol.1-2-20 </span>
<span id="t74_5062" class="t s2_5062">virtualization</span><span id="t75_5062" class="t s3_5062">, Vol.1-2-20 </span>
<span id="t76_5062" class="t s2_5062">virtual-machine control structure (VMCS)</span><span id="t77_5062" class="t s3_5062">, Vol.3-24-2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
