#ifndef CYGONCE_HAL_MSTAR_REG_H
#define CYGONCE_HAL_MSTAR_REG_H

#if defined(CYGHWR_HAL_MSTAR_CHIP_K1)
// Debug register
#define R_DEBUG                     0xBF206700 // mailbox 0

// L2 Pre-Fetch Buffer
#define REG_PREFTECH_L2_BASE (0xBF203000)
#define REG_PREFTECH_L2_CONFIG   (0xBF203100)
#define PREFTECH_L2_CONFIG_DISABLE (0x0002)
#define REG_PREFTECH_L2_CONTROL  (0xBF203104)
#define PREFTECH_L2_CONTROL_MODESEL   (0x000F)
#define PREFTECH_L2_CONTROL_ACTSTART  (0x0010)
#define PREFTECH_L2_CONTROL_MODE0DONE (0x0100)
#define PREFTECH_L2_CONTROL_MODE34DONE (0x0400)

// L2 op mode
#define L2_OP_MODE_FLUSH_ALL_AND_INVALID_CACHE 0x0004
#define L2_OP_MODE_INITIAL_ALL_INVALID 0x0000
#define REG_CACHE_OP_FIRE 0x0010

#elif defined(CYGHWR_HAL_MSTAR_CHIP_Keres) || defined(CYGHWR_HAL_MSTAR_CHIP_Kirin) || defined(CYGHWR_HAL_MSTAR_CHIP_Kris) || defined(CYGHWR_HAL_MSTAR_CHIP_Kayla)
// Debug register
#define R_DEBUG                     0xBF206700 // mailbox 0

// L2 Pre-Fetch Buffer
#define REG_PREFTECH_L2_BASE (0xBF203000)
#define REG_PREFTECH_L2_CONFIG   (0xBF203100)
#define PREFTECH_L2_CONFIG_DISABLE (0x0002)
#define REG_PREFTECH_L2_CONTROL  (0xBF203104)
#define PREFTECH_L2_CONTROL_MODESEL   (0x000F)
#define PREFTECH_L2_CONTROL_ACTSTART  (0x0010)
#define PREFTECH_L2_CONTROL_MODE0DONE (0x0100)
#define PREFTECH_L2_CONTROL_MODE34DONE (0x0400)

// L2 op mode
#define L2_OP_MODE_FLUSH_ALL_AND_INVALID_CACHE 0x0004
#define L2_OP_MODE_INITIAL_ALL_INVALID 0x0000
#define REG_CACHE_OP_FIRE 0x0010

#elif defined(CYGHWR_HAL_MSTAR_CHIP_Keltic)
// Debug register
#define R_DEBUG                     0xBF206700 // mailbox 0

// L2 Pre-Fetch Buffer
#define REG_PREFTECH_L2_BASE (0xBF203000)
#define REG_PREFTECH_L2_CONFIG   (0xBF203100)
#define PREFTECH_L2_CONFIG_DISABLE (0x0002)
#define REG_PREFTECH_L2_CONTROL  (0xBF203104)
#define PREFTECH_L2_CONTROL_MODESEL   (0x000F)
#define PREFTECH_L2_CONTROL_ACTSTART  (0x0010)
#define PREFTECH_L2_CONTROL_MODE0DONE (0x0100)
#define PREFTECH_L2_CONTROL_MODE34DONE (0x0400)

// L2 op mode
#define L2_OP_MODE_FLUSH_ALL_AND_INVALID_CACHE 0x0004
#define L2_OP_MODE_INITIAL_ALL_INVALID 0x0000
#define REG_CACHE_OP_FIRE 0x0010

#elif defined(CYGHWR_HAL_MSTAR_CHIP_Kappa)
// Debug register
#define R_DEBUG                     0xBF206700 // mailbox 0

// L2 Pre-Fetch Buffer
#define REG_PREFTECH_L2_BASE (0xBF203000)
#define REG_PREFTECH_L2_CONFIG   (0xBF203100)
#define PREFTECH_L2_CONFIG_DISABLE (0x0002)
#define REG_PREFTECH_L2_CONTROL  (0xBF203104)
#define PREFTECH_L2_CONTROL_MODESEL   (0x000F)
#define PREFTECH_L2_CONTROL_ACTSTART  (0x0010)
#define PREFTECH_L2_CONTROL_MODE0DONE (0x0100)
#define PREFTECH_L2_CONTROL_MODE34DONE (0x0400)

// L2 op mode
#define L2_OP_MODE_FLUSH_ALL_AND_INVALID_CACHE 0x0004
#define L2_OP_MODE_INITIAL_ALL_INVALID 0x0000
#define REG_CACHE_OP_FIRE 0x0010

#elif defined(CYGHWR_HAL_MSTAR_CHIP_Kenya) || defined(CYGHWR_HAL_MSTAR_CHIP_Kratos) || defined(CYGHWR_HAL_MSTAR_CHIP_Kiwi) || defined(CYGHWR_HAL_MSTAR_CHIP_K5TN) || defined(CYGHWR_HAL_MSTAR_CHIP_K1C) || defined(CYGHWR_HAL_MSTAR_CHIP_K5AP)
// Debug register
#define R_DEBUG                     0xBF206700 // mailbox 0

// L2 Pre-Fetch Buffer
#define REG_PREFTECH_L2_BASE (0xBF203000)
#define REG_PREFTECH_L2_CONFIG   (0xBF203100)
#define PREFTECH_L2_CONFIG_DISABLE (0x0002)
#define REG_PREFTECH_L2_CONTROL  (0xBF203104)
#define PREFTECH_L2_CONTROL_MODESEL   (0x000F)
#define PREFTECH_L2_CONTROL_ACTSTART  (0x0010)
#define PREFTECH_L2_CONTROL_MODE0DONE (0x0100)
#define PREFTECH_L2_CONTROL_MODE34DONE (0x0400)

// L2 op mode
#define L2_OP_MODE_FLUSH_ALL_AND_INVALID_CACHE 0x0004
#define L2_OP_MODE_INITIAL_ALL_INVALID 0x0000
#define REG_CACHE_OP_FIRE 0x0010

#elif defined(CYGHWR_HAL_MSTAR_CHIP_K2)
// Debug register
#define R_DEBUG                     0xBF206700 // mailbox 0

// L2 Pre-Fetch Buffer
#define REG_PREFTECH_L2_BASE (0xBF203000)
#define REG_PREFTECH_L2_CONFIG   (0xBF203100)
#define PREFTECH_L2_CONFIG_DISABLE (0x0002)
#define REG_PREFTECH_L2_CONTROL  (0xBF203104)
#define PREFTECH_L2_CONTROL_MODESEL   (0x000F)
#define PREFTECH_L2_CONTROL_ACTSTART  (0x0010)
#define PREFTECH_L2_CONTROL_MODE0DONE (0x0100)
#define PREFTECH_L2_CONTROL_MODE34DONE (0x0400)

// L2 op mode
#define L2_OP_MODE_FLUSH_ALL_AND_INVALID_CACHE 0x0004
#define L2_OP_MODE_INITIAL_ALL_INVALID 0x0000
#define REG_CACHE_OP_FIRE 0x0010

#else
#error Unsupport MSTAR Chip
#endif


//--------------------------------------------------------------------------
#endif // CYGONCE_HAL_MSTAR_REG_H
// End of mstar_reg.h
