

================================================================
== Vitis HLS Report for 'count1_Pipeline_APPEARANCES'
================================================================
* Date:           Tue Jul 19 19:35:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.996 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.848 us|  2.848 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPEARANCES  |      257|      257|         3|          1|          1|   256|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%count_01 = alloca i32 1"   --->   Operation 6 'alloca' 'count_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%prev_02 = alloca i32 1"   --->   Operation 7 'alloca' 'prev_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%prev_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %prev"   --->   Operation 11 'read' 'prev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i2048 0, i2048 %empty"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %prev_read, i8 %prev_02"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %count_01"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_6 = load i9 %i" [byte_count_stream/src/byte_count_stream.cpp:104]   --->   Operation 17 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.66ns)   --->   "%icmp_ln102 = icmp_eq  i9 %i_6, i9 256" [byte_count_stream/src/byte_count_stream.cpp:102]   --->   Operation 18 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 19 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%add_ln102 = add i9 %i_6, i9 1" [byte_count_stream/src/byte_count_stream.cpp:102]   --->   Operation 20 'add' 'add_ln102' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %for.body7.split_ifconv, void %for.end27.exitStub" [byte_count_stream/src/byte_count_stream.cpp:102]   --->   Operation 21 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i9 %i_6" [byte_count_stream/src/byte_count_stream.cpp:104]   --->   Operation 22 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %trunc_ln104" [byte_count_stream/src/byte_count_stream.cpp:104]   --->   Operation 23 'zext' 'zext_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i8 %in_r, i32 0, i32 %zext_ln104" [byte_count_stream/src/byte_count_stream.cpp:104]   --->   Operation 24 'getelementptr' 'in_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%byte = load i9 %in_addr" [byte_count_stream/src/byte_count_stream.cpp:104]   --->   Operation 25 'load' 'byte' <Predicate = (!icmp_ln102)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln102 = store i9 %add_ln102, i9 %i" [byte_count_stream/src/byte_count_stream.cpp:102]   --->   Operation 26 'store' 'store_ln102' <Predicate = (!icmp_ln102)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%prev_02_load_2 = load i8 %prev_02" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 27 'load' 'prev_02_load_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%byte = load i9 %in_addr" [byte_count_stream/src/byte_count_stream.cpp:104]   --->   Operation 28 'load' 'byte' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln106 = icmp_eq  i8 %byte, i8 %prev_02_load_2" [byte_count_stream/src/byte_count_stream.cpp:106]   --->   Operation 29 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln102 = store i8 %byte, i8 %prev_02" [byte_count_stream/src/byte_count_stream.cpp:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%count_01_load = load i8 %count_01"   --->   Operation 53 'load' 'count_01_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%prev_02_load = load i8 %prev_02"   --->   Operation 54 'load' 'prev_02_load' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_load2 = load i2048 %empty"   --->   Operation 55 'load' 'p_load2' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2048P0A, i2048 %p_out, i2048 %p_load2"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %prev_02_out, i8 %prev_02_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %count_01_out, i8 %count_01_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%count_01_load_2 = load i8 %count_01" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 31 'load' 'count_01_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_load = load i2048 %empty" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 32 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [byte_count_stream/src/byte_count_stream.cpp:103]   --->   Operation 33 'specpipeline' 'specpipeline_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [byte_count_stream/src/byte_count_stream.cpp:96]   --->   Operation 34 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %prev_02_load_2, i3 0" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 35 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i11 %shl_ln5" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 36 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%shl_ln109 = shl i2048 255, i2048 %zext_ln109" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 37 'shl' 'shl_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%zext_ln109_1 = zext i8 %count_01_load_2" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 38 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%shl_ln109_1 = shl i2048 %zext_ln109_1, i2048 %zext_ln109" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 39 'shl' 'shl_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%xor_ln109 = xor i2048 %shl_ln109, i2048 32317006071311007300714876688669951960444102669715484032130345427524655138867890893197201411522913463688717960921898019494119559150490921095088152386448283120630877367300996091750197750389652106796057638384067568276792218642619756161838094338476170470581645852036305042887575891541065808607552399123930385521914333389668342420684974786564569494856176035326322058077805659331026192708460314150258592864177116725943603718461857357598351152301645904403697613233287231227125684710820209725157101726931323469678542580656697935045997268352998638215525166389437335543602135433229604645318478604952148193555853611059596230655" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 40 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%and_ln109 = and i2048 %p_load, i2048 %xor_ln109" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 41 'and' 'and_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (3.46ns) (out node of the LUT)   --->   "%or_ln109 = or i2048 %and_ln109, i2048 %shl_ln109_1" [byte_count_stream/src/byte_count_stream.cpp:109]   --->   Operation 42 'or' 'or_ln109' <Predicate = true> <Delay = 3.46> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node count)   --->   "%shl_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %byte, i3 0" [byte_count_stream/src/byte_count_stream.cpp:110]   --->   Operation 43 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node count)   --->   "%zext_ln110 = zext i11 %shl_ln6" [byte_count_stream/src/byte_count_stream.cpp:110]   --->   Operation 44 'zext' 'zext_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node count)   --->   "%lshr_ln110 = lshr i2048 %or_ln109, i2048 %zext_ln110" [byte_count_stream/src/byte_count_stream.cpp:110]   --->   Operation 45 'lshr' 'lshr_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node count)   --->   "%trunc_ln110 = trunc i2048 %lshr_ln110" [byte_count_stream/src/byte_count_stream.cpp:110]   --->   Operation 46 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.40ns)   --->   "%select_ln106 = select i1 %icmp_ln106, i2048 %p_load, i2048 %or_ln109" [byte_count_stream/src/byte_count_stream.cpp:106]   --->   Operation 47 'select' 'select_ln106' <Predicate = true> <Delay = 2.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node count)   --->   "%select_ln106_1 = select i1 %icmp_ln106, i8 %count_01_load_2, i8 %trunc_ln110" [byte_count_stream/src/byte_count_stream.cpp:106]   --->   Operation 48 'select' 'select_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (5.94ns) (out node of the LUT)   --->   "%count = add i8 %select_ln106_1, i8 1" [byte_count_stream/src/byte_count_stream.cpp:96]   --->   Operation 49 'add' 'count' <Predicate = true> <Delay = 5.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln102 = store i2048 %select_ln106, i2048 %empty" [byte_count_stream/src/byte_count_stream.cpp:102]   --->   Operation 50 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln102 = store i8 %count, i8 %count_01" [byte_count_stream/src/byte_count_stream.cpp:102]   --->   Operation 51 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.body7" [byte_count_stream/src/byte_count_stream.cpp:102]   --->   Operation 52 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.41ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', byte_count_stream/src/byte_count_stream.cpp:104) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln102', byte_count_stream/src/byte_count_stream.cpp:102) [21]  (1.82 ns)
	'store' operation ('store_ln102', byte_count_stream/src/byte_count_stream.cpp:102) of variable 'add_ln102', byte_count_stream/src/byte_count_stream.cpp:102 on local variable 'i' [50]  (1.59 ns)

 <State 2>: 4.84ns
The critical path consists of the following:
	'load' operation ('byte', byte_count_stream/src/byte_count_stream.cpp:104) on array 'in_r' [32]  (3.25 ns)
	'store' operation ('store_ln102', byte_count_stream/src/byte_count_stream.cpp:102) of variable 'byte', byte_count_stream/src/byte_count_stream.cpp:104 on local variable 'prev' [51]  (1.59 ns)

 <State 3>: 11ns
The critical path consists of the following:
	'load' operation ('count_01_load_2', byte_count_stream/src/byte_count_stream.cpp:109) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln109_1', byte_count_stream/src/byte_count_stream.cpp:109) [38]  (0 ns)
	'or' operation ('or_ln109', byte_count_stream/src/byte_count_stream.cpp:109) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln110', byte_count_stream/src/byte_count_stream.cpp:110) [44]  (0 ns)
	'select' operation ('select_ln106_1', byte_count_stream/src/byte_count_stream.cpp:106) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:96) [48]  (5.94 ns)
	'store' operation ('store_ln102', byte_count_stream/src/byte_count_stream.cpp:102) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:96 on local variable 'count' [52]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
